==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:7:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 911.309 ; gain = 817.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 911.309 ; gain = 817.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 911.309 ; gain = 817.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'printfW<int, int, signed char, signed char, short>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_s<short, signed char, (short)127>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'printfW<signed char>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 911.309 ; gain = 817.605
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_J_N' (test_mnist1/src/dense.cpp:63) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'BUF_READ_M' (test_mnist1/src/dense.cpp:65) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:70) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:73) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'BUF_READ_M' (test_mnist1/src/dense.cpp:65) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:70) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:73) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' completely with a factor of 100.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/dense.cpp:16:19) to (test_mnist1/src/dense.cpp:25:1) in function 'clip_s<short, signed char, (short)127>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:61:2)...5000 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:39 ; elapsed = 00:06:07 . Memory (MB): peak = 911.309 ; gain = 817.605
WARNING: [XFORM 203-631] Renaming function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' to 'dense_axi_core' (test_mnist1/src/dense.cpp:63:2)
WARNING: [XFORM 203-631] Renaming function 'clip_s<short, signed char, (short)127>' to 'clip_s' (test_mnist1/src/dense.cpp:18:1)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:67:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:11 ; elapsed = 00:09:41 . Memory (MB): peak = 911.309 ; gain = 817.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clip_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clip_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 593.941 seconds; current allocated memory: 286.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 286.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axi_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_J_N'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_axi_core' (Loop: DENSE_J_N): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'a_V' (test_mnist1/src/dense.cpp:67) and axis read on port 'a_V' (test_mnist1/src/dense.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'dense_axi_core' (Loop: DENSE_J_N): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'a_V' (test_mnist1/src/dense.cpp:67) and axis read on port 'a_V' (test_mnist1/src/dense.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'dense_axi_core' (Loop: DENSE_J_N): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'a_V' (test_mnist1/src/dense.cpp:67) and axis read on port 'a_V' (test_mnist1/src/dense.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'dense_axi_core' (Loop: DENSE_J_N): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'a_V' (test_mnist1/src/dense.cpp:67) and axis read on port 'a_V' (test_mnist1/src/dense.cpp:67).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_112', test_mnist1/src/dense.cpp:75) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
WARNING: [SCHED 204-21] Estimated clock period (11.477ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_axi_core' cons==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:7:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 891.363 ; gain = 800.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 891.363 ; gain = 800.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 891.363 ; gain = 800.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'printfW<int, int, signed char, signed char, short>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_s<short, signed char, (short)127>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'printfW<signed char>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 891.363 ; gain = 800.578
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:69) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:72) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:72) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' completely with a factor of 100.
INFO: [XFORM 203-602] Inlining function 'clip_s<short, signed char, (short)127>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:77) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/dense.cpp:69:36) to (test_mnist1/src/dense.cpp:69:31) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:61:2)...197 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 891.363 ; gain = 800.578
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_J_N' (test_mnist1/src/dense.cpp:63:35) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' to 'dense_axi_core' (test_mnist1/src/dense.cpp:61:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:66:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 891.363 ; gain = 800.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axi_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:74) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 104.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_axi_core' consists of the following:
	'mul' operation of DSP[1083] ('mul_ln74_9', test_mnist1/src/dense.cpp:74) [539]  (3.36 ns)
	'add' operation of DSP[1083] ('add_ln74_73', test_mnist1/src/dense.cpp:74) [1083]  (3.02 ns)
	'add' operation ('add_ln74_74', test_mnist1/src/dense.cpp:74) [1086]  (0 ns)
	'add' operation ('add_ln74_77', test_mnist1/src/dense.cpp:74) [1089]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.045 seconds; current allocated memory: 111.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.005 seconds; current allocated memory: 115.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.689 seconds; current allocated memory: 115.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 115.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_axi_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16ns_16_1_1' to 'dense_axis_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16s_16_1_1' to 'dense_axis_mac_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mubkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mucud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_axi_core'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 124.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/w' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/c_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'dense_axis' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'b' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_axis'.
INFO: [HLS 200-111]  Elapsed time: 6.813 seconds; current allocated memory: 137.389 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 97.25 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_axi_core_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:02 . Memory (MB): peak = 891.363 ; gain = 800.578
INFO: [VHDL 208-304] Generating VHDL RTL for dense_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for dense_axis.
INFO: [HLS 200-112] Total elapsed time: 62.676 seconds; peak allocated memory: 137.389 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:7:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:24 . Memory (MB): peak = 891.316 ; gain = 797.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:24 . Memory (MB): peak = 891.316 ; gain = 797.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:30 . Memory (MB): peak = 891.316 ; gain = 797.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'printfW<int, int, signed char, signed char, short>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_s<short, signed char, (short)127>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'printfW<signed char>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:31 . Memory (MB): peak = 891.316 ; gain = 797.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:69) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:72) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:72) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' completely with a factor of 100.
INFO: [XFORM 203-602] Inlining function 'clip_s<short, signed char, (short)127>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:77) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/dense.cpp:69:36) to (test_mnist1/src/dense.cpp:69:31) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' (test_mnist1/src/dense.cpp:61:2)...197 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:33 . Memory (MB): peak = 891.316 ; gain = 797.871
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_J_N' (test_mnist1/src/dense.cpp:63:35) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dense_axi_core<signed char, short, (signed char)127, 100, 50>' to 'dense_axi_core' (test_mnist1/src/dense.cpp:61:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:66:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:35 . Memory (MB): peak = 891.316 ; gain = 797.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axi_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:74) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 104.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_axi_core' consists of the following:
	'mul' operation of DSP[1083] ('mul_ln74_9', test_mnist1/src/dense.cpp:74) [539]  (3.36 ns)
	'add' operation of DSP[1083] ('add_ln74_73', test_mnist1/src/dense.cpp:74) [1083]  (3.02 ns)
	'add' operation ('add_ln74_74', test_mnist1/src/dense.cpp:74) [1086]  (0 ns)
	'add' operation ('add_ln74_77', test_mnist1/src/dense.cpp:74) [1089]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.19 seconds; current allocated memory: 111.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.741 seconds; current allocated memory: 115.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.252 seconds; current allocated memory: 115.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 115.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_axi_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16ns_16_1_1' to 'dense_axis_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16s_16_1_1' to 'dense_axis_mac_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mubkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mucud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_axi_core'.
INFO: [HLS 200-111]  Elapsed time: 3.416 seconds; current allocated memory: 124.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/w' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/c_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'dense_axis' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'b' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_axis'.
INFO: [HLS 200-111]  Elapsed time: 7.56 seconds; current allocated memory: 137.372 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 97.25 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_axi_core_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:02:06 . Memory (MB): peak = 891.316 ; gain = 797.871
INFO: [VHDL 208-304] Generating VHDL RTL for dense_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for dense_axis.
INFO: [HLS 200-112] Total elapsed time: 126.024 seconds; peak allocated memory: 137.372 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:7:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 937.688 ; gain = 844.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 937.688 ; gain = 844.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 937.688 ; gain = 844.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'printfW<int, int, signed char, signed char, short>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>' (test_mnist1/src/dense.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_s<short, signed char, (short)127>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>' (test_mnist1/src/dense.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'printfW<signed char>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>' (test_mnist1/src/dense.cpp:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 937.688 ; gain = 844.227
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:69) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:72) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:72) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>' completely with a factor of 100.
INFO: [XFORM 203-602] Inlining function 'clip_s<short, signed char, (short)127>' into 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>' (test_mnist1/src/dense.cpp:77) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/dense.cpp:69:36) to (test_mnist1/src/dense.cpp:69:31) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>' (test_mnist1/src/dense.cpp:61:2)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 937.688 ; gain = 844.227
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_J_N' (test_mnist1/src/dense.cpp:63:35) in function 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dense_axi_core<signed char, short, (signed char)127, 100, 50, 8>' to 'dense_axi_core' (test_mnist1/src/dense.cpp:61:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:66:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 937.688 ; gain = 844.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axi_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:74) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 104.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_axi_core' consists of the following:
	'mul' operation of DSP[998] ('mul_ln74_9', test_mnist1/src/dense.cpp:74) [539]  (3.36 ns)
	'add' operation of DSP[998] ('add_ln74_8', test_mnist1/src/dense.cpp:74) [998]  (3.02 ns)
	'add' operation ('add_ln74_9', test_mnist1/src/dense.cpp:74) [999]  (0 ns)
	'add' operation ('add_ln74_10', test_mnist1/src/dense.cpp:74) [1000]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.221 seconds; current allocated memory: 110.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.609 seconds; current allocated memory: 114.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.278 seconds; current allocated memory: 114.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 114.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_axi_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16ns_16_1_1' to 'dense_axis_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16s_16_1_1' to 'dense_axis_mac_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mubkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mucud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_axi_core'.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 122.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/w' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/c_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'dense_axis' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'b' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_axis'.
INFO: [HLS 200-111]  Elapsed time: 3.807 seconds; current allocated memory: 135.131 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 97.25 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_axi_core_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 937.688 ; gain = 844.227
INFO: [VHDL 208-304] Generating VHDL RTL for dense_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for dense_axis.
INFO: [HLS 200-112] Total elapsed time: 53.456 seconds; peak allocated memory: 135.131 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:7:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 910.828 ; gain = 817.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 910.828 ; gain = 817.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 910.828 ; gain = 817.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'printfW<int, int, signed char, signed char, short>' into 'dense_axi_core<signed char, short, (signed char)-1, 100, 50, 8>' (test_mnist1/src/dense.cpp:75) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 910.828 ; gain = 817.266
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:69) in function 'dense_axi_core<signed char, short, (signed char)-1, 100, 50, 8>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:72) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:72) in function 'dense_axi_core<signed char, short, (signed char)-1, 100, 50, 8>' completely with a factor of 100.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_axi_core<signed char, short, (signed char)-1, 100, 50, 8>' (test_mnist1/src/dense.cpp:61:2)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 910.828 ; gain = 817.266
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_J_N' (test_mnist1/src/dense.cpp:63:35) in function 'dense_axi_core<signed char, short, (signed char)-1, 100, 50, 8>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dense_axi_core<signed char, short, (signed char)-1, 100, 50, 8>' to 'dense_axi_core' (test_mnist1/src/dense.cpp:61:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:66:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 910.828 ; gain = 817.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axi_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_20', test_mnist1/src/dense.cpp:74) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 105.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_axi_core' consists of the following:
	'mul' operation of DSP[1082] ('mul_ln74_99', test_mnist1/src/dense.cpp:74) [989]  (3.36 ns)
	'add' operation of DSP[1082] ('add_ln74_92', test_mnist1/src/dense.cpp:74) [1082]  (3.02 ns)
	'add' operation ('add_ln74_93', test_mnist1/src/dense.cpp:74) [1083]  (0 ns)
	'add' operation ('add_ln74_94', test_mnist1/src/dense.cpp:74) [1084]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.473 seconds; current allocated memory: 111.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.737 seconds; current allocated memory: 114.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 114.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 114.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_axi_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16ns_16_1_1' to 'dense_axis_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16s_16_1_1' to 'dense_axis_mac_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mubkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mucud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_axi_core'.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 122.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/w' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/c_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'dense_axis' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'b' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_axis'.
INFO: [HLS 200-111]  Elapsed time: 4.424 seconds; current allocated memory: 135.049 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 97.25 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_axi_core_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:02 . Memory (MB): peak = 910.828 ; gain = 817.266
INFO: [VHDL 208-304] Generating VHDL RTL for dense_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for dense_axis.
INFO: [HLS 200-112] Total elapsed time: 62.277 seconds; peak allocated memory: 135.049 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:8:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:7:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 912.344 ; gain = 819.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 912.344 ; gain = 819.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 912.344 ; gain = 819.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'printfW<int, int, signed char, signed char, short>' into 'dense_axi_core<signed char, short, (signed char)-1, 100, 50, 8>' (test_mnist1/src/dense.cpp:75) automatically.
ERROR: [SYNCHK 200-61] test_mnist1/src/dense.cpp:74: unsupported memory access on variable 'w' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:8:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:7:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 891.273 ; gain = 797.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 891.273 ; gain = 797.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 891.273 ; gain = 797.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'printfW<int, int, signed char, signed char, short>' into 'dense_axi_core<signed char, short, (signed char)-1, 100, 50, 8>' (test_mnist1/src/dense.cpp:79) automatically.
ERROR: [SYNCHK 200-61] test_mnist1/src/dense.cpp:78: unsupported memory access on variable 'w' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:8:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
test_mnist1/src/sigmoid.cpp:58:25: error: expected ')'
  hls::stream<data_t_in><81>@a[50][100],
                        ^
test_mnist1/src/sigmoid.cpp:57:17: note: to match this '('
void sigmoid_axi(
                ^
test_mnist1/src/sigmoid.cpp:60:67: error: use of undeclared identifier 'a'
 sigmoid_ref_core<data_t_in, data_t_out, ((1<<15)-1), 100, 50, 8>(a, c);
                                                                  ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:8:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
test_mnist1/src/sigmoid.cpp:58:25: error: expected ')'
  hls::stream<data_t_in><81>@a[50][100],
                        ^
test_mnist1/src/sigmoid.cpp:57:17: note: to match this '('
void sigmoid_axi(
                ^
test_mnist1/src/sigmoid.cpp:60:67: error: use of undeclared identifier 'a'
 sigmoid_ref_core<data_t_in, data_t_out, ((1<<15)-1), 100, 50, 8>(a, c);
                                                                  ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:8:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
test_mnist1/src/sigmoid.cpp:59:2: error: no matching function for call to 'sigmoid_ref_core'
 sigmoid_ref_core<data_t_in, data_t_out, ((1<<15)-1), 100, 50, 8>(a, c);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
test_mnist1/src/sigmoid.cpp:30:6: note: candidate function [with T = signed char, T_OUT = short, TMAX = '\xFF', M = 100, N = 50, SFT = 8] not viable: no known conversion from 'hls::stream<data_t_in> (*)[100]' to 'signed char (*)[100]' for 1st argument; 
void sigmoid_ref_core(T a[N][M], T_OUT c[N][M]){
     ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:8:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
test_mnist1/src/sigmoid.cpp:50:6: error: no viable conversion from 'hls::stream<signed char>' to 'signed char'
   T v = a[j][i];
     ^   ~~~~~~~
test_mnist1/src/sigmoid.cpp:59:2: note: in instantiation of function template specialization 'sigmoid_strm_core<signed char, short, '\xFF', 100, 50, 8>' requested here
 sigmoid_strm_core<data_t_in, data_t_out, ((1<<15)-1), 100, 50, 8>(a, c);
 ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:8:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
test_mnist1/src/sigmoid.cpp:50:6: error: no viable conversion from 'hls::stream<signed char>' to 'signed char'
   T v = a[j][i];
     ^   ~~~~~~~
test_mnist1/src/sigmoid.cpp:59:2: note: in instantiation of function template specialization 'sigmoid_strm_core<signed char, short, '\xFF', 100, 50, 8>' requested here
 sigmoid_strm_core<data_t_in, data_t_out, ((1<<15)-1), 100, 50, 8>(a, c);
 ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:50:6: error: no viable conversion from 'hls::stream<signed char>' to 'signed char'
   T v = a[j][i];
     ^   ~~~~~~~
test_mnist1/src/sigmoid.cpp:59:2: note: in instantiation of function template specialization 'sigmoid_strm_core<signed char, short, '\xFF', 100, 50, 8>' requested here
 sigmoid_strm_core<data_t_in, data_t_out, ((1<<15)-1), 100, 50, 8>(a, c);
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:50:12: error: member reference base type 'hls::stream<T> (*)[M]' is not a structure or union
   T v = a.read();
         ~ ^
test_mnist1/src/sigmoid.cpp:52:6: error: member reference base type 'hls::stream<T_OUT> (*)[M]' is not a structure or union
   c.write(clip_v);
   ~ ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:59:68: error: calling a private constructor of class 'hls::stream<signed char, 0>'
 sigmoid_strm_core<data_t_in, data_t_out, ((1<<15)-1), 100, 50, 8>(a, c);
                                                                   ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:59:71: error: calling a private constructor of class 'hls::stream<short, 0>'
 sigmoid_strm_core<data_t_in, data_t_out, ((1<<15)-1), 100, 50, 8>(a, c);
                                                                      ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:59:68: error: calling a private constructor of class 'hls::stream<signed char, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                   ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:59:71: error: calling a private constructor of class 'hls::stream<short, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                      ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:58:68: error: calling a private constructor of class 'hls::stream<signed char, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                   ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:58:71: error: calling a private constructor of class 'hls::stream<short, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                      ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:57:68: error: calling a private constructor of class 'hls::stream<signed char, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                   ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:57:71: error: calling a private constructor of class 'hls::stream<short, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                      ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:57:68: error: calling a private constructor of class 'hls::stream<signed char, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                   ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:57:71: error: calling a private constructor of class 'hls::stream<short, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                      ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:57:68: error: calling a private constructor of class 'hls::stream<signed char, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                   ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:57:71: error: calling a private constructor of class 'hls::stream<short, 0>'
 sigmoid_strm_core<100, 50, 8, data_t_in, data_t_out, ((1<<15)-1)>(a, c);
                                                                      ^
C:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:106:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/nn.cpp:1:
test_mnist1/src/nn.cpp:9:1: error: expected parameter declarator
){
^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:7:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
test_mnist1/src/dense.cpp:55:15: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
template <int M = 50, int N = 50, int SFT = 8,
              ^   ~~
test_mnist1/src/dense.cpp:55:27: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
template <int M = 50, int N = 50, int SFT = 8,
                          ^   ~~
test_mnist1/src/dense.cpp:55:39: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
template <int M = 50, int N = 50, int SFT = 8,
                                      ^     ~
test_mnist1/src/dense.cpp:56:11: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 typename T = int8_t, typename T_OUT = int8_t, T TMAX = 127>
          ^   ~~~~~~
test_mnist1/src/dense.cpp:56:32: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 typename T = int8_t, typename T_OUT = int8_t, T TMAX = 127>
                               ^       ~~~~~~
test_mnist1/src/dense.cpp:56:50: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 typename T = int8_t, typename T_OUT = int8_t, T TMAX = 127>
                                                 ^      ~~~
7 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 890.379 ; gain = 796.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 890.379 ; gain = 796.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 890.379 ; gain = 796.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'printfW<int, int, signed char, signed char, short>' into 'dense_strm_core<100, 50, 8, signed char, short, (signed char)-1>' (test_mnist1/src/dense.cpp:76) automatically.
ERROR: [SYNCHK 200-61] test_mnist1/src/dense.cpp:75: unsupported memory access on variable 'w' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
WARNING: [HLS 200-40] In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:7:20: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <typename ... Args>
                   ^
test_mnist1/src/dense.cpp:55:15: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
template <int M = 50, int N = 50, int SFT = 8,
              ^   ~~
test_mnist1/src/dense.cpp:55:27: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
template <int M = 50, int N = 50, int SFT = 8,
                          ^   ~~
test_mnist1/src/dense.cpp:55:39: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
template <int M = 50, int N = 50, int SFT = 8,
                                      ^     ~
test_mnist1/src/dense.cpp:56:11: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 typename T = int8_t, typename T_OUT = int8_t, T TMAX = 127>
          ^   ~~~~~~
test_mnist1/src/dense.cpp:56:32: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 typename T = int8_t, typename T_OUT = int8_t, T TMAX = 127>
                               ^       ~~~~~~
test_mnist1/src/dense.cpp:56:50: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 typename T = int8_t, typename T_OUT = int8_t, T TMAX = 127>
                                                 ^      ~~~
7 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 911.758 ; gain = 815.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 911.758 ; gain = 815.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 911.758 ; gain = 815.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'printfW<int, int, signed char, signed char, short>' into 'dense_strm_core<100, 50, 8, signed char, short, (signed char)-1>' (test_mnist1/src/dense.cpp:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 911.758 ; gain = 815.508
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:70) in function 'dense_strm_core<100, 50, 8, signed char, short, (signed char)-1>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:73) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:73) in function 'dense_strm_core<100, 50, 8, signed char, short, (signed char)-1>' completely with a factor of 100.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<100, 50, 8, signed char, short, (signed char)-1>' (test_mnist1/src/dense.cpp:62:2)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 911.758 ; gain = 815.508
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_J_N' (test_mnist1/src/dense.cpp:64:35) in function 'dense_strm_core<100, 50, 8, signed char, short, (signed char)-1>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 50, 8, signed char, short, (signed char)-1>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:62:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:67:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 911.758 ; gain = 815.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_20', test_mnist1/src/dense.cpp:75) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 105.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core' consists of the following:
	'mul' operation of DSP[1082] ('mul_ln75_99', test_mnist1/src/dense.cpp:75) [989]  (3.36 ns)
	'add' operation of DSP[1082] ('add_ln75_92', test_mnist1/src/dense.cpp:75) [1082]  (3.02 ns)
	'add' operation ('add_ln75_93', test_mnist1/src/dense.cpp:75) [1083]  (0 ns)
	'add' operation ('add_ln75_94', test_mnist1/src/dense.cpp:75) [1084]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.598 seconds; current allocated memory: 111.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.496 seconds; current allocated memory: 114.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 115.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 115.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16ns_16_1_1' to 'dense_axis_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_axis_mac_muladd_8s_8s_16s_16_1_1' to 'dense_axis_mac_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mubkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_axis_mac_mucud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 1.931 seconds; current allocated memory: 122.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/w' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_axis/c_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'dense_axis' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'b' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_axis'.
INFO: [HLS 200-111]  Elapsed time: 5.973 seconds; current allocated memory: 135.377 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 97.25 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:25 . Memory (MB): peak = 911.758 ; gain = 815.508
INFO: [VHDL 208-304] Generating VHDL RTL for dense_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for dense_axis.
INFO: [HLS 200-112] Total elapsed time: 85.277 seconds; peak allocated memory: 135.377 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
In file included from test_mnist1/src/sigmoid.cpp:3:
test_mnist1/src/sigmoid.h:20:12: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
           ^   ~~~~~~~
test_mnist1/src/sigmoid.h:20:34: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                 ^       ~~~~~~~
test_mnist1/src/sigmoid.h:20:53: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                                    ^      ~~~
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:43:12: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
           ^   ~~~~~~~
test_mnist1/src/sigmoid.cpp:43:16: error: template parameter redefines default argument
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
               ^
test_mnist1/src/sigmoid.h:20:16: note: previous default template argument defined here
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
               ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:43:34: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                 ^       ~~~~~~~
test_mnist1/src/sigmoid.cpp:43:42: error: template parameter redefines default argument
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                         ^
test_mnist1/src/sigmoid.h:20:42: note: previous default template argument defined here
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                         ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:43:53: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                                    ^      ~~~
test_mnist1/src/sigmoid.cpp:43:60: error: template parameter redefines default argument
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                                           ^
test_mnist1/src/sigmoid.h:20:60: note: previous default template argument defined here
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                                           ^
6 warnings and 3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:43:16: error: template parameter redefines default argument
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
               ^
test_mnist1/src/sigmoid.h:20:16: note: previous default template argument defined here
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
               ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:43:42: error: template parameter redefines default argument
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                         ^
test_mnist1/src/sigmoid.h:20:42: note: previous default template argument defined here
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                         ^
In file included from test_mnist1/src/sigmoid.cpp:1:
test_mnist1/src/sigmoid.cpp:43:60: error: template parameter redefines default argument
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                                           ^
test_mnist1/src/sigmoid.h:20:60: note: previous default template argument defined here
  typename T = int16_t, typename T_OUT = uint8_t, T TMAX = 255>
                                                           ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'b': C:\Vivado_Project\Pynq-Examples\base_copy\my_ip\test_mnist1\src\nn.cpp:15
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/argmax.cpp:1:
test_mnist1/src/argmax.cpp:5:16: error: template parameter redefines default argument
template<int M=10, typename T_IN=int16_t, typename T_OUT=uint8_t>
               ^
test_mnist1/src/argmax.h:9:16: note: previous default template argument defined here
template<int M=100, typename T_IN=int16_t, typename T_OUT=uint8_t>
               ^
In file included from test_mnist1/src/argmax.cpp:1:
test_mnist1/src/argmax.cpp:5:34: error: template parameter redefines default argument
template<int M=10, typename T_IN=int16_t, typename T_OUT=uint8_t>
                                 ^
test_mnist1/src/argmax.h:9:35: note: previous default template argument defined here
template<int M=100, typename T_IN=int16_t, typename T_OUT=uint8_t>
                                  ^
In file included from test_mnist1/src/argmax.cpp:1:
test_mnist1/src/argmax.cpp:5:58: error: template parameter redefines default argument
template<int M=10, typename T_IN=int16_t, typename T_OUT=uint8_t>
                                                         ^
test_mnist1/src/argmax.h:9:59: note: previous default template argument defined here
template<int M=100, typename T_IN=int16_t, typename T_OUT=uint8_t>
                                                          ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 889.660 ; gain = 796.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 889.660 ; gain = 796.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 889.660 ; gain = 796.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 889.660 ; gain = 796.008
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' completely with a factor of 784.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:37) automatically.
ERROR: [XFORM 203-733] An internal stream 'c0.V' (test_mnist1/src/nn.cpp:25) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'd0.V' (test_mnist1/src/nn.cpp:28) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'c1.V' (test_mnist1/src/nn.cpp:33) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'd1.V' (test_mnist1/src/nn.cpp:36) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'c2.V' (test_mnist1/src/nn.cpp:40) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 889.199 ; gain = 795.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 889.199 ; gain = 795.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 889.199 ; gain = 795.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 889.199 ; gain = 795.332
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' completely with a factor of 784.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...783 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...49 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:01:15 . Memory (MB): peak = 889.199 ; gain = 795.332
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:31)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:34 . Memory (MB): peak = 889.199 ; gain = 795.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_100', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core' consists of the following:
	'mul' operation of DSP[8380] ('mul_ln71_107', test_mnist1/src/dense.cpp:71) [4113]  (3.36 ns)
	'add' operation of DSP[8380] ('add_ln71_105', test_mnist1/src/dense.cpp:71) [8380]  (3.02 ns)
	'add' operation ('add_ln71_106', test_mnist1/src/dense.cpp:71) [8382]  (2.14 ns)
	'add' operation ('add_ln71_107', test_mnist1/src/dense.cpp:71) [8384]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 130.648 seconds; current allocated memory: 216.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 42.824 seconds; current allocated memory: 250.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 54.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[574] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [316]  (3.36 ns)
	'add' operation of DSP[574] ('add_ln71_240', test_mnist1/src/dense.cpp:71) [574]  (3.02 ns)
	'add' operation ('add_ln71_241', test_mnist1/src/dense.cpp:71) [576]  (2.14 ns)
	'add' operation ('add_ln71_242', test_mnist1/src/dense.cpp:71) [578]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.238 seconds; current allocated memory: 253.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 255.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 104.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_2' consists of the following:
	'mul' operation of DSP[1084] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [526]  (3.36 ns)
	'add' operation of DSP[1084] ('add_ln71_94', test_mnist1/src/dense.cpp:71) [1084]  (3.02 ns)
	'add' operation ('add_ln71_95', test_mnist1/src/dense.cpp:71) [1086]  (2.14 ns)
	'add' operation ('add_ln71_96', test_mnist1/src/dense.cpp:71) [1088]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.925 seconds; current allocated memory: 258.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 262.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.676 seconds; current allocated memory: 262.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 262.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 263.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.498 seconds; current allocated memory: 266.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_16s_17_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_17s_18_1_1' to 'nn_mac_muladd_8nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 272 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 9.807 seconds; current allocated memory: 339.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 45.65 seconds; current allocated memory: 448.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 4.484 seconds; current allocated memory: 463.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 6.654 seconds; current allocated memory: 476.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w0', 'b0', 'w1', 'b1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 1.704 seconds; current allocated memory: 477.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 93.61 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:34 ; elapsed = 00:04:51 . Memory (MB): peak = 889.199 ; gain = 795.332
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 291.741 seconds; peak allocated memory: 477.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 890.211 ; gain = 796.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 890.211 ; gain = 796.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 890.211 ; gain = 796.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 890.211 ; gain = 796.586
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' completely with a factor of 784.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...783 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...49 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 890.211 ; gain = 796.586
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:31)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 890.211 ; gain = 796.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_100', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core' consists of the following:
	'mul' operation of DSP[8380] ('mul_ln71_107', test_mnist1/src/dense.cpp:71) [4113]  (3.36 ns)
	'add' operation of DSP[8380] ('add_ln71_105', test_mnist1/src/dense.cpp:71) [8380]  (3.02 ns)
	'add' operation ('add_ln71_106', test_mnist1/src/dense.cpp:71) [8382]  (2.14 ns)
	'add' operation ('add_ln71_107', test_mnist1/src/dense.cpp:71) [8384]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 120.718 seconds; current allocated memory: 216.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 42.666 seconds; current allocated memory: 250.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 54.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[574] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [316]  (3.36 ns)
	'add' operation of DSP[574] ('add_ln71_240', test_mnist1/src/dense.cpp:71) [574]  (3.02 ns)
	'add' operation ('add_ln71_241', test_mnist1/src/dense.cpp:71) [576]  (2.14 ns)
	'add' operation ('add_ln71_242', test_mnist1/src/dense.cpp:71) [578]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.579 seconds; current allocated memory: 253.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.518 seconds; current allocated memory: 255.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 104.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_2' consists of the following:
	'mul' operation of DSP[1084] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [526]  (3.36 ns)
	'add' operation of DSP[1084] ('add_ln71_94', test_mnist1/src/dense.cpp:71) [1084]  (3.02 ns)
	'add' operation ('add_ln71_95', test_mnist1/src/dense.cpp:71) [1086]  (2.14 ns)
	'add' operation ('add_ln71_96', test_mnist1/src/dense.cpp:71) [1088]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.963 seconds; current allocated memory: 258.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.889 seconds; current allocated memory: 262.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.554 seconds; current allocated memory: 262.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 262.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 263.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.439 seconds; current allocated memory: 266.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_16s_17_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_17s_18_1_1' to 'nn_mac_muladd_8nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 272 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 9.419 seconds; current allocated memory: 339.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 45.836 seconds; current allocated memory: 448.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 4.501 seconds; current allocated memory: 463.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 6.474 seconds; current allocated memory: 476.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w0', 'b0', 'w1', 'b1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 477.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 93.61 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:36 ; elapsed = 00:04:36 . Memory (MB): peak = 890.211 ; gain = 796.586
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 276.029 seconds; peak allocated memory: 477.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 911.004 ; gain = 817.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 911.004 ; gain = 817.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 911.004 ; gain = 817.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 911.004 ; gain = 817.383
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' completely with a factor of 784.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...783 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...49 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:01:08 . Memory (MB): peak = 911.004 ; gain = 817.383
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:31)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 911.004 ; gain = 817.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_100', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core' consists of the following:
	'mul' operation of DSP[8380] ('mul_ln71_107', test_mnist1/src/dense.cpp:71) [4113]  (3.36 ns)
	'add' operation of DSP[8380] ('add_ln71_105', test_mnist1/src/dense.cpp:71) [8380]  (3.02 ns)
	'add' operation ('add_ln71_106', test_mnist1/src/dense.cpp:71) [8382]  (2.14 ns)
	'add' operation ('add_ln71_107', test_mnist1/src/dense.cpp:71) [8384]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 123.935 seconds; current allocated memory: 216.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 43.007 seconds; current allocated memory: 250.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 54.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[574] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [316]  (3.36 ns)
	'add' operation of DSP[574] ('add_ln71_240', test_mnist1/src/dense.cpp:71) [574]  (3.02 ns)
	'add' operation ('add_ln71_241', test_mnist1/src/dense.cpp:71) [576]  (2.14 ns)
	'add' operation ('add_ln71_242', test_mnist1/src/dense.cpp:71) [578]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.498 seconds; current allocated memory: 253.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.491 seconds; current allocated memory: 255.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 104.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_2' consists of the following:
	'mul' operation of DSP[1084] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [526]  (3.36 ns)
	'add' operation of DSP[1084] ('add_ln71_94', test_mnist1/src/dense.cpp:71) [1084]  (3.02 ns)
	'add' operation ('add_ln71_95', test_mnist1/src/dense.cpp:71) [1086]  (2.14 ns)
	'add' operation ('add_ln71_96', test_mnist1/src/dense.cpp:71) [1088]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.874 seconds; current allocated memory: 258.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.749 seconds; current allocated memory: 262.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.443 seconds; current allocated memory: 262.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 262.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 262.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.473 seconds; current allocated memory: 266.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_16s_17_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_17s_18_1_1' to 'nn_mac_muladd_8nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 272 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 9.593 seconds; current allocated memory: 339.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 44.323 seconds; current allocated memory: 448.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 3.961 seconds; current allocated memory: 463.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 6.186 seconds; current allocated memory: 476.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w0', 'b0', 'w1', 'b1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 477.528 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 93.61 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:26 ; elapsed = 00:04:36 . Memory (MB): peak = 911.004 ; gain = 817.383
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 276.902 seconds; peak allocated memory: 477.528 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 890.895 ; gain = 797.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 890.895 ; gain = 797.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:45 . Memory (MB): peak = 890.895 ; gain = 797.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 890.895 ; gain = 797.426
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' completely with a factor of 784.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...783 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...49 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 890.895 ; gain = 797.426
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:31)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:35 . Memory (MB): peak = 890.895 ; gain = 797.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_100', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core' consists of the following:
	'mul' operation of DSP[8380] ('mul_ln71_107', test_mnist1/src/dense.cpp:71) [4113]  (3.36 ns)
	'add' operation of DSP[8380] ('add_ln71_105', test_mnist1/src/dense.cpp:71) [8380]  (3.02 ns)
	'add' operation ('add_ln71_106', test_mnist1/src/dense.cpp:71) [8382]  (2.14 ns)
	'add' operation ('add_ln71_107', test_mnist1/src/dense.cpp:71) [8384]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.588 seconds; current allocated memory: 216.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 43.571 seconds; current allocated memory: 250.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 54.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[574] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [316]  (3.36 ns)
	'add' operation of DSP[574] ('add_ln71_240', test_mnist1/src/dense.cpp:71) [574]  (3.02 ns)
	'add' operation ('add_ln71_241', test_mnist1/src/dense.cpp:71) [576]  (2.14 ns)
	'add' operation ('add_ln71_242', test_mnist1/src/dense.cpp:71) [578]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.014 seconds; current allocated memory: 253.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.731 seconds; current allocated memory: 255.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 104.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_2' consists of the following:
	'mul' operation of DSP[1084] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [526]  (3.36 ns)
	'add' operation of DSP[1084] ('add_ln71_94', test_mnist1/src/dense.cpp:71) [1084]  (3.02 ns)
	'add' operation ('add_ln71_95', test_mnist1/src/dense.cpp:71) [1086]  (2.14 ns)
	'add' operation ('add_ln71_96', test_mnist1/src/dense.cpp:71) [1088]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.923 seconds; current allocated memory: 258.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.903 seconds; current allocated memory: 262.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 262.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 262.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 263.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.02 seconds; current allocated memory: 266.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_16s_17_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_17s_18_1_1' to 'nn_mac_muladd_8nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 272 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 9.666 seconds; current allocated memory: 339.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 45.371 seconds; current allocated memory: 448.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 4.135 seconds; current allocated memory: 463.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 6.344 seconds; current allocated memory: 476.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w0', 'b0', 'w1', 'b1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 1.466 seconds; current allocated memory: 477.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 93.61 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:34 ; elapsed = 00:04:47 . Memory (MB): peak = 890.895 ; gain = 797.426
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 287.5 seconds; peak allocated memory: 477.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 891.352 ; gain = 797.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 891.352 ; gain = 797.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 891.352 ; gain = 797.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 891.352 ; gain = 797.801
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 891.352 ; gain = 797.801
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>'.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>'.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:32)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 891.352 ; gain = 797.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.848 seconds; current allocated memory: 134.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 134.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (8.946ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[50] ('mul_ln71_1', test_mnist1/src/dense.cpp:71) [49]  (3.36 ns)
	'add' operation of DSP[50] ('add_ln71', test_mnist1/src/dense.cpp:71) [50]  (3.02 ns)
	'getelementptr' operation ('w_addr', test_mnist1/src/dense.cpp:71) [52]  (0 ns)
	'load' operation ('w_load', test_mnist1/src/dense.cpp:71) on array 'w' [56]  (2.57 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 135.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 135.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 135.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 135.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 135.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 136.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 136.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 136.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_26ns_26_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 137.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_6ns_8ns_7ns_13_1_1' to 'nn_mac_muladd_6nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_22ns_22_1_1' to 'nn_mac_muladd_8s_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_6nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 138.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_23ns_23_1_1' to 'nn_mac_muladd_8s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 139.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 140.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w0', 'b0', 'w1', 'b1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 142.052 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.78 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1cud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 891.352 ; gain = 797.801
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 70.413 seconds; peak allocated memory: 142.052 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 911.602 ; gain = 818.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 911.602 ; gain = 818.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 911.602 ; gain = 818.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 911.602 ; gain = 818.691
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_I_N' (test_mnist1/src/dense.cpp:66) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'DENSE_K_M' (test_mnist1/src/dense.cpp:69) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' completely with a factor of 784.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...783 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...49 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' (test_mnist1/src/dense.cpp:56)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 911.602 ; gain = 818.691
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:31)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:2)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:19 . Memory (MB): peak = 911.602 ; gain = 818.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_100', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core' consists of the following:
	'mul' operation of DSP[8377] ('mul_ln71_107', test_mnist1/src/dense.cpp:71) [4110]  (3.36 ns)
	'add' operation of DSP[8377] ('add_ln71_105', test_mnist1/src/dense.cpp:71) [8377]  (3.02 ns)
	'add' operation ('add_ln71_106', test_mnist1/src/dense.cpp:71) [8379]  (2.14 ns)
	'add' operation ('add_ln71_107', test_mnist1/src/dense.cpp:71) [8381]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 114.592 seconds; current allocated memory: 216.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 42.658 seconds; current allocated memory: 250.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 54.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[571] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [313]  (3.36 ns)
	'add' operation of DSP[571] ('add_ln71_240', test_mnist1/src/dense.cpp:71) [571]  (3.02 ns)
	'add' operation ('add_ln71_241', test_mnist1/src/dense.cpp:71) [573]  (2.14 ns)
	'add' operation ('add_ln71_242', test_mnist1/src/dense.cpp:71) [575]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.864 seconds; current allocated memory: 253.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.716 seconds; current allocated memory: 255.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_1', test_mnist1/src/dense.cpp:71) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 104.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_2' consists of the following:
	'mul' operation of DSP[1081] ('mul_ln71_9', test_mnist1/src/dense.cpp:71) [523]  (3.36 ns)
	'add' operation of DSP[1081] ('add_ln71_94', test_mnist1/src/dense.cpp:71) [1081]  (3.02 ns)
	'add' operation ('add_ln71_95', test_mnist1/src/dense.cpp:71) [1083]  (2.14 ns)
	'add' operation ('add_ln71_96', test_mnist1/src/dense.cpp:71) [1085]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.959 seconds; current allocated memory: 258.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.901 seconds; current allocated memory: 262.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.546 seconds; current allocated memory: 262.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 263.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 263.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.463 seconds; current allocated memory: 266.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_16s_17_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_17s_18_1_1' to 'nn_mac_muladd_8nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 272 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 9.491 seconds; current allocated memory: 339.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 44.891 seconds; current allocated memory: 448.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nscud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 3.982 seconds; current allocated memory: 463.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 6.283 seconds; current allocated memory: 476.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w0', 'b0', 'w1', 'b1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 1.332 seconds; current allocated memory: 477.643 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 93.61 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1dEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:33 ; elapsed = 00:04:28 . Memory (MB): peak = 911.602 ; gain = 818.691
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 268.075 seconds; peak allocated memory: 477.643 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 891.977 ; gain = 798.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 891.977 ; gain = 798.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 891.977 ; gain = 798.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 891.977 ; gain = 798.266
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 891.977 ; gain = 798.266
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>'.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>'.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:32)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 891.977 ; gain = 798.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.814 seconds; current allocated memory: 134.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 135.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (8.946ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[53] ('mul_ln71_1', test_mnist1/src/dense.cpp:71) [52]  (3.36 ns)
	'add' operation of DSP[53] ('add_ln71', test_mnist1/src/dense.cpp:71) [53]  (3.02 ns)
	'getelementptr' operation ('w_addr', test_mnist1/src/dense.cpp:71) [55]  (0 ns)
	'load' operation ('w_load', test_mnist1/src/dense.cpp:71) on array 'w' [59]  (2.57 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 135.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 135.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 135.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 135.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 136.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 136.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 136.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 136.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_26ns_26_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 137.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_6ns_8ns_7ns_13_1_1' to 'nn_mac_muladd_6nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_22ns_22_1_1' to 'nn_mac_muladd_8s_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_6nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 138.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_23ns_23_1_1' to 'nn_mac_muladd_8s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 139.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 140.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w0', 'b0', 'w1', 'b1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 142.316 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.78 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1cud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 891.977 ; gain = 798.266
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 52.306 seconds; peak allocated memory: 142.316 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 911.762 ; gain = 817.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 911.762 ; gain = 817.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 911.762 ; gain = 817.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 911.762 ; gain = 817.160
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:56 . Memory (MB): peak = 911.762 ; gain = 817.160
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>'.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>'.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:32)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 911.762 ; gain = 817.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.276 seconds; current allocated memory: 134.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 134.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (8.946ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[53] ('mul_ln71_1', test_mnist1/src/dense.cpp:71) [52]  (3.36 ns)
	'add' operation of DSP[53] ('add_ln71', test_mnist1/src/dense.cpp:71) [53]  (3.02 ns)
	'getelementptr' operation ('w_addr', test_mnist1/src/dense.cpp:71) [55]  (0 ns)
	'load' operation ('w_load', test_mnist1/src/dense.cpp:71) on array 'w' [59]  (2.57 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 135.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 135.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 135.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 135.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 136.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 136.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 136.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 136.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_26ns_26_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 137.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_6ns_8ns_7ns_13_1_1' to 'nn_mac_muladd_6nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_22ns_22_1_1' to 'nn_mac_muladd_8s_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_6nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 138.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_23ns_23_1_1' to 'nn_mac_muladd_8s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 139.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 140.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w0', 'b0', 'w1', 'b1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 142.328 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.78 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1cud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:10 . Memory (MB): peak = 911.762 ; gain = 817.160
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 70.207 seconds; peak allocated memory: 142.328 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 911.449 ; gain = 817.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 911.449 ; gain = 817.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:01:50 . Memory (MB): peak = 911.449 ; gain = 817.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:02:01 . Memory (MB): peak = 911.449 ; gain = 817.586
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:02:14 . Memory (MB): peak = 911.449 ; gain = 817.586
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>'.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>'.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:32)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:02:21 . Memory (MB): peak = 911.449 ; gain = 817.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 144.713 seconds; current allocated memory: 134.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.219 seconds; current allocated memory: 134.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (8.946ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[53] ('mul_ln71_1', test_mnist1/src/dense.cpp:71) [52]  (3.36 ns)
	'add' operation of DSP[53] ('add_ln71', test_mnist1/src/dense.cpp:71) [53]  (3.02 ns)
	'getelementptr' operation ('w_addr', test_mnist1/src/dense.cpp:71) [55]  (0 ns)
	'load' operation ('w_load', test_mnist1/src/dense.cpp:71) on array 'w' [59]  (2.57 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 135.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 135.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 135.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 135.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 135.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 136.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 136.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 136.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_26ns_26_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 2.395 seconds; current allocated memory: 137.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_6ns_8ns_7ns_13_1_1' to 'nn_mac_muladd_6nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_22ns_22_1_1' to 'nn_mac_muladd_8s_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_6nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 2.755 seconds; current allocated memory: 138.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_23ns_23_1_1' to 'nn_mac_muladd_8s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 2.108 seconds; current allocated memory: 139.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 1.696 seconds; current allocated memory: 140.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w0', 'b0', 'w1', 'b1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 2.198 seconds; current allocated memory: 142.250 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.78 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1cud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:03:00 . Memory (MB): peak = 911.449 ; gain = 817.586
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 179.84 seconds; peak allocated memory: 142.250 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 890.129 ; gain = 796.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 890.129 ; gain = 796.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 890.129 ; gain = 796.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 890.129 ; gain = 796.867
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:43) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 890.129 ; gain = 796.867
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>'.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>'.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:32)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:03 . Memory (MB): peak = 890.129 ; gain = 796.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.142 seconds; current allocated memory: 134.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 134.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (8.946ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[53] ('mul_ln71_1', test_mnist1/src/dense.cpp:71) [52]  (3.36 ns)
	'add' operation of DSP[53] ('add_ln71', test_mnist1/src/dense.cpp:71) [53]  (3.02 ns)
	'getelementptr' operation ('w_addr', test_mnist1/src/dense.cpp:71) [55]  (0 ns)
	'load' operation ('w_load', test_mnist1/src/dense.cpp:71) on array 'w' [59]  (2.57 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 135.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 135.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 135.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 135.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 136.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 136.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 136.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 136.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8ns_8s_26ns_26_1_1' to 'nn_mac_muladd_8nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 137.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_6ns_8ns_7ns_13_1_1' to 'nn_mac_muladd_6nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_22ns_22_1_1' to 'nn_mac_muladd_8s_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_6nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 138.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_23ns_23_1_1' to 'nn_mac_muladd_8s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 140.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 141.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/w2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/b2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'w0', 'b0', 'w1', 'w2' and 'b2' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 142.393 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.78 MHz
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1cud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:15 . Memory (MB): peak = 890.129 ; gain = 796.867
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 75.135 seconds; peak allocated memory: 142.393 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 902.637 ; gain = 808.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 902.637 ; gain = 808.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 902.637 ; gain = 808.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:59 . Memory (MB): peak = 902.637 ; gain = 808.945
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:07 . Memory (MB): peak = 902.637 ; gain = 808.945
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>'.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>'.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:32)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 902.637 ; gain = 808.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.397 seconds; current allocated memory: 137.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 137.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[53] ('mul_ln71_1', test_mnist1/src/dense.cpp:71) [52]  (3.36 ns)
	'add' operation of DSP[53] ('add_ln71', test_mnist1/src/dense.cpp:71) [53]  (3.02 ns)
	'getelementptr' operation ('W2_addr', test_mnist1/src/dense.cpp:71) [55]  (0 ns)
	'load' operation ('W2_load', test_mnist1/src/dense.cpp:71) on array 'W2' [59]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 138.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 138.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 138.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 138.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 138.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 139.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 139.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 139.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_7s_8ns_25ns_25_1_1' to 'nn_mac_muladd_7s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_7s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 140.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_b2' to 'dense_strm_core_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_W2' to 'dense_strm_core_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_6ns_8ns_7ns_13_1_1' to 'nn_mac_muladd_6nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_22ns_22_1_1' to 'nn_mac_muladd_8s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_6nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 141.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_b3' to 'dense_strm_core_2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_W3' to 'dense_strm_core_2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_23ns_23_1_1' to 'nn_mac_muladd_8s_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 142.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 143.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 145.172 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_W1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_b1_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_1cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_1dEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_2ibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2jbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:32 . Memory (MB): peak = 902.637 ; gain = 808.945
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 92.101 seconds; peak allocated memory: 145.172 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 903.320 ; gain = 809.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 903.320 ; gain = 809.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:55 . Memory (MB): peak = 903.320 ; gain = 809.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:03 . Memory (MB): peak = 903.320 ; gain = 809.453
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:12 . Memory (MB): peak = 903.320 ; gain = 809.453
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>'.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>'.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:32)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:15 . Memory (MB): peak = 903.320 ; gain = 809.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.675 seconds; current allocated memory: 137.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 137.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[53] ('mul_ln71_1', test_mnist1/src/dense.cpp:71) [52]  (3.36 ns)
	'add' operation of DSP[53] ('add_ln71', test_mnist1/src/dense.cpp:71) [53]  (3.02 ns)
	'getelementptr' operation ('W2_addr', test_mnist1/src/dense.cpp:71) [55]  (0 ns)
	'load' operation ('W2_load', test_mnist1/src/dense.cpp:71) on array 'W2' [59]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 138.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 138.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 138.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 138.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 138.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 139.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 139.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 139.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_7s_8ns_25ns_25_1_1' to 'nn_mac_muladd_7s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_7s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 1.322 seconds; current allocated memory: 140.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_b2' to 'dense_strm_core_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_W2' to 'dense_strm_core_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_6ns_8ns_7ns_13_1_1' to 'nn_mac_muladd_6nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_22ns_22_1_1' to 'nn_mac_muladd_8s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_6nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 2.064 seconds; current allocated memory: 141.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_b3' to 'dense_strm_core_2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_W3' to 'dense_strm_core_2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_23ns_23_1_1' to 'nn_mac_muladd_8s_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 2.149 seconds; current allocated memory: 142.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 1.823 seconds; current allocated memory: 143.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 145.172 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_W1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_b1_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_1cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_1dEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_2ibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2jbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:40 . Memory (MB): peak = 903.320 ; gain = 809.453
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 99.931 seconds; peak allocated memory: 145.172 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:13 . Memory (MB): peak = 890.840 ; gain = 819.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:13 . Memory (MB): peak = 890.840 ; gain = 819.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:21 . Memory (MB): peak = 890.840 ; gain = 819.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:28 . Memory (MB): peak = 890.840 ; gain = 819.883
ERROR: [XFORM 203-801] Cannot specify interface depth  (test_mnist1/src/nn.cpp:24:1) on argument 'a' (test_mnist1/src/nn.cpp:13). This interface directive will be discarded.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 911.676 ; gain = 818.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 911.676 ; gain = 818.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 911.676 ; gain = 818.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 911.676 ; gain = 818.090
ERROR: [XFORM 203-801] Cannot specify interface depth  (test_mnist1/src/nn.cpp:24:1) on argument 'a' (test_mnist1/src/nn.cpp:13). This interface directive will be discarded.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 911.430 ; gain = 817.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 911.430 ; gain = 817.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:01:15 . Memory (MB): peak = 911.430 ; gain = 817.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:23 . Memory (MB): peak = 911.430 ; gain = 817.559
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:31 . Memory (MB): peak = 911.430 ; gain = 817.559
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>'.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:66:36) in function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>'.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:59:32)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:59:24)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:63:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:35 . Memory (MB): peak = 911.430 ; gain = 817.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.212 seconds; current allocated memory: 137.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 137.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[53] ('mul_ln71_1', test_mnist1/src/dense.cpp:71) [52]  (3.36 ns)
	'add' operation of DSP[53] ('add_ln71', test_mnist1/src/dense.cpp:71) [53]  (3.02 ns)
	'getelementptr' operation ('W2_addr', test_mnist1/src/dense.cpp:71) [55]  (0 ns)
	'load' operation ('W2_load', test_mnist1/src/dense.cpp:71) on array 'W2' [59]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 138.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 138.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 138.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 138.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 138.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 139.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 139.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 139.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_7s_8ns_25ns_25_1_1' to 'nn_mac_muladd_7s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_7s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 1.665 seconds; current allocated memory: 140.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_b2' to 'dense_strm_core_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_W2' to 'dense_strm_core_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_6ns_8ns_7ns_13_1_1' to 'nn_mac_muladd_6nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_22ns_22_1_1' to 'nn_mac_muladd_8s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_6nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 2.505 seconds; current allocated memory: 141.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_b3' to 'dense_strm_core_2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_W3' to 'dense_strm_core_2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_23ns_23_1_1' to 'nn_mac_muladd_8s_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 142.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 143.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 1.094 seconds; current allocated memory: 145.127 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_W1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_b1_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_1cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_1dEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_2ibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2jbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:02:01 . Memory (MB): peak = 911.430 ; gain = 817.559
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 121.516 seconds; peak allocated memory: 145.127 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:16:17: error: template parameter redefines default argument
  typename T_IN=uint8_t, typename T_OUT=int16_t, typename T_MUL=int32_t, typename T_WB=int8_t>
                ^
test_mnist1/src/dense.h:24:19: note: previous default template argument defined here
  typename T_IN = uint8_t, typename T_OUT = int16_t, typename T_MUL = int32_t, typename T_WB = int8_t>
                  ^
In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:16:41: error: template parameter redefines default argument
  typename T_IN=uint8_t, typename T_OUT=int16_t, typename T_MUL=int32_t, typename T_WB=int8_t>
                                        ^
test_mnist1/src/dense.h:24:45: note: previous default template argument defined here
  typename T_IN = uint8_t, typename T_OUT = int16_t, typename T_MUL = int32_t, typename T_WB = int8_t>
                                            ^
In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:16:65: error: template parameter redefines default argument
  typename T_IN=uint8_t, typename T_OUT=int16_t, typename T_MUL=int32_t, typename T_WB=int8_t>
                                                                ^
test_mnist1/src/dense.h:24:71: note: previous default template argument defined here
  typename T_IN = uint8_t, typename T_OUT = int16_t, typename T_MUL = int32_t, typename T_WB = int8_t>
                                                                      ^
In file included from test_mnist1/src/dense.cpp:1:
test_mnist1/src/dense.cpp:16:88: error: template parameter redefines default argument
  typename T_IN=uint8_t, typename T_OUT=int16_t, typename T_MUL=int32_t, typename T_WB=int8_t>
                                                                                       ^
test_mnist1/src/dense.h:24:96: note: previous default template argument defined here
  typename T_IN = uint8_t, typename T_OUT = int16_t, typename T_MUL = int32_t, typename T_WB = int8_t>
                                                                                               ^
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/argmax.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/nn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'test_mnist1/src/sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 911.559 ; gain = 817.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 911.559 ; gain = 817.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 911.559 ; gain = 817.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:01 . Memory (MB): peak = 911.559 ; gain = 817.848
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'clip_u<short, unsigned char, (short)255>' into 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' (test_mnist1/src/sigmoid.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<50, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_strm_core<100, 2, short, unsigned char, (short)255>' into 'nn' (test_mnist1/src/nn.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_mnist1/src/sigmoid.cpp:47:10) to (test_mnist1/src/sigmoid.cpp:46:21) in function 'nn'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:09 . Memory (MB): peak = 911.559 ; gain = 817.848
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:53:36) in function 'dense_strm_core<784, 50, 7, unsigned char, short, int, signed char>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:53:36) in function 'dense_strm_core<50, 100, 7, unsigned char, short, int, signed char>'.
INFO: [XFORM 203-541] Flattening a loop nest 'DENSE_I_N' (test_mnist1/src/dense.cpp:53:36) in function 'dense_strm_core<100, 10, 7, unsigned char, short, int, signed char>'.
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<784, 50, 7, unsigned char, short, int, signed char>' to 'dense_strm_core' (test_mnist1/src/dense.cpp:46:32)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<50, 100, 7, unsigned char, short, int, signed char>' to 'dense_strm_core.1' (test_mnist1/src/dense.cpp:46:24)
WARNING: [XFORM 203-631] Renaming function 'dense_strm_core<100, 10, 7, unsigned char, short, int, signed char>' to 'dense_strm_core.2' (test_mnist1/src/dense.cpp:46:24)
WARNING: [XFORM 203-631] Renaming function 'argmax_strm_core<10, short, unsigned char>' to 'argmax_strm_core' (test_mnist1/src/argmax.cpp:11:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:50:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:50:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (test_mnist1/src/dense.cpp:50:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:12 . Memory (MB): peak = 911.559 ; gain = 817.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.1' to 'dense_strm_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_strm_core.2' to 'dense_strm_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.555 seconds; current allocated memory: 137.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 137.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_strm_core_1' consists of the following:
	'mul' operation of DSP[53] ('mul_ln58_1', test_mnist1/src/dense.cpp:58) [52]  (3.36 ns)
	'add' operation of DSP[53] ('add_ln58', test_mnist1/src/dense.cpp:58) [53]  (3.02 ns)
	'getelementptr' operation ('W2_addr', test_mnist1/src/dense.cpp:58) [55]  (0 ns)
	'load' operation ('W2_load', test_mnist1/src/dense.cpp:58) on array 'W2' [59]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 138.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 138.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BUF_READ_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'DENSE_I_N_DENSE_K_M'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 138.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 138.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 138.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 139.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 139.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 139.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_7s_8ns_25ns_25_1_1' to 'nn_mac_muladd_7s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_7s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 140.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_b2' to 'dense_strm_core_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_W2' to 'dense_strm_core_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_1_buf' to 'dense_strm_core_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_6ns_8ns_7ns_13_1_1' to 'nn_mac_muladd_6nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_22ns_22_1_1' to 'nn_mac_muladd_8s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_6nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_1'.
INFO: [HLS 200-111]  Elapsed time: 1.256 seconds; current allocated memory: 141.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_strm_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_b3' to 'dense_strm_core_2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_W3' to 'dense_strm_core_2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_strm_core_2_buf' to 'dense_strm_core_2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nn_mac_muladd_8s_8ns_23ns_23_1_1' to 'nn_mac_muladd_8s_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nn_mac_muladd_8s_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_strm_core_2'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 142.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax_strm_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax_strm_core'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 143.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/a_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nn/z_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'nn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 145.134 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_W1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_b1_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_1cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_1dEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_1eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_strm_core_2ibs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_strm_core_2jbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'c0_V_U(fifo_w16_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd0_V_U(fifo_w8_d50_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd1_V_U(fifo_w8_d100_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_V_U(fifo_w16_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:30 . Memory (MB): peak = 911.559 ; gain = 817.848
INFO: [VHDL 208-304] Generating VHDL RTL for nn.
INFO: [VLOG 209-307] Generating Verilog RTL for nn.
INFO: [HLS 200-112] Total elapsed time: 90.599 seconds; peak allocated memory: 145.134 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
