-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bd_3a92_hsc_0_v_hscaler is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 15;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    s_axis_video_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    s_axis_video_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TVALID : IN STD_LOGIC;
    s_axis_video_TREADY : OUT STD_LOGIC;
    m_axis_video_TVALID : OUT STD_LOGIC;
    m_axis_video_TREADY : IN STD_LOGIC );
end;


architecture behav of bd_3a92_hsc_0_v_hscaler is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "bd_3a92_hsc_0_v_hscaler,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=5.625000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.132000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=4982,HLS_SYN_LUT=5687,HLS_VERSION=2022_1}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal Height : STD_LOGIC_VECTOR (15 downto 0);
    signal WidthIn : STD_LOGIC_VECTOR (15 downto 0);
    signal WidthOut : STD_LOGIC_VECTOR (15 downto 0);
    signal ColorMode : STD_LOGIC_VECTOR (7 downto 0);
    signal PixelRate : STD_LOGIC_VECTOR (31 downto 0);
    signal ColorModeOut : STD_LOGIC_VECTOR (7 downto 0);
    signal hfltCoeff_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal phasesH_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal Block_entry1_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry1_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry1_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry1_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry1_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry1_proc_U0_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal bPassThruHcr1_channel_full_n : STD_LOGIC;
    signal Block_entry12_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry12_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry12_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry12_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry12_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry12_proc_U0_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal bPassThruHcr2_full_n : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_start : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_done : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_s_axis_video_TREADY : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_stream_in_din : STD_LOGIC_VECTOR (23 downto 0);
    signal AXIvideo2MultiPixStream_U0_stream_in_write : STD_LOGIC;
    signal v_hcresampler_core_U0_ap_start : STD_LOGIC;
    signal v_hcresampler_core_U0_ap_done : STD_LOGIC;
    signal v_hcresampler_core_U0_ap_continue : STD_LOGIC;
    signal v_hcresampler_core_U0_ap_idle : STD_LOGIC;
    signal v_hcresampler_core_U0_ap_ready : STD_LOGIC;
    signal v_hcresampler_core_U0_stream_in_read : STD_LOGIC;
    signal v_hcresampler_core_U0_stream_upsampled_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_hcresampler_core_U0_stream_upsampled_write : STD_LOGIC;
    signal hscale_core_polyphase_U0_ap_start : STD_LOGIC;
    signal hscale_core_polyphase_U0_ap_done : STD_LOGIC;
    signal hscale_core_polyphase_U0_ap_continue : STD_LOGIC;
    signal hscale_core_polyphase_U0_ap_idle : STD_LOGIC;
    signal hscale_core_polyphase_U0_ap_ready : STD_LOGIC;
    signal hscale_core_polyphase_U0_stream_upsampled_read : STD_LOGIC;
    signal hscale_core_polyphase_U0_hfltCoeff_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal hscale_core_polyphase_U0_hfltCoeff_ce0 : STD_LOGIC;
    signal hscale_core_polyphase_U0_phasesH_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal hscale_core_polyphase_U0_phasesH_ce0 : STD_LOGIC;
    signal hscale_core_polyphase_U0_stream_scaled_din : STD_LOGIC_VECTOR (23 downto 0);
    signal hscale_core_polyphase_U0_stream_scaled_write : STD_LOGIC;
    signal v_hcresampler_core_1_U0_ap_start : STD_LOGIC;
    signal v_hcresampler_core_1_U0_ap_done : STD_LOGIC;
    signal v_hcresampler_core_1_U0_ap_continue : STD_LOGIC;
    signal v_hcresampler_core_1_U0_ap_idle : STD_LOGIC;
    signal v_hcresampler_core_1_U0_ap_ready : STD_LOGIC;
    signal v_hcresampler_core_1_U0_start_out : STD_LOGIC;
    signal v_hcresampler_core_1_U0_start_write : STD_LOGIC;
    signal v_hcresampler_core_1_U0_stream_scaled_read : STD_LOGIC;
    signal v_hcresampler_core_1_U0_stream_out_422_din : STD_LOGIC_VECTOR (23 downto 0);
    signal v_hcresampler_core_1_U0_stream_out_422_write : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_continue : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_idle : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_ap_ready : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_stream_out_422_read : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TVALID : STD_LOGIC;
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal MultiPixStream2AXIvideo_U0_m_axis_video_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal bPassThruHcr1_channel_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal bPassThruHcr1_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal bPassThruHcr1_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal bPassThruHcr1_channel_empty_n : STD_LOGIC;
    signal bPassThruHcr2_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal bPassThruHcr2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal bPassThruHcr2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal bPassThruHcr2_empty_n : STD_LOGIC;
    signal stream_in_full_n : STD_LOGIC;
    signal stream_in_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_in_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_in_empty_n : STD_LOGIC;
    signal stream_upsampled_full_n : STD_LOGIC;
    signal stream_upsampled_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_upsampled_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_upsampled_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_upsampled_empty_n : STD_LOGIC;
    signal stream_scaled_full_n : STD_LOGIC;
    signal stream_scaled_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_scaled_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_scaled_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_scaled_empty_n : STD_LOGIC;
    signal stream_out_422_full_n : STD_LOGIC;
    signal stream_out_422_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_422_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_out_422_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_out_422_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry1_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry1_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry12_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry12_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_hscale_core_polyphase_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_hscale_core_polyphase_U0_ap_ready : STD_LOGIC;
    signal start_for_MultiPixStream2AXIvideo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
    signal start_for_MultiPixStream2AXIvideo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_MultiPixStream2AXIvideo_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bd_3a92_hsc_0_Block_entry1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ColorMode : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component bd_3a92_hsc_0_Block_entry12_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ColorModeOut : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component bd_3a92_hsc_0_AXIvideo2MultiPixStream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_video_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        s_axis_video_TVALID : IN STD_LOGIC;
        s_axis_video_TREADY : OUT STD_LOGIC;
        s_axis_video_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        stream_in_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream_in_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_full_n : IN STD_LOGIC;
        stream_in_write : OUT STD_LOGIC;
        Height : IN STD_LOGIC_VECTOR (15 downto 0);
        WidthIn : IN STD_LOGIC_VECTOR (15 downto 0);
        ColorMode : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component bd_3a92_hsc_0_v_hcresampler_core IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_in_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream_in_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_empty_n : IN STD_LOGIC;
        stream_in_read : OUT STD_LOGIC;
        Height : IN STD_LOGIC_VECTOR (15 downto 0);
        WidthIn : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (0 downto 0);
        stream_upsampled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream_upsampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_upsampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_upsampled_full_n : IN STD_LOGIC;
        stream_upsampled_write : OUT STD_LOGIC );
    end component;


    component bd_3a92_hsc_0_hscale_core_polyphase IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_upsampled_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream_upsampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_upsampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_upsampled_empty_n : IN STD_LOGIC;
        stream_upsampled_read : OUT STD_LOGIC;
        Height : IN STD_LOGIC_VECTOR (15 downto 0);
        WidthIn : IN STD_LOGIC_VECTOR (15 downto 0);
        WidthOut : IN STD_LOGIC_VECTOR (15 downto 0);
        hfltCoeff_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hfltCoeff_ce0 : OUT STD_LOGIC;
        hfltCoeff_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        phasesH_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        phasesH_ce0 : OUT STD_LOGIC;
        phasesH_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        stream_scaled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream_scaled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_scaled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_scaled_full_n : IN STD_LOGIC;
        stream_scaled_write : OUT STD_LOGIC );
    end component;


    component bd_3a92_hsc_0_v_hcresampler_core_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        stream_scaled_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream_scaled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_scaled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_scaled_empty_n : IN STD_LOGIC;
        stream_scaled_read : OUT STD_LOGIC;
        Height : IN STD_LOGIC_VECTOR (15 downto 0);
        WidthOut : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (0 downto 0);
        stream_out_422_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream_out_422_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_out_422_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_out_422_full_n : IN STD_LOGIC;
        stream_out_422_write : OUT STD_LOGIC );
    end component;


    component bd_3a92_hsc_0_MultiPixStream2AXIvideo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_out_422_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream_out_422_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_out_422_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_out_422_empty_n : IN STD_LOGIC;
        stream_out_422_read : OUT STD_LOGIC;
        m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        m_axis_video_TVALID : OUT STD_LOGIC;
        m_axis_video_TREADY : IN STD_LOGIC;
        m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        Height : IN STD_LOGIC_VECTOR (15 downto 0);
        WidthOut : IN STD_LOGIC_VECTOR (15 downto 0);
        ColorModeOut : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component bd_3a92_hsc_0_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component bd_3a92_hsc_0_fifo_w1_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component bd_3a92_hsc_0_fifo_w24_d16_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component bd_3a92_hsc_0_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        Height : OUT STD_LOGIC_VECTOR (15 downto 0);
        WidthIn : OUT STD_LOGIC_VECTOR (15 downto 0);
        WidthOut : OUT STD_LOGIC_VECTOR (15 downto 0);
        ColorMode : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixelRate : OUT STD_LOGIC_VECTOR (31 downto 0);
        ColorModeOut : OUT STD_LOGIC_VECTOR (7 downto 0);
        hfltCoeff_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        hfltCoeff_ce0 : IN STD_LOGIC;
        hfltCoeff_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        phasesH_address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        phasesH_ce0 : IN STD_LOGIC;
        phasesH_q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    CTRL_s_axi_U : component bd_3a92_hsc_0_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        Height => Height,
        WidthIn => WidthIn,
        WidthOut => WidthOut,
        ColorMode => ColorMode,
        PixelRate => PixelRate,
        ColorModeOut => ColorModeOut,
        hfltCoeff_address0 => hscale_core_polyphase_U0_hfltCoeff_address0,
        hfltCoeff_ce0 => hscale_core_polyphase_U0_hfltCoeff_ce0,
        hfltCoeff_q0 => hfltCoeff_q0,
        phasesH_address0 => hscale_core_polyphase_U0_phasesH_address0,
        phasesH_ce0 => hscale_core_polyphase_U0_phasesH_ce0,
        phasesH_q0 => phasesH_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    Block_entry1_proc_U0 : component bd_3a92_hsc_0_Block_entry1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry1_proc_U0_ap_start,
        ap_done => Block_entry1_proc_U0_ap_done,
        ap_continue => Block_entry1_proc_U0_ap_continue,
        ap_idle => Block_entry1_proc_U0_ap_idle,
        ap_ready => Block_entry1_proc_U0_ap_ready,
        ColorMode => ColorMode,
        ap_return => Block_entry1_proc_U0_ap_return);

    Block_entry12_proc_U0 : component bd_3a92_hsc_0_Block_entry12_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry12_proc_U0_ap_start,
        ap_done => Block_entry12_proc_U0_ap_done,
        ap_continue => Block_entry12_proc_U0_ap_continue,
        ap_idle => Block_entry12_proc_U0_ap_idle,
        ap_ready => Block_entry12_proc_U0_ap_ready,
        ColorModeOut => ColorModeOut,
        ap_return => Block_entry12_proc_U0_ap_return);

    AXIvideo2MultiPixStream_U0 : component bd_3a92_hsc_0_AXIvideo2MultiPixStream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => AXIvideo2MultiPixStream_U0_ap_start,
        ap_done => AXIvideo2MultiPixStream_U0_ap_done,
        ap_continue => AXIvideo2MultiPixStream_U0_ap_continue,
        ap_idle => AXIvideo2MultiPixStream_U0_ap_idle,
        ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
        s_axis_video_TDATA => s_axis_video_TDATA,
        s_axis_video_TVALID => s_axis_video_TVALID,
        s_axis_video_TREADY => AXIvideo2MultiPixStream_U0_s_axis_video_TREADY,
        s_axis_video_TKEEP => s_axis_video_TKEEP,
        s_axis_video_TSTRB => s_axis_video_TSTRB,
        s_axis_video_TUSER => s_axis_video_TUSER,
        s_axis_video_TLAST => s_axis_video_TLAST,
        s_axis_video_TID => s_axis_video_TID,
        s_axis_video_TDEST => s_axis_video_TDEST,
        stream_in_din => AXIvideo2MultiPixStream_U0_stream_in_din,
        stream_in_num_data_valid => stream_in_num_data_valid,
        stream_in_fifo_cap => stream_in_fifo_cap,
        stream_in_full_n => stream_in_full_n,
        stream_in_write => AXIvideo2MultiPixStream_U0_stream_in_write,
        Height => Height,
        WidthIn => WidthIn,
        ColorMode => ColorMode);

    v_hcresampler_core_U0 : component bd_3a92_hsc_0_v_hcresampler_core
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => v_hcresampler_core_U0_ap_start,
        ap_done => v_hcresampler_core_U0_ap_done,
        ap_continue => v_hcresampler_core_U0_ap_continue,
        ap_idle => v_hcresampler_core_U0_ap_idle,
        ap_ready => v_hcresampler_core_U0_ap_ready,
        stream_in_dout => stream_in_dout,
        stream_in_num_data_valid => stream_in_num_data_valid,
        stream_in_fifo_cap => stream_in_fifo_cap,
        stream_in_empty_n => stream_in_empty_n,
        stream_in_read => v_hcresampler_core_U0_stream_in_read,
        Height => Height,
        WidthIn => WidthIn,
        p_read => bPassThruHcr1_channel_dout,
        stream_upsampled_din => v_hcresampler_core_U0_stream_upsampled_din,
        stream_upsampled_num_data_valid => stream_upsampled_num_data_valid,
        stream_upsampled_fifo_cap => stream_upsampled_fifo_cap,
        stream_upsampled_full_n => stream_upsampled_full_n,
        stream_upsampled_write => v_hcresampler_core_U0_stream_upsampled_write);

    hscale_core_polyphase_U0 : component bd_3a92_hsc_0_hscale_core_polyphase
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hscale_core_polyphase_U0_ap_start,
        ap_done => hscale_core_polyphase_U0_ap_done,
        ap_continue => hscale_core_polyphase_U0_ap_continue,
        ap_idle => hscale_core_polyphase_U0_ap_idle,
        ap_ready => hscale_core_polyphase_U0_ap_ready,
        stream_upsampled_dout => stream_upsampled_dout,
        stream_upsampled_num_data_valid => stream_upsampled_num_data_valid,
        stream_upsampled_fifo_cap => stream_upsampled_fifo_cap,
        stream_upsampled_empty_n => stream_upsampled_empty_n,
        stream_upsampled_read => hscale_core_polyphase_U0_stream_upsampled_read,
        Height => Height,
        WidthIn => WidthIn,
        WidthOut => WidthOut,
        hfltCoeff_address0 => hscale_core_polyphase_U0_hfltCoeff_address0,
        hfltCoeff_ce0 => hscale_core_polyphase_U0_hfltCoeff_ce0,
        hfltCoeff_q0 => hfltCoeff_q0,
        phasesH_address0 => hscale_core_polyphase_U0_phasesH_address0,
        phasesH_ce0 => hscale_core_polyphase_U0_phasesH_ce0,
        phasesH_q0 => phasesH_q0,
        stream_scaled_din => hscale_core_polyphase_U0_stream_scaled_din,
        stream_scaled_num_data_valid => stream_scaled_num_data_valid,
        stream_scaled_fifo_cap => stream_scaled_fifo_cap,
        stream_scaled_full_n => stream_scaled_full_n,
        stream_scaled_write => hscale_core_polyphase_U0_stream_scaled_write);

    v_hcresampler_core_1_U0 : component bd_3a92_hsc_0_v_hcresampler_core_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => v_hcresampler_core_1_U0_ap_start,
        start_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
        ap_done => v_hcresampler_core_1_U0_ap_done,
        ap_continue => v_hcresampler_core_1_U0_ap_continue,
        ap_idle => v_hcresampler_core_1_U0_ap_idle,
        ap_ready => v_hcresampler_core_1_U0_ap_ready,
        start_out => v_hcresampler_core_1_U0_start_out,
        start_write => v_hcresampler_core_1_U0_start_write,
        stream_scaled_dout => stream_scaled_dout,
        stream_scaled_num_data_valid => stream_scaled_num_data_valid,
        stream_scaled_fifo_cap => stream_scaled_fifo_cap,
        stream_scaled_empty_n => stream_scaled_empty_n,
        stream_scaled_read => v_hcresampler_core_1_U0_stream_scaled_read,
        Height => Height,
        WidthOut => WidthOut,
        p_read => bPassThruHcr2_dout,
        stream_out_422_din => v_hcresampler_core_1_U0_stream_out_422_din,
        stream_out_422_num_data_valid => stream_out_422_num_data_valid,
        stream_out_422_fifo_cap => stream_out_422_fifo_cap,
        stream_out_422_full_n => stream_out_422_full_n,
        stream_out_422_write => v_hcresampler_core_1_U0_stream_out_422_write);

    MultiPixStream2AXIvideo_U0 : component bd_3a92_hsc_0_MultiPixStream2AXIvideo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => MultiPixStream2AXIvideo_U0_ap_start,
        ap_done => MultiPixStream2AXIvideo_U0_ap_done,
        ap_continue => MultiPixStream2AXIvideo_U0_ap_continue,
        ap_idle => MultiPixStream2AXIvideo_U0_ap_idle,
        ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
        stream_out_422_dout => stream_out_422_dout,
        stream_out_422_num_data_valid => stream_out_422_num_data_valid,
        stream_out_422_fifo_cap => stream_out_422_fifo_cap,
        stream_out_422_empty_n => stream_out_422_empty_n,
        stream_out_422_read => MultiPixStream2AXIvideo_U0_stream_out_422_read,
        m_axis_video_TDATA => MultiPixStream2AXIvideo_U0_m_axis_video_TDATA,
        m_axis_video_TVALID => MultiPixStream2AXIvideo_U0_m_axis_video_TVALID,
        m_axis_video_TREADY => m_axis_video_TREADY,
        m_axis_video_TKEEP => MultiPixStream2AXIvideo_U0_m_axis_video_TKEEP,
        m_axis_video_TSTRB => MultiPixStream2AXIvideo_U0_m_axis_video_TSTRB,
        m_axis_video_TUSER => MultiPixStream2AXIvideo_U0_m_axis_video_TUSER,
        m_axis_video_TLAST => MultiPixStream2AXIvideo_U0_m_axis_video_TLAST,
        m_axis_video_TID => MultiPixStream2AXIvideo_U0_m_axis_video_TID,
        m_axis_video_TDEST => MultiPixStream2AXIvideo_U0_m_axis_video_TDEST,
        Height => Height,
        WidthOut => WidthOut,
        ColorModeOut => ColorModeOut);

    bPassThruHcr1_channel_U : component bd_3a92_hsc_0_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry1_proc_U0_ap_return,
        if_full_n => bPassThruHcr1_channel_full_n,
        if_write => Block_entry1_proc_U0_ap_done,
        if_dout => bPassThruHcr1_channel_dout,
        if_num_data_valid => bPassThruHcr1_channel_num_data_valid,
        if_fifo_cap => bPassThruHcr1_channel_fifo_cap,
        if_empty_n => bPassThruHcr1_channel_empty_n,
        if_read => v_hcresampler_core_U0_ap_ready);

    bPassThruHcr2_U : component bd_3a92_hsc_0_fifo_w1_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry12_proc_U0_ap_return,
        if_full_n => bPassThruHcr2_full_n,
        if_write => Block_entry12_proc_U0_ap_done,
        if_dout => bPassThruHcr2_dout,
        if_num_data_valid => bPassThruHcr2_num_data_valid,
        if_fifo_cap => bPassThruHcr2_fifo_cap,
        if_empty_n => bPassThruHcr2_empty_n,
        if_read => v_hcresampler_core_1_U0_ap_ready);

    stream_in_U : component bd_3a92_hsc_0_fifo_w24_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_U0_stream_in_din,
        if_full_n => stream_in_full_n,
        if_write => AXIvideo2MultiPixStream_U0_stream_in_write,
        if_dout => stream_in_dout,
        if_num_data_valid => stream_in_num_data_valid,
        if_fifo_cap => stream_in_fifo_cap,
        if_empty_n => stream_in_empty_n,
        if_read => v_hcresampler_core_U0_stream_in_read);

    stream_upsampled_U : component bd_3a92_hsc_0_fifo_w24_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_hcresampler_core_U0_stream_upsampled_din,
        if_full_n => stream_upsampled_full_n,
        if_write => v_hcresampler_core_U0_stream_upsampled_write,
        if_dout => stream_upsampled_dout,
        if_num_data_valid => stream_upsampled_num_data_valid,
        if_fifo_cap => stream_upsampled_fifo_cap,
        if_empty_n => stream_upsampled_empty_n,
        if_read => hscale_core_polyphase_U0_stream_upsampled_read);

    stream_scaled_U : component bd_3a92_hsc_0_fifo_w24_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => hscale_core_polyphase_U0_stream_scaled_din,
        if_full_n => stream_scaled_full_n,
        if_write => hscale_core_polyphase_U0_stream_scaled_write,
        if_dout => stream_scaled_dout,
        if_num_data_valid => stream_scaled_num_data_valid,
        if_fifo_cap => stream_scaled_fifo_cap,
        if_empty_n => stream_scaled_empty_n,
        if_read => v_hcresampler_core_1_U0_stream_scaled_read);

    stream_out_422_U : component bd_3a92_hsc_0_fifo_w24_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => v_hcresampler_core_1_U0_stream_out_422_din,
        if_full_n => stream_out_422_full_n,
        if_write => v_hcresampler_core_1_U0_stream_out_422_write,
        if_dout => stream_out_422_dout,
        if_num_data_valid => stream_out_422_num_data_valid,
        if_fifo_cap => stream_out_422_fifo_cap,
        if_empty_n => stream_out_422_empty_n,
        if_read => MultiPixStream2AXIvideo_U0_stream_out_422_read);

    start_for_MultiPixStream2AXIvideo_U0_U : component bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_MultiPixStream2AXIvideo_U0_din,
        if_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
        if_write => v_hcresampler_core_1_U0_start_write,
        if_dout => start_for_MultiPixStream2AXIvideo_U0_dout,
        if_empty_n => start_for_MultiPixStream2AXIvideo_U0_empty_n,
        if_read => MultiPixStream2AXIvideo_U0_ap_ready);





    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Block_entry12_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_entry12_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry12_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry12_proc_U0_ap_ready <= ap_sync_Block_entry12_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Block_entry1_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_entry1_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry1_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry1_proc_U0_ap_ready <= ap_sync_Block_entry1_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_hscale_core_polyphase_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_hscale_core_polyphase_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_hscale_core_polyphase_U0_ap_ready <= ap_sync_hscale_core_polyphase_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    AXIvideo2MultiPixStream_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2MultiPixStream_U0_ap_start <= ((ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_entry12_proc_U0_ap_continue <= bPassThruHcr2_full_n;
    Block_entry12_proc_U0_ap_start <= ((ap_sync_reg_Block_entry12_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_entry1_proc_U0_ap_continue <= bPassThruHcr1_channel_full_n;
    Block_entry1_proc_U0_ap_start <= ((ap_sync_reg_Block_entry1_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    MultiPixStream2AXIvideo_U0_ap_continue <= ap_const_logic_1;
    MultiPixStream2AXIvideo_U0_ap_start <= start_for_MultiPixStream2AXIvideo_U0_empty_n;
    ap_done <= MultiPixStream2AXIvideo_U0_ap_done;
    ap_idle <= (v_hcresampler_core_U0_ap_idle and v_hcresampler_core_1_U0_ap_idle and hscale_core_polyphase_U0_ap_idle and (bPassThruHcr2_empty_n xor ap_const_logic_1) and (bPassThruHcr1_channel_empty_n xor ap_const_logic_1) and MultiPixStream2AXIvideo_U0_ap_idle and Block_entry1_proc_U0_ap_idle and Block_entry12_proc_U0_ap_idle and AXIvideo2MultiPixStream_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready <= (ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready or AXIvideo2MultiPixStream_U0_ap_ready);
    ap_sync_Block_entry12_proc_U0_ap_ready <= (ap_sync_reg_Block_entry12_proc_U0_ap_ready or Block_entry12_proc_U0_ap_ready);
    ap_sync_Block_entry1_proc_U0_ap_ready <= (ap_sync_reg_Block_entry1_proc_U0_ap_ready or Block_entry1_proc_U0_ap_ready);
    ap_sync_hscale_core_polyphase_U0_ap_ready <= (hscale_core_polyphase_U0_ap_ready or ap_sync_reg_hscale_core_polyphase_U0_ap_ready);
    ap_sync_ready <= (ap_sync_hscale_core_polyphase_U0_ap_ready and ap_sync_Block_entry1_proc_U0_ap_ready and ap_sync_Block_entry12_proc_U0_ap_ready and ap_sync_AXIvideo2MultiPixStream_U0_ap_ready);
    hscale_core_polyphase_U0_ap_continue <= ap_const_logic_1;
    hscale_core_polyphase_U0_ap_start <= ((ap_sync_reg_hscale_core_polyphase_U0_ap_ready xor ap_const_logic_1) and ap_start);
    m_axis_video_TDATA <= MultiPixStream2AXIvideo_U0_m_axis_video_TDATA;
    m_axis_video_TDEST <= MultiPixStream2AXIvideo_U0_m_axis_video_TDEST;
    m_axis_video_TID <= MultiPixStream2AXIvideo_U0_m_axis_video_TID;
    m_axis_video_TKEEP <= MultiPixStream2AXIvideo_U0_m_axis_video_TKEEP;
    m_axis_video_TLAST <= MultiPixStream2AXIvideo_U0_m_axis_video_TLAST;
    m_axis_video_TSTRB <= MultiPixStream2AXIvideo_U0_m_axis_video_TSTRB;
    m_axis_video_TUSER <= MultiPixStream2AXIvideo_U0_m_axis_video_TUSER;
    m_axis_video_TVALID <= MultiPixStream2AXIvideo_U0_m_axis_video_TVALID;
    s_axis_video_TREADY <= AXIvideo2MultiPixStream_U0_s_axis_video_TREADY;
    start_for_MultiPixStream2AXIvideo_U0_din <= (0=>ap_const_logic_1, others=>'-');
    v_hcresampler_core_1_U0_ap_continue <= ap_const_logic_1;
    v_hcresampler_core_1_U0_ap_start <= bPassThruHcr2_empty_n;
    v_hcresampler_core_U0_ap_continue <= ap_const_logic_1;
    v_hcresampler_core_U0_ap_start <= bPassThruHcr1_channel_empty_n;
end behav;
