{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589059205710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589059205710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_ADC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"test_ADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589059205826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589059205895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589059205895 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589059206575 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589059207230 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589059207514 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1589059223075 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2745 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2745 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1589059223576 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1589059223576 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589059223592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589059223723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589059223739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589059223777 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589059223808 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1589059225397 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589059225412 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1589059225412 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_ADC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_ADC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589059225473 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_ADC/synthesis/submodules/nios_ADC_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_ADC/synthesis/submodules/nios_ADC_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589059225487 ""}
{ "Info" "ISTA_SDC_FOUND" "test_ADC.SDC " "Reading SDC File: 'test_ADC.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589059225502 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1589059225504 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1589059225505 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_ADC:nios\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: nios_ADC:nios\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_ADC:nios\|nios_ADC_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~5 nios_ADC:nios\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch nios_ADC:nios\|nios_ADC_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~5 is being clocked by nios_ADC:nios\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589059225533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589059225533 "|test_ADC|nios_ADC:nios|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC_in KEY\[3\] " "Register ADC_in is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589059225533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589059225533 "|test_ADC|KEY[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589059225699 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1589059225703 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589059225703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589059225703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589059225703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589059225703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589059225703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589059225703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589059225703 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1589059225703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589059225843 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589059225853 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589059226507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589059226507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589059226507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1589059226507 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589059226507 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589059227069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589059237976 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1589059239881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589059268196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589059306392 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589059320683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:52 " "Fitter placement operations ending: elapsed time is 00:00:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589059320683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589059323523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589059343754 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589059343754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589059367719 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589059367719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589059367735 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 22.12 " "Total time spent on timing analysis during the Fitter is 22.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589059376909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589059377193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589059384830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589059384830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589059391841 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589059406187 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[1\] a permanently disabled " "Pin GPIO0GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[1\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 559 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[2\] a permanently disabled " "Pin GPIO0GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[2\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 560 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[3\] a permanently disabled " "Pin GPIO0GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[3\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 561 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[4\] a permanently disabled " "Pin GPIO0GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[4\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 562 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[5\] a permanently disabled " "Pin GPIO0GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[5\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 563 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[6\] a permanently disabled " "Pin GPIO0GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[6\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 564 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[7\] a permanently disabled " "Pin GPIO0GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[7] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[7\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 565 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[8\] a permanently disabled " "Pin GPIO0GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[8] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[8\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 566 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[9\] a permanently disabled " "Pin GPIO0GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[9] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[9\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 567 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[10\] a permanently disabled " "Pin GPIO0GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[10] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[10\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 568 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[11\] a permanently disabled " "Pin GPIO0GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[11] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[11\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 569 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[12\] a permanently disabled " "Pin GPIO0GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[12] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[12\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 570 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[13\] a permanently disabled " "Pin GPIO0GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[13] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[13\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 571 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[14\] a permanently disabled " "Pin GPIO0GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[14] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[14\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 572 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[15\] a permanently disabled " "Pin GPIO0GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[15] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[15\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 573 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[16\] a permanently disabled " "Pin GPIO0GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[16] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[16\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 574 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[17\] a permanently disabled " "Pin GPIO0GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[17] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[17\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 575 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[18\] a permanently disabled " "Pin GPIO0GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[18] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[18\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 576 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[19\] a permanently disabled " "Pin GPIO0GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[19] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[19\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 577 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[20\] a permanently disabled " "Pin GPIO0GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[20] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[20\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 578 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[21\] a permanently disabled " "Pin GPIO0GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[21] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[21\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 579 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[22\] a permanently disabled " "Pin GPIO0GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[22] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[22\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 580 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[23\] a permanently disabled " "Pin GPIO0GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[23] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[23\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 581 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[24\] a permanently disabled " "Pin GPIO0GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[24] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[24\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 582 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[25\] a permanently disabled " "Pin GPIO0GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[25] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[25\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 583 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[26\] a permanently disabled " "Pin GPIO0GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[26] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[26\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 584 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[27\] a permanently disabled " "Pin GPIO0GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[27] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[27\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 585 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[28\] a permanently disabled " "Pin GPIO0GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[28] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[28\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 586 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[29\] a permanently disabled " "Pin GPIO0GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[29] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[29\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 587 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[30\] a permanently disabled " "Pin GPIO0GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[30] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[30\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 588 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[31\] a permanently disabled " "Pin GPIO0GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[31] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[31\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 589 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[32\] a permanently disabled " "Pin GPIO0GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[32] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[32\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 590 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[33\] a permanently disabled " "Pin GPIO0GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[33] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[33\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 591 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[34\] a permanently disabled " "Pin GPIO0GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[34] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[34\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 592 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[0\] a permanently enabled " "Pin GPIO0GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[0\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 558 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0GPIO\[35\] a permanently enabled " "Pin GPIO0GPIO\[35\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO0GPIO[35] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0GPIO\[35\]" } } } } { "test_ADC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/projects_quartus/test_ADC/" { { 0 { 0 ""} 0 491 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589059406939 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1589059406939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.fit.smsg " "Generated suppressed messages file C:/Users/petry/OneDrive/projects_quartus/test_ADC/test_ADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589059407551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6551 " "Peak virtual memory: 6551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589059412305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 00:23:32 2020 " "Processing ended: Sun May 10 00:23:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589059412305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:28 " "Elapsed time: 00:03:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589059412305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:09 " "Total CPU time (on all processors): 00:06:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589059412305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589059412305 ""}
