$date
	Mon May  4 01:43:00 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DlatchonebitTB $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # En $end
$scope module DUT $end
$var wire 1 $ D $end
$var wire 1 % En $end
$var reg 1 & Q $end
$upscope $end
$scope task initialize $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#5
1&
1!
1#
1%
1"
1$
#10
0#
0%
0"
0$
#15
x&
x!
1#
1%
x"
x$
#20
0&
0!
0"
0$
#25
1&
1!
1"
1$
#30
0&
0!
0"
0$
#35
x&
x!
x"
x$
#40
1&
1!
1"
1$
#45
0&
0!
0"
0$
#50
