-makelib xcelium_lib/xpm -sv \
  "C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/lib_cdc_v1_0_2 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/proc_sys_reset_v5_0_13 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ip/parser_rst_clk_wiz_0_100M_0/sim/parser_rst_clk_wiz_0_100M_0.vhd" \
-endlib
-makelib xcelium_lib/generic_baseblocks_v2_1_0 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_infrastructure_v1_1_0 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_register_slice_v2_1_26 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_7 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_7 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_7 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib xcelium_lib/axi_data_fifo_v2_1_25 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_crossbar_v2_1_27 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ip/parser_xbar_0_1/sim/parser_xbar_0.v" \
-endlib
-makelib xcelium_lib/axi_lite_ipif_v3_0_4 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_pkg_v1_0_2 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_srl_fifo_v1_0_2 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_uartlite_v2_0_30 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/5d2b/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ip/parser_axi_uartlite_0_0/sim/parser_axi_uartlite_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ip/parser_clk_wiz_0_0/parser_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/parser/ip/parser_clk_wiz_0_0/parser_clk_wiz_0_0.v" \
-endlib
-makelib xcelium_lib/microblaze_v11_0_9 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/057e/hdl/microblaze_v11_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ip/parser_microblaze_0_2/sim/parser_microblaze_0_2.vhd" \
-endlib
-makelib xcelium_lib/lmb_v10_v3_0_12 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ip/parser_dlmb_v10_5/sim/parser_dlmb_v10_5.vhd" \
  "../../../bd/parser/ip/parser_ilmb_v10_5/sim/parser_ilmb_v10_5.vhd" \
-endlib
-makelib xcelium_lib/lmb_bram_if_cntlr_v4_0_21 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/a177/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ip/parser_dlmb_bram_if_cntlr_5/sim/parser_dlmb_bram_if_cntlr_5.vhd" \
  "../../../bd/parser/ip/parser_ilmb_bram_if_cntlr_5/sim/parser_ilmb_bram_if_cntlr_5.vhd" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_5 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ip/parser_lmb_bram_5/sim/parser_lmb_bram_5.v" \
-endlib
-makelib xcelium_lib/mdm_v3_2_23 \
  "../../../../Parser.gen/sources_1/bd/parser/ipshared/b8f4/hdl/mdm_v3_2_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ip/parser_mdm_1_5/sim/parser_mdm_1_5.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib -sv \
  "../../../bd/parser/ipshared/8ec5/sensor_parser.sv" \
  "../../../bd/parser/ipshared/8ec5/array_parser.sv" \
  "../../../bd/parser/ip/parser_array_parser_0_0/sim/parser_array_parser_0_0.sv" \
  "../../../bd/parser/ipshared/14bd/src/filter.sv" \
  "../../../bd/parser/ipshared/14bd/src/min.sv" \
  "../../../bd/parser/ipshared/14bd/src/mult2.sv" \
  "../../../bd/parser/ipshared/14bd/src/p2s.sv" \
  "../../../bd/parser/ipshared/14bd/src/object_localization.sv" \
  "../../../bd/parser/ip/parser_object_localizer_1_0/sim/parser_object_localizer_1_0.sv" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/parser/ipshared/61b1/proportional_controller_pwm.v" \
  "../../../bd/parser/ipshared/61b1/top.v" \
  "../../../bd/parser/ip/parser_proportional_control_0_0/sim/parser_proportional_control_0_0.v" \
  "../../../bd/parser/sim/parser.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

