<!DOCTYPE html>
<html lang="en">
<head>
<title>GCC 9 Release Series &mdash; Changes, New Features, and Fixes</title>
<link rel="stylesheet" type="text/css" href="https://gcc.gnu.org/gcc.css" />
</head>

<!-- GCC maintainers, please do not hesitate to contribute/update
     entries concerning those part of GCC you maintain!
-->

<body>
<h1>GCC 9 Release Series<br/>Changes, New Features, and Fixes</h1>

<p>
This page is a "brief" summary of some of the huge number of improvements
in GCC 9.
<!--
You may also want to check out our
<a href="porting_to.html">Porting to GCC 8</a> page and the
<a href="../onlinedocs/index.html#current">full GCC documentation</a>.
-->
</p>

<p>Note: GCC 9 has not been released yet, so this document is
a work-in-progress.</p>

<!-- .................................................................. -->
<h2>Caveats</h2>
<ul>
  <li><p>Support for a number of older systems and recently
      unmaintained or untested target ports of GCC has been declared
      obsolete in GCC 9.  Unless there is activity to revive them, the
      next release of GCC will have their sources permanently
      <strong>removed</strong>.</p>

    <p>The following ports for individual systems on
      particular architectures have been obsoleted:</p>

    <ul>
      <li>Solaris 10 (<code>*-*-solaris2.10</code>).  Details can be found
      in the <a href="https://gcc.gnu.org/ml/gcc/2018-10/msg00139.html">
      announcement</a>.</li>
    </ul>
  </li>
</ul>


<!-- .................................................................. -->
<h2 id="general">General Improvements</h2>

<!-- .................................................................. -->
<h2 id="languages">New Languages and Language specific improvements</h2>

<!-- <h3 id="ada">Ada</h3> -->

<!-- <h3 id="brig">BRIG (HSAIL)</h3> -->

<!-- <h3 id="c-family">C family</h3> -->

<h3 id="cxx">C++</h3>
<ul>
  <li>New warnings:
  <ul>
    <li><code>-Wdeprecated-copy</code>, implied by <code>-Wall</code>, warns
      about the C++11 deprecation of implicitly declared copy constructor and
      assignment operator if one of them, or the destructor, is user-provided.</li>
    <li><code>-Winit-list-lifetime</code>, on by default, warns about uses
      of <code>std::initializer_list</code> that are likely to result in a
      dangling pointer, such as returning or assigning from a temporary
      list. </li>
  </ul></li>
</ul>

<h4 id="libstdcxx">Runtime Library (libstdc++)</h4>
<ul>
  <li>Improved experimental support for C++2a,
      including type traits <code>std::remove_cvref</code>,
      <code>std::is_nothrow_convertible</code>, and
      <code>std::type_identity</code>,
      and headers <code>&lt;bit&gt;</code> and <code>&lt;version&gt;</code>.
  </li>
  <li>Support for opening file streams with wide character paths on Windows</li>
  <li>Incomplete support for the C++17 Filesystem library and the Filesystem
      TS on Windows.</li>
</ul>

<h3 id="fortran">Fortran</h3>
<ul>
  <li>Asynchronous I/O is now fully supported. The program needs to
    be linked against the pthreads library to use it, otherwise the
    I/O is done synchronously.  For systems which do not support
    POSIX condition variables, such as AIX, all I/O is still
    done synchronously.
  </li>
  <li>The <code>BACK</code> argument for <code>MINLOC</code> and
    <code>MAXLOC</code> has been implemented.
  </li>
  <li>The <code>FINDLOC</code> intrinsic function has been
    implemented.
  </li>
  <li>
    Direct access to the real and imaginary parts of a complex
    variable via <code>c&percnt;re</code>
    and <code>c&percnt;im</code> has been implemented.
  </li>
  <li>
    Type parameter inquiry via <code>str&percnt;len</code>
    and <code>a&percnt;kind</code> has been implemented.
  </li>
  <li>The <code>MAX</code> and <code>MIN</code> intrinsics are no
  longer guaranteed to return any particular value in case one of the
  arguments is a <code>NaN</code>.  Note that this conforms to the
  Fortran standard and to what other Fortran compilers do.  If there
  is a need to handle that case in some specific way, one needs to
  explicitly check for <code>NaN</code>'s before
  calling <code>MAX</code> or <code>MIN</code>, e.g. by using
  the <code>IEEE_IS_NAN</code> function from the intrinsic
  module <code>IEEE_ARITHMETIC</code>.
  </li>
  <li>
    A new command line option <code>-fdec-include</code>, set also
    by <code>-fdec</code> option, has been added for an extension
    for compatibility with legacy code.  With this option,
    <code>INCLUDE</code> directive is parsed also as a statement,
    which allows the directive to be written on multiple source lines
    with line continuations.
  </li>
</ul>

<!-- <h3 id="go">Go</h3> -->

<!-- .................................................................. -->
<!-- <h2 id="jit">libgccjit</h2> -->

<!-- .................................................................. -->
<h2 id="targets">New Targets and Target Specific Improvements</h2>

<h3 id="aarch64">AArch64</h3>
<ul>
  <li>
    Support has been added for the following processors
    (GCC identifiers in parentheses):
    <ul>
	<li>Arm Cortex-A76 (<code>cortex-a76</code>).</li>
	<li>Arm Cortex-A55/Cortex-A76 DynamIQ big.LITTLE (<code>cortex-a76.cortex-a55</code>).</li>
    </ul>
    The GCC identifiers can be used
    as arguments to the <code>-mcpu</code> or <code>-mtune</code> options,
    for example: <code>-mcpu=cortex-a76</code> or
    <code>-mtune=cortex-a76.cortex-a55</code> or as arguments to the equivalent target
    attributes and pragmas.
  </li>
</ul>

<h3 id="arc">ARC</h3>
<ul>
  <li>LRA is now on by default for the ARC target.  This can be
  controlled by <code>-mlra</code>.</li>
  <li>Add support for frame code-density and branch-and-index
  instructions.</li>
</ul>

<h3 id="arm">Arm</h3>
<ul>
  <li>
    Support has been added for the following processors
    (GCC identifiers in parentheses):
    <ul>
	<li>Arm Cortex-A76 (<code>cortex-a76</code>).</li>
	<li>Arm Cortex-A55/Cortex-A76 DynamIQ big.LITTLE (<code>cortex-a76.cortex-a55</code>).</li>
    </ul>
    The GCC identifiers can be used
    as arguments to the <code>-mcpu</code> or <code>-mtune</code> options,
    for example: <code>-mcpu=cortex-a76</code> or
    <code>-mtune=cortex-a76.cortex-a55</code> or as arguments to the equivalent target
    attributes and pragmas.
  </li>
  <li>
    Support for the deprecated Armv2 and Armv3 architectures and their
    variants has been removed.  Their corresponding <code>-march</code>
    values and the <code>-mcpu</code> options that used these architectures
    have been removed.
  </li>
  <li>
     Support for the Armv5 and Armv5E architectures
     (which have no known implementations) has been removed.
     Note that Armv5T, Armv5TE and Armv5TEJ architectures remain supported.
  </li>
</ul>

<!-- <h3 id="avr">AVR</h3> -->

<h3 id="csky">C-SKY</h3>
<ul>
  <li>
    A new back end targeting C-SKY V2 processors has been contributed to GCC.
  </li>
</ul>

<!-- <h3 id="hsa">Heterogeneous Systems Architecture</h3> -->

<!-- <h3 id="x86">IA-32/x86-64</h3> -->

<!-- <h3 id="mips">MIPS</h3> -->

<!-- <h3 id="mep">MeP</h3> -->

<!-- <h3 id="msp430">MSP430</h3> -->

<!-- <h3 id="nds32">NDS32</h3> -->

<!-- <h3 id="nios2">Nios II</h3> -->

<!-- <h3 id="nvptx">NVPTX</h3> -->

<!-- <h3 id="hppa">PA-RISC</h3> -->

<!-- <h3 id="powerpc">PowerPC / PowerPC64 / RS6000</h3> -->

<!-- <h3 id="s390">S/390, System z, IBM z Systems</h3> -->

<!-- <h3 id="riscv">RISC-V</h3> -->

<!-- <h3 id="rx">RX</h3> -->

<!-- <h3 id="sh">SH</h3> -->

<!-- <h3 id="sparc">SPARC</h3> -->

<!-- <h3 id="Tile">Tile</h3> -->

<!-- .................................................................. -->
<h2 id="os">Operating Systems</h2>

<!-- <h3 id="aix">AIX</h3> -->

<!-- <h3 id="fuchsia">Fuchsia</h3> -->

<!-- <h3 id="dragonfly">DragonFly BSD</h3> -->

<!-- <h3 id="freebsd">FreeBSD</h3> -->

<!-- <h3 id="gnulinux">GNU/Linux</h3> -->

<!-- <h3 id="rtems">RTEMS</h3> -->

<!-- <h3 id="solaris">Solaris</h3> -->

<!-- <h3 id="vxmils">VxWorks MILS</h3> -->

<h3 id="windows">Windows</h3>

<ul>
  <li>A C++ Microsoft ABI bitfield layout
  bug, <a href="https://gcc.gnu.org/bugzilla/show_bug.cgi?id=87137">PR87137</a>
  has been fixed.  A non-field declaration could cause the current
  bitfield allocation unit to be completed, incorrectly placing a
  following bitfield into a new allocation unit.  The Microsoft ABI is
  selected for:
  <ul>
    <li>Mingw targets
    <li>PowerPC, IA-32 or x86-64 targets
      when the <code>-mms-bitfields</code> option is specified,
      or <code>__attribute__((ms_struct))</code> is used
    <li>SuperH targets when the <code>-mhitachi</code> option is
      specified, or <code>__attribute__((renesas))</code> is used
  </ul>
</ul>

<!-- .................................................................. -->
<!-- <h2>Documentation improvements</h2> -->


<!-- .................................................................. -->
<!-- <h2 id="plugins">Improvements for plugin authors</h2> -->

<!-- .................................................................. -->
<!-- <h2>Other significant improvements</h2> -->


<!-- .................................................................. -->
<!-- <h2 id="9.1">GCC 9.1</h2> -->

</body>
</html>
