; SMT-LIBv2 description generated by Yosys 0.8+     147 (git sha1 7ce9d2c, clang 8.0.0 -fPIC -Os)
; yosys-smt2-stbv
; yosys-smt2-module Test
(define-sort |Test_s| () (_ BitVec 374))
(define-fun |Test_is| ((state |Test_s|)) Bool (= ((_ extract 0 0) state) #b1))
; yosys-smt2-output a 32
; yosys-smt2-register a 32
; yosys-smt2-wire a 32
(define-fun |Test#0| ((state |Test_s|)) (_ BitVec 32) ((_ extract 32 1) state)) ; \a
(define-fun |Test_n a| ((state |Test_s|)) (_ BitVec 32) (|Test#0| state))
; yosys-smt2-input a_addr 3
; yosys-smt2-wire a_addr 3
(define-fun |Test#1| ((state |Test_s|)) (_ BitVec 3) ((_ extract 35 33) state)) ; \a_addr
(define-fun |Test_n a_addr| ((state |Test_s|)) (_ BitVec 3) (|Test#1| state))
; yosys-smt2-register addr 3
; yosys-smt2-wire addr 3
(define-fun |Test#2| ((state |Test_s|)) (_ BitVec 3) ((_ extract 38 36) state)) ; \addr
(define-fun |Test_n addr| ((state |Test_s|)) (_ BitVec 3) (|Test#2| state))
; yosys-smt2-output b 32
; yosys-smt2-register b 32
; yosys-smt2-wire b 32
(define-fun |Test#3| ((state |Test_s|)) (_ BitVec 32) ((_ extract 70 39) state)) ; \b
(define-fun |Test_n b| ((state |Test_s|)) (_ BitVec 32) (|Test#3| state))
; yosys-smt2-input b_addr 3
; yosys-smt2-wire b_addr 3
(define-fun |Test#4| ((state |Test_s|)) (_ BitVec 3) ((_ extract 73 71) state)) ; \b_addr
(define-fun |Test_n b_addr| ((state |Test_s|)) (_ BitVec 3) (|Test#4| state))
; yosys-smt2-output c 32
; yosys-smt2-wire c 32
(define-fun |Test#5| ((state |Test_s|)) (_ BitVec 32) ((_ extract 105 74) state)) ; \op.c
(define-fun |Test_n c| ((state |Test_s|)) (_ BitVec 32) (|Test#5| state))
; yosys-smt2-input c_addr 3
; yosys-smt2-wire c_addr 3
(define-fun |Test#6| ((state |Test_s|)) (_ BitVec 3) ((_ extract 108 106) state)) ; \c_addr
(define-fun |Test_n c_addr| ((state |Test_s|)) (_ BitVec 3) (|Test#6| state))
; yosys-smt2-wire cc 32
(define-fun |Test_n cc| ((state |Test_s|)) (_ BitVec 32) (|Test#5| state))
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(define-fun |Test#7| ((state |Test_s|)) Bool (= ((_ extract 109 109) state) #b1)) ; \clk
(define-fun |Test_n clk| ((state |Test_s|)) Bool (|Test#7| state))
; yosys-smt2-register in_data 1
; yosys-smt2-wire in_data 1
(define-fun |Test#8| ((state |Test_s|)) (_ BitVec 1) ((_ extract 110 110) state)) ; \in_data
(define-fun |Test_n in_data| ((state |Test_s|)) Bool (= ((_ extract 0 0) (|Test#8| state)) #b1))
; yosys-smt2-wire mem.addr 3
(define-fun |Test_n mem.addr| ((state |Test_s|)) (_ BitVec 3) (|Test#2| state))
; yosys-smt2-wire mem.clk 1
; yosys-smt2-clock mem.clk posedge
(define-fun |Test_n mem.clk| ((state |Test_s|)) Bool (|Test#7| state))
; yosys-smt2-wire mem.in_data 32
(define-fun |Test_n mem.in_data| ((state |Test_s|)) (_ BitVec 32) (concat #b0000000000000000000000000000000 (|Test#8| state)))
; yosys-smt2-wire mem.out_data 32
(define-fun |Test#9| ((state |Test_s|)) (_ BitVec 32) ((_ extract 142 111) state)) ; \mem.ram[0]
(define-fun |Test#10| ((state |Test_s|)) (_ BitVec 32) ((_ extract 174 143) state)) ; \mem.ram[1]
(define-fun |Test#11| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#2| state)) #b1) (|Test#10| state) (|Test#9| state))) ; $techmap\mem.$memory\ram$rdmux[0][1][0]$a$99
(define-fun |Test#12| ((state |Test_s|)) (_ BitVec 32) ((_ extract 206 175) state)) ; \mem.ram[2]
(define-fun |Test#13| ((state |Test_s|)) (_ BitVec 32) ((_ extract 238 207) state)) ; \mem.ram[3]
(define-fun |Test#14| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#2| state)) #b1) (|Test#13| state) (|Test#12| state))) ; $techmap\mem.$memory\ram$rdmux[0][1][0]$b$100
(define-fun |Test#15| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 1 1) (|Test#2| state)) #b1) (|Test#14| state) (|Test#11| state))) ; $techmap\mem.$memory\ram$rdmux[0][0][0]$a$96
(define-fun |Test#16| ((state |Test_s|)) (_ BitVec 32) ((_ extract 270 239) state)) ; \mem.ram[4]
(define-fun |Test#17| ((state |Test_s|)) (_ BitVec 32) ((_ extract 302 271) state)) ; \mem.ram[5]
(define-fun |Test#18| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#2| state)) #b1) (|Test#17| state) (|Test#16| state))) ; $techmap\mem.$memory\ram$rdmux[0][1][1]$a$102
(define-fun |Test#19| ((state |Test_s|)) (_ BitVec 32) ((_ extract 334 303) state)) ; \mem.ram[6]
(define-fun |Test#20| ((state |Test_s|)) (_ BitVec 32) ((_ extract 366 335) state)) ; \mem.ram[7]
(define-fun |Test#21| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#2| state)) #b1) (|Test#20| state) (|Test#19| state))) ; $techmap\mem.$memory\ram$rdmux[0][1][1]$b$103
(define-fun |Test#22| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 1 1) (|Test#2| state)) #b1) (|Test#21| state) (|Test#18| state))) ; $techmap\mem.$memory\ram$rdmux[0][0][0]$b$97
(define-fun |Test#23| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 2 2) (|Test#2| state)) #b1) (|Test#22| state) (|Test#15| state))) ; \mem.out_data
(define-fun |Test_n mem.out_data| ((state |Test_s|)) (_ BitVec 32) (|Test#23| state))
; yosys-smt2-register mem.ram[0] 32
; yosys-smt2-wire mem.ram[0] 32
(define-fun |Test_n mem.ram[0]| ((state |Test_s|)) (_ BitVec 32) (|Test#9| state))
; yosys-smt2-register mem.ram[1] 32
; yosys-smt2-wire mem.ram[1] 32
(define-fun |Test_n mem.ram[1]| ((state |Test_s|)) (_ BitVec 32) (|Test#10| state))
; yosys-smt2-register mem.ram[2] 32
; yosys-smt2-wire mem.ram[2] 32
(define-fun |Test_n mem.ram[2]| ((state |Test_s|)) (_ BitVec 32) (|Test#12| state))
; yosys-smt2-register mem.ram[3] 32
; yosys-smt2-wire mem.ram[3] 32
(define-fun |Test_n mem.ram[3]| ((state |Test_s|)) (_ BitVec 32) (|Test#13| state))
; yosys-smt2-register mem.ram[4] 32
; yosys-smt2-wire mem.ram[4] 32
(define-fun |Test_n mem.ram[4]| ((state |Test_s|)) (_ BitVec 32) (|Test#16| state))
; yosys-smt2-register mem.ram[5] 32
; yosys-smt2-wire mem.ram[5] 32
(define-fun |Test_n mem.ram[5]| ((state |Test_s|)) (_ BitVec 32) (|Test#17| state))
; yosys-smt2-register mem.ram[6] 32
; yosys-smt2-wire mem.ram[6] 32
(define-fun |Test_n mem.ram[6]| ((state |Test_s|)) (_ BitVec 32) (|Test#19| state))
; yosys-smt2-register mem.ram[7] 32
; yosys-smt2-wire mem.ram[7] 32
(define-fun |Test_n mem.ram[7]| ((state |Test_s|)) (_ BitVec 32) (|Test#20| state))
; yosys-smt2-wire mem.rst 1
(define-fun |Test#24| ((state |Test_s|)) Bool (= ((_ extract 367 367) state) #b1)) ; \rst
(define-fun |Test_n mem.rst| ((state |Test_s|)) Bool (|Test#24| state))
; yosys-smt2-wire mem.wmode 1
(define-fun |Test#25| ((state |Test_s|)) Bool (= ((_ extract 368 368) state) #b1)) ; \mem.wmode
(define-fun |Test_n mem.wmode| ((state |Test_s|)) Bool (|Test#25| state))
; yosys-smt2-wire mode 1
(define-fun |Test#26| ((state |Test_s|)) Bool (= ((_ extract 369 369) state) #b1)) ; \op.mode
(define-fun |Test_n mode| ((state |Test_s|)) Bool (|Test#26| state))
; yosys-smt2-output my_count 3
; yosys-smt2-register my_count 3
; yosys-smt2-wire my_count 3
(define-fun |Test#27| ((state |Test_s|)) (_ BitVec 3) ((_ extract 372 370) state)) ; \my_count
(define-fun |Test_n my_count| ((state |Test_s|)) (_ BitVec 3) (|Test#27| state))
; yosys-smt2-wire op.a 32
(define-fun |Test_n op.a| ((state |Test_s|)) (_ BitVec 32) (|Test#0| state))
; yosys-smt2-wire op.b 32
(define-fun |Test_n op.b| ((state |Test_s|)) (_ BitVec 32) (|Test#3| state))
; yosys-smt2-register op.c 32
; yosys-smt2-wire op.c 32
(define-fun |Test_n op.c| ((state |Test_s|)) (_ BitVec 32) (|Test#5| state))
; yosys-smt2-wire op.clk 1
; yosys-smt2-clock op.clk posedge
(define-fun |Test_n op.clk| ((state |Test_s|)) Bool (|Test#7| state))
; yosys-smt2-wire op.mode 1
(define-fun |Test_n op.mode| ((state |Test_s|)) Bool (|Test#26| state))
; yosys-smt2-wire op.rst 1
(define-fun |Test_n op.rst| ((state |Test_s|)) Bool (|Test#24| state))
; yosys-smt2-input or_mode 1
; yosys-smt2-wire or_mode 1
(define-fun |Test#28| ((state |Test_s|)) Bool (= ((_ extract 373 373) state) #b1)) ; \or_mode
(define-fun |Test_n or_mode| ((state |Test_s|)) Bool (|Test#28| state))
; yosys-smt2-wire out_data 32
(define-fun |Test_n out_data| ((state |Test_s|)) (_ BitVec 32) (|Test#23| state))
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
(define-fun |Test_n rst| ((state |Test_s|)) Bool (|Test#24| state))
; yosys-smt2-wire wmode 1
(define-fun |Test_n wmode| ((state |Test_s|)) Bool (|Test#25| state))
(define-fun |Test#29| ((state |Test_s|)) (_ BitVec 3) (bvadd (|Test#27| state) #b001)) ; $0\my_count[2:0]
(define-fun |Test#30| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 1 1) (|Test#2| state)) ((_ extract 2 2) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1710:And$171
(define-fun |Test#31| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|Test#2| state)) (|Test#30| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$179
(define-fun |Test#32| ((state |Test_s|)) (_ BitVec 1) (ite (|Test#25| state) #b1 #b0)) ; $techmap\mem.$0$memwr$\ram$readmem_test.v:24$6_EN[31:0]$10 [31]
(define-fun |Test#33| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#31| state) (|Test#32| state))) ; $techmap\mem.$memory\ram$wren[7][0][0]$y$181
(define-fun |Test#34| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#33| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#8| state)) (|Test#20| state))) ; $techmap\mem.$memory\ram$wrmux[7][0][0]$y$183
(define-fun |Test#35| ((state |Test_s|)) (_ BitVec 1) (bvnot ((_ extract 0 0) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1722:Eq$117
(define-fun |Test#36| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#35| state) (|Test#30| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$173
(define-fun |Test#37| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#36| state) (|Test#32| state))) ; $techmap\mem.$memory\ram$wren[6][0][0]$y$175
(define-fun |Test#38| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#37| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#8| state)) (|Test#19| state))) ; $techmap\mem.$memory\ram$wrmux[6][0][0]$y$177
(define-fun |Test#39| ((state |Test_s|)) (_ BitVec 1) (bvnot ((_ extract 1 1) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1722:Eq$119
(define-fun |Test#40| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#39| state) ((_ extract 2 2) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1710:And$157
(define-fun |Test#41| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|Test#2| state)) (|Test#40| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$165
(define-fun |Test#42| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#41| state) (|Test#32| state))) ; $techmap\mem.$memory\ram$wren[5][0][0]$y$167
(define-fun |Test#43| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#42| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#8| state)) (|Test#17| state))) ; $techmap\mem.$memory\ram$wrmux[5][0][0]$y$169
(define-fun |Test#44| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#35| state) (|Test#40| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$159
(define-fun |Test#45| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#44| state) (|Test#32| state))) ; $techmap\mem.$memory\ram$wren[4][0][0]$y$161
(define-fun |Test#46| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#45| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#8| state)) (|Test#16| state))) ; $techmap\mem.$memory\ram$wrmux[4][0][0]$y$163
(define-fun |Test#47| ((state |Test_s|)) (_ BitVec 1) (bvnot ((_ extract 2 2) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1722:Eq$121
(define-fun |Test#48| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 1 1) (|Test#2| state)) (|Test#47| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$141
(define-fun |Test#49| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|Test#2| state)) (|Test#48| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$149
(define-fun |Test#50| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#49| state) (|Test#32| state))) ; $techmap\mem.$memory\ram$wren[3][0][0]$y$151
(define-fun |Test#51| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#50| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#8| state)) (|Test#13| state))) ; $techmap\mem.$memory\ram$wrmux[3][0][0]$y$153
(define-fun |Test#52| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#35| state) (|Test#48| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$143
(define-fun |Test#53| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#52| state) (|Test#32| state))) ; $techmap\mem.$memory\ram$wren[2][0][0]$y$145
(define-fun |Test#54| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#53| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#8| state)) (|Test#12| state))) ; $techmap\mem.$memory\ram$wrmux[2][0][0]$y$147
(define-fun |Test#55| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#39| state) (|Test#47| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$123
(define-fun |Test#56| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|Test#2| state)) (|Test#55| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$133
(define-fun |Test#57| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#56| state) (|Test#32| state))) ; $techmap\mem.$memory\ram$wren[1][0][0]$y$135
(define-fun |Test#58| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#57| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#8| state)) (|Test#10| state))) ; $techmap\mem.$memory\ram$wrmux[1][0][0]$y$137
(define-fun |Test#59| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#35| state) (|Test#55| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$125
(define-fun |Test#60| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#59| state) (|Test#32| state))) ; $techmap\mem.$memory\ram$wren[0][0][0]$y$127
(define-fun |Test#61| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#60| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#8| state)) (|Test#9| state))) ; $techmap\mem.$memory\ram$wrmux[0][0][0]$y$129
(define-fun |Test#62| ((state |Test_s|)) Bool (bvugt (|Test#27| state) #b011)) ; $gt$readmem_test.v:52$20_Y
(define-fun |Test#63| ((state |Test_s|)) (_ BitVec 1) (ite (|Test#62| state) ((_ extract 0 0) (|Test#5| state)) (|Test#8| state))) ; $procmux$41_Y
(define-fun |Test#64| ((state |Test_s|)) Bool (= (|Test#27| state) #b001)) ; $eq$readmem_test.v:48$19_Y
(define-fun |Test#65| ((state |Test_s|)) (_ BitVec 1) (ite (|Test#64| state) (|Test#8| state) (|Test#63| state))) ; $procmux$44_Y
(define-fun |Test#66| ((state |Test_s|)) Bool (not (or  (= ((_ extract 0 0) (|Test#27| state)) #b1) (= ((_ extract 1 1) (|Test#27| state)) #b1) (= ((_ extract 2 2) (|Test#27| state)) #b1)))) ; $eq$readmem_test.v:44$18_Y
(define-fun |Test#67| ((state |Test_s|)) (_ BitVec 1) (ite (|Test#66| state) (|Test#8| state) (|Test#65| state))) ; $0\in_data[0:0]
(define-fun |Test#68| ((state |Test_s|)) (_ BitVec 32) (bvand (|Test#0| state) (|Test#3| state))) ; $techmap\op.$and$readmem_test.v:7$3_Y
(define-fun |Test#69| ((state |Test_s|)) (_ BitVec 32) (bvor (|Test#0| state) (|Test#3| state))) ; $techmap\op.$or$readmem_test.v:8$5_Y
(define-fun |Test#70| ((state |Test_s|)) (_ BitVec 32) (ite (|Test#26| state) (|Test#69| state) (|Test#68| state))) ; $techmap\op.$0\c[31:0]
(define-fun |Test#71| ((state |Test_s|)) (_ BitVec 32) (ite (|Test#64| state) (|Test#23| state) (|Test#3| state))) ; $procmux$50_Y
(define-fun |Test#72| ((state |Test_s|)) (_ BitVec 32) (ite (|Test#66| state) (|Test#3| state) (|Test#71| state))) ; $0\b[31:0]
(define-fun |Test#73| ((state |Test_s|)) (_ BitVec 3) (ite (|Test#62| state) (|Test#6| state) (|Test#2| state))) ; $3\addr[2:0]
(define-fun |Test#74| ((state |Test_s|)) (_ BitVec 3) (ite (|Test#64| state) (|Test#4| state) (|Test#73| state))) ; $2\addr[2:0]
(define-fun |Test#75| ((state |Test_s|)) (_ BitVec 3) (ite (|Test#66| state) (|Test#1| state) (|Test#74| state))) ; $0\addr[2:0]
(define-fun |Test#76| ((state |Test_s|)) (_ BitVec 32) (ite (|Test#66| state) (|Test#23| state) (|Test#0| state))) ; $0\a[31:0]
(define-fun |Test_a| ((state |Test_s|)) Bool true)
(define-fun |Test_u| ((state |Test_s|)) Bool true)
(define-fun |Test_i| ((state |Test_s|)) Bool (and
  (= (|Test#9| state) #b00010010001101000101011001111000) ; mem.ram[0]
  (= (|Test#10| state) #b10101011110011010001001000110100) ; mem.ram[1]
  (= (|Test#12| state) #b00100011000101000011010110010100) ; mem.ram[2]
  (= (|Test#13| state) #b10101010101010101010101010101010) ; mem.ram[3]
  (= (|Test#16| state) #b10111011101110111011101110111011) ; mem.ram[4]
  (= (|Test#17| state) #b11001100110011001100110011001100) ; mem.ram[5]
  (= (|Test#19| state) #b11011101110111011101110111011101) ; mem.ram[6]
  (= (|Test#27| state) #b000) ; my_count
))
(define-fun |Test_h| ((state |Test_s|)) Bool true)
(define-fun |Test_t| ((state |Test_s|) (next_state |Test_s|)) Bool (and
  (= (|Test#29| state) (|Test#27| next_state)) ; $procdff$73 \my_count
  (= (|Test#34| state) (|Test#20| next_state)) ; $techmap/mem.$memory/ram[7]$93 \mem.ram[7]
  (= (|Test#38| state) (|Test#19| next_state)) ; $techmap/mem.$memory/ram[6]$91 \mem.ram[6]
  (= (|Test#43| state) (|Test#17| next_state)) ; $techmap/mem.$memory/ram[5]$89 \mem.ram[5]
  (= (|Test#46| state) (|Test#16| next_state)) ; $techmap/mem.$memory/ram[4]$87 \mem.ram[4]
  (= (|Test#51| state) (|Test#13| next_state)) ; $techmap/mem.$memory/ram[3]$85 \mem.ram[3]
  (= (|Test#54| state) (|Test#12| next_state)) ; $techmap/mem.$memory/ram[2]$83 \mem.ram[2]
  (= (|Test#58| state) (|Test#10| next_state)) ; $techmap/mem.$memory/ram[1]$81 \mem.ram[1]
  (= (|Test#61| state) (|Test#9| next_state)) ; $techmap/mem.$memory/ram[0]$79 \mem.ram[0]
  (= (|Test#67| state) (|Test#8| next_state)) ; $procdff$72 \in_data
  (= (|Test#70| state) (|Test#5| next_state)) ; $techmap/op.$procdff$77 \op.c
  (= (|Test#72| state) (|Test#3| next_state)) ; $procdff$70 \b
  (= (|Test#75| state) (|Test#2| next_state)) ; $procdff$71 \addr
  (= (|Test#76| state) (|Test#0| next_state)) ; $procdff$69 \a
)) ; end of module Test
; yosys-smt2-topmod Test
; end of yosys output
