// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu Nov  3 17:21:52 2022
// Host        : DESKTOP-SAB7C30 running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.sim/sim_1/synth/timing/xsim/circuit_tb_time_synth.v
// Design      : fpga_basicIO
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module MemIN
   (DOA,
    DOB,
    clk_IBUF_BUFG,
    ADDRB);
  output [31:0]DOA;
  output [31:0]DOB;
  input clk_IBUF_BUFG;
  input [3:0]ADDRB;

  wire [3:0]ADDRB;
  wire [31:0]DOA;
  wire [31:0]DOB;
  wire clk_IBUF_BUFG;

  unimacro_BRAM_TDP_MACRO MEM_memSimples
       (.ADDRB(ADDRB),
        .DOA(DOA),
        .DOB(DOB),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
endmodule

module circuit
   (D,
    led_OBUF,
    clk_IBUF_BUFG,
    btnDreg,
    btnRreg,
    sw_reg);
  output [15:0]D;
  output [7:0]led_OBUF;
  input clk_IBUF_BUFG;
  input btnDreg;
  input btnRreg;
  input sw_reg;

  wire [15:0]D;
  wire btnDreg;
  wire btnRreg;
  wire clk_IBUF_BUFG;
  wire en;
  wire inst_control_n_10;
  wire inst_control_n_100;
  wire inst_control_n_101;
  wire inst_control_n_102;
  wire inst_control_n_103;
  wire inst_control_n_104;
  wire inst_control_n_105;
  wire inst_control_n_106;
  wire inst_control_n_107;
  wire inst_control_n_108;
  wire inst_control_n_109;
  wire inst_control_n_11;
  wire inst_control_n_110;
  wire inst_control_n_111;
  wire inst_control_n_112;
  wire inst_control_n_113;
  wire inst_control_n_114;
  wire inst_control_n_115;
  wire inst_control_n_116;
  wire inst_control_n_117;
  wire inst_control_n_118;
  wire inst_control_n_119;
  wire inst_control_n_12;
  wire inst_control_n_120;
  wire inst_control_n_121;
  wire inst_control_n_122;
  wire inst_control_n_123;
  wire inst_control_n_124;
  wire inst_control_n_125;
  wire inst_control_n_126;
  wire inst_control_n_127;
  wire inst_control_n_128;
  wire inst_control_n_129;
  wire inst_control_n_13;
  wire inst_control_n_130;
  wire inst_control_n_131;
  wire inst_control_n_132;
  wire inst_control_n_133;
  wire inst_control_n_134;
  wire inst_control_n_135;
  wire inst_control_n_136;
  wire inst_control_n_137;
  wire inst_control_n_138;
  wire inst_control_n_139;
  wire inst_control_n_14;
  wire inst_control_n_140;
  wire inst_control_n_141;
  wire inst_control_n_142;
  wire inst_control_n_143;
  wire inst_control_n_144;
  wire inst_control_n_145;
  wire inst_control_n_146;
  wire inst_control_n_147;
  wire inst_control_n_148;
  wire inst_control_n_149;
  wire inst_control_n_15;
  wire inst_control_n_150;
  wire inst_control_n_151;
  wire inst_control_n_152;
  wire inst_control_n_153;
  wire inst_control_n_154;
  wire inst_control_n_155;
  wire inst_control_n_156;
  wire inst_control_n_157;
  wire inst_control_n_158;
  wire inst_control_n_159;
  wire inst_control_n_16;
  wire inst_control_n_160;
  wire inst_control_n_161;
  wire inst_control_n_162;
  wire inst_control_n_163;
  wire inst_control_n_164;
  wire inst_control_n_165;
  wire inst_control_n_166;
  wire inst_control_n_167;
  wire inst_control_n_168;
  wire inst_control_n_169;
  wire inst_control_n_17;
  wire inst_control_n_170;
  wire inst_control_n_171;
  wire inst_control_n_172;
  wire inst_control_n_173;
  wire inst_control_n_174;
  wire inst_control_n_175;
  wire inst_control_n_176;
  wire inst_control_n_177;
  wire inst_control_n_178;
  wire inst_control_n_179;
  wire inst_control_n_18;
  wire inst_control_n_180;
  wire inst_control_n_181;
  wire inst_control_n_182;
  wire inst_control_n_183;
  wire inst_control_n_184;
  wire inst_control_n_185;
  wire inst_control_n_186;
  wire inst_control_n_187;
  wire inst_control_n_188;
  wire inst_control_n_189;
  wire inst_control_n_19;
  wire inst_control_n_190;
  wire inst_control_n_191;
  wire inst_control_n_192;
  wire inst_control_n_193;
  wire inst_control_n_194;
  wire inst_control_n_195;
  wire inst_control_n_196;
  wire inst_control_n_197;
  wire inst_control_n_198;
  wire inst_control_n_199;
  wire inst_control_n_20;
  wire inst_control_n_200;
  wire inst_control_n_201;
  wire inst_control_n_202;
  wire inst_control_n_203;
  wire inst_control_n_204;
  wire inst_control_n_205;
  wire inst_control_n_206;
  wire inst_control_n_207;
  wire inst_control_n_208;
  wire inst_control_n_209;
  wire inst_control_n_21;
  wire inst_control_n_210;
  wire inst_control_n_211;
  wire inst_control_n_212;
  wire inst_control_n_213;
  wire inst_control_n_214;
  wire inst_control_n_215;
  wire inst_control_n_216;
  wire inst_control_n_217;
  wire inst_control_n_218;
  wire inst_control_n_219;
  wire inst_control_n_22;
  wire inst_control_n_220;
  wire inst_control_n_221;
  wire inst_control_n_222;
  wire inst_control_n_223;
  wire inst_control_n_224;
  wire inst_control_n_225;
  wire inst_control_n_226;
  wire inst_control_n_227;
  wire inst_control_n_228;
  wire inst_control_n_229;
  wire inst_control_n_23;
  wire inst_control_n_230;
  wire inst_control_n_231;
  wire inst_control_n_232;
  wire inst_control_n_233;
  wire inst_control_n_234;
  wire inst_control_n_235;
  wire inst_control_n_236;
  wire inst_control_n_237;
  wire inst_control_n_238;
  wire inst_control_n_239;
  wire inst_control_n_24;
  wire inst_control_n_240;
  wire inst_control_n_241;
  wire inst_control_n_242;
  wire inst_control_n_243;
  wire inst_control_n_244;
  wire inst_control_n_245;
  wire inst_control_n_246;
  wire inst_control_n_247;
  wire inst_control_n_248;
  wire inst_control_n_249;
  wire inst_control_n_25;
  wire inst_control_n_250;
  wire inst_control_n_251;
  wire inst_control_n_252;
  wire inst_control_n_253;
  wire inst_control_n_254;
  wire inst_control_n_255;
  wire inst_control_n_256;
  wire inst_control_n_257;
  wire inst_control_n_258;
  wire inst_control_n_259;
  wire inst_control_n_26;
  wire inst_control_n_260;
  wire inst_control_n_261;
  wire inst_control_n_262;
  wire inst_control_n_263;
  wire inst_control_n_264;
  wire inst_control_n_265;
  wire inst_control_n_266;
  wire inst_control_n_267;
  wire inst_control_n_268;
  wire inst_control_n_27;
  wire inst_control_n_28;
  wire inst_control_n_29;
  wire inst_control_n_30;
  wire inst_control_n_31;
  wire inst_control_n_32;
  wire inst_control_n_33;
  wire inst_control_n_34;
  wire inst_control_n_35;
  wire inst_control_n_36;
  wire inst_control_n_37;
  wire inst_control_n_38;
  wire inst_control_n_39;
  wire inst_control_n_40;
  wire inst_control_n_41;
  wire inst_control_n_42;
  wire inst_control_n_43;
  wire inst_control_n_44;
  wire inst_control_n_45;
  wire inst_control_n_46;
  wire inst_control_n_47;
  wire inst_control_n_48;
  wire inst_control_n_49;
  wire inst_control_n_50;
  wire inst_control_n_51;
  wire inst_control_n_52;
  wire inst_control_n_53;
  wire inst_control_n_54;
  wire inst_control_n_55;
  wire inst_control_n_56;
  wire inst_control_n_57;
  wire inst_control_n_58;
  wire inst_control_n_59;
  wire inst_control_n_60;
  wire inst_control_n_61;
  wire inst_control_n_62;
  wire inst_control_n_63;
  wire inst_control_n_64;
  wire inst_control_n_65;
  wire inst_control_n_66;
  wire inst_control_n_67;
  wire inst_control_n_68;
  wire inst_control_n_69;
  wire inst_control_n_70;
  wire inst_control_n_71;
  wire inst_control_n_72;
  wire inst_control_n_73;
  wire inst_control_n_74;
  wire inst_control_n_75;
  wire inst_control_n_76;
  wire inst_control_n_77;
  wire inst_control_n_78;
  wire inst_control_n_79;
  wire inst_control_n_80;
  wire inst_control_n_81;
  wire inst_control_n_82;
  wire inst_control_n_83;
  wire inst_control_n_84;
  wire inst_control_n_85;
  wire inst_control_n_86;
  wire inst_control_n_87;
  wire inst_control_n_88;
  wire inst_control_n_89;
  wire inst_control_n_9;
  wire inst_control_n_90;
  wire inst_control_n_91;
  wire inst_control_n_92;
  wire inst_control_n_93;
  wire inst_control_n_94;
  wire inst_control_n_95;
  wire inst_control_n_96;
  wire inst_control_n_97;
  wire inst_control_n_98;
  wire inst_control_n_99;
  wire inst_datapath_n_100;
  wire inst_datapath_n_101;
  wire inst_datapath_n_102;
  wire inst_datapath_n_103;
  wire inst_datapath_n_104;
  wire inst_datapath_n_105;
  wire inst_datapath_n_106;
  wire inst_datapath_n_107;
  wire inst_datapath_n_108;
  wire inst_datapath_n_109;
  wire inst_datapath_n_110;
  wire inst_datapath_n_111;
  wire inst_datapath_n_112;
  wire inst_datapath_n_113;
  wire inst_datapath_n_114;
  wire inst_datapath_n_115;
  wire inst_datapath_n_116;
  wire inst_datapath_n_117;
  wire inst_datapath_n_118;
  wire inst_datapath_n_119;
  wire inst_datapath_n_120;
  wire inst_datapath_n_121;
  wire inst_datapath_n_122;
  wire inst_datapath_n_123;
  wire inst_datapath_n_124;
  wire inst_datapath_n_125;
  wire inst_datapath_n_126;
  wire inst_datapath_n_127;
  wire inst_datapath_n_128;
  wire inst_datapath_n_129;
  wire inst_datapath_n_130;
  wire inst_datapath_n_131;
  wire inst_datapath_n_132;
  wire inst_datapath_n_133;
  wire inst_datapath_n_134;
  wire inst_datapath_n_135;
  wire inst_datapath_n_136;
  wire inst_datapath_n_137;
  wire inst_datapath_n_138;
  wire inst_datapath_n_139;
  wire inst_datapath_n_140;
  wire inst_datapath_n_141;
  wire inst_datapath_n_142;
  wire inst_datapath_n_143;
  wire inst_datapath_n_144;
  wire inst_datapath_n_145;
  wire inst_datapath_n_146;
  wire inst_datapath_n_147;
  wire inst_datapath_n_148;
  wire inst_datapath_n_149;
  wire inst_datapath_n_150;
  wire inst_datapath_n_151;
  wire inst_datapath_n_152;
  wire inst_datapath_n_153;
  wire inst_datapath_n_154;
  wire inst_datapath_n_155;
  wire inst_datapath_n_156;
  wire inst_datapath_n_157;
  wire inst_datapath_n_158;
  wire inst_datapath_n_159;
  wire inst_datapath_n_16;
  wire inst_datapath_n_160;
  wire inst_datapath_n_161;
  wire inst_datapath_n_162;
  wire inst_datapath_n_163;
  wire inst_datapath_n_164;
  wire inst_datapath_n_165;
  wire inst_datapath_n_166;
  wire inst_datapath_n_167;
  wire inst_datapath_n_168;
  wire inst_datapath_n_169;
  wire inst_datapath_n_17;
  wire inst_datapath_n_170;
  wire inst_datapath_n_171;
  wire inst_datapath_n_172;
  wire inst_datapath_n_173;
  wire inst_datapath_n_174;
  wire inst_datapath_n_175;
  wire inst_datapath_n_176;
  wire inst_datapath_n_177;
  wire inst_datapath_n_178;
  wire inst_datapath_n_179;
  wire inst_datapath_n_18;
  wire inst_datapath_n_180;
  wire inst_datapath_n_181;
  wire inst_datapath_n_182;
  wire inst_datapath_n_183;
  wire inst_datapath_n_19;
  wire inst_datapath_n_20;
  wire inst_datapath_n_21;
  wire inst_datapath_n_22;
  wire inst_datapath_n_23;
  wire inst_datapath_n_24;
  wire inst_datapath_n_25;
  wire inst_datapath_n_26;
  wire inst_datapath_n_27;
  wire inst_datapath_n_28;
  wire inst_datapath_n_29;
  wire inst_datapath_n_30;
  wire inst_datapath_n_31;
  wire inst_datapath_n_56;
  wire inst_datapath_n_57;
  wire inst_datapath_n_58;
  wire inst_datapath_n_59;
  wire inst_datapath_n_60;
  wire inst_datapath_n_61;
  wire inst_datapath_n_62;
  wire inst_datapath_n_63;
  wire inst_datapath_n_64;
  wire inst_datapath_n_65;
  wire inst_datapath_n_66;
  wire inst_datapath_n_67;
  wire inst_datapath_n_68;
  wire inst_datapath_n_69;
  wire inst_datapath_n_70;
  wire inst_datapath_n_71;
  wire inst_datapath_n_72;
  wire inst_datapath_n_73;
  wire inst_datapath_n_74;
  wire inst_datapath_n_75;
  wire inst_datapath_n_76;
  wire inst_datapath_n_77;
  wire inst_datapath_n_78;
  wire inst_datapath_n_79;
  wire inst_datapath_n_80;
  wire inst_datapath_n_81;
  wire inst_datapath_n_82;
  wire inst_datapath_n_83;
  wire inst_datapath_n_84;
  wire inst_datapath_n_85;
  wire inst_datapath_n_86;
  wire inst_datapath_n_87;
  wire inst_datapath_n_88;
  wire inst_datapath_n_89;
  wire inst_datapath_n_90;
  wire inst_datapath_n_91;
  wire inst_datapath_n_92;
  wire inst_datapath_n_93;
  wire inst_datapath_n_94;
  wire inst_datapath_n_95;
  wire inst_datapath_n_96;
  wire inst_datapath_n_97;
  wire inst_datapath_n_98;
  wire inst_datapath_n_99;
  wire \inst_linecalc_pair2/CEA2 ;
  wire \inst_linecalc_pair4/CEA2 ;
  wire \inst_linecalc_pair4/CEC ;
  wire [22:8]\inst_linecalc_pair4/p_0_in ;
  wire \inst_linecalc_pair4/reg_sum ;
  wire [15:0]\inst_linecalc_pair4/reg_y_delay_2 ;
  wire \inst_linecalc_pair6/CEA2 ;
  wire \inst_linecalc_pair8/CEA2 ;
  wire [7:0]led_OBUF;
  wire [4:1]mem_addr_a;
  wire [31:0]mem_out_a;
  wire [31:0]mem_out_b;
  wire [3:0]reg_count_reg;
  wire reg_sub_reg_i_10_n_0;
  wire reg_sub_reg_i_11__0_n_0;
  wire reg_sub_reg_i_11_n_0;
  wire reg_sub_reg_i_12__0_n_0;
  wire reg_sub_reg_i_12_n_0;
  wire reg_sub_reg_i_13__0_n_0;
  wire reg_sub_reg_i_13_n_0;
  wire reg_sub_reg_i_14_n_0;
  wire reg_sub_reg_i_15_n_0;
  wire reg_sub_reg_i_16_n_0;
  wire reg_sub_reg_i_17_n_0;
  wire reg_sub_reg_i_18_n_0;
  wire reg_sub_reg_i_1__10_n_0;
  wire reg_sub_reg_i_1__11_n_0;
  wire reg_sub_reg_i_1__12_n_0;
  wire reg_sub_reg_i_1__13_n_0;
  wire reg_sub_reg_i_1__14_n_0;
  wire reg_sub_reg_i_1__1_n_0;
  wire reg_sub_reg_i_1__2_n_0;
  wire reg_sub_reg_i_1__3_n_0;
  wire reg_sub_reg_i_1__4_n_0;
  wire reg_sub_reg_i_1__5_n_0;
  wire reg_sub_reg_i_1__6_n_0;
  wire reg_sub_reg_i_1__7_n_0;
  wire reg_sub_reg_i_1__8_n_0;
  wire reg_sub_reg_i_1__9_n_0;
  wire reg_sub_reg_i_1_n_0;
  wire reg_sub_reg_i_2__10_n_0;
  wire reg_sub_reg_i_2__11_n_0;
  wire reg_sub_reg_i_2__12_n_0;
  wire reg_sub_reg_i_2__13_n_0;
  wire reg_sub_reg_i_2__14_n_0;
  wire reg_sub_reg_i_2__1_n_0;
  wire reg_sub_reg_i_2__2_n_0;
  wire reg_sub_reg_i_2__3_n_0;
  wire reg_sub_reg_i_2__4_n_0;
  wire reg_sub_reg_i_2__5_n_0;
  wire reg_sub_reg_i_2__6_n_0;
  wire reg_sub_reg_i_2__7_n_0;
  wire reg_sub_reg_i_2__8_n_0;
  wire reg_sub_reg_i_2__9_n_0;
  wire reg_sub_reg_i_2_n_0;
  wire reg_sub_reg_i_3__1_n_0;
  wire reg_sub_reg_i_3__2_n_0;
  wire reg_sub_reg_i_3__3_n_0;
  wire reg_sub_reg_i_3__4_n_0;
  wire reg_sub_reg_i_3__5_n_0;
  wire reg_sub_reg_i_3__6_n_0;
  wire reg_sub_reg_i_3_n_0;
  wire reg_sub_reg_i_4_n_0;
  wire reg_sub_reg_i_5_n_0;
  wire reg_sub_reg_i_6_n_0;
  wire reg_sub_reg_i_7_n_0;
  wire reg_sub_reg_i_8_n_0;
  wire reg_sub_reg_i_9_n_0;
  wire sw_reg;

  MemIN inst_MemIN
       (.ADDRB(mem_addr_a),
        .DOA(mem_out_a),
        .DOB(mem_out_b),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  control inst_control
       (.A({inst_control_n_13,inst_control_n_14,inst_control_n_15,inst_control_n_16,inst_control_n_17,inst_control_n_18,inst_control_n_19,inst_control_n_20,inst_control_n_21,inst_control_n_22,inst_control_n_23,inst_control_n_24,inst_control_n_25,inst_control_n_26,inst_control_n_27,inst_control_n_28}),
        .ADDRB(mem_addr_a),
        .C({inst_control_n_141,inst_control_n_142,inst_control_n_143,inst_control_n_144,inst_control_n_145,inst_control_n_146,inst_control_n_147,inst_control_n_148,inst_control_n_149,inst_control_n_150,inst_control_n_151,inst_control_n_152,inst_control_n_153,inst_control_n_154,inst_control_n_155,inst_control_n_156}),
        .DOA(mem_out_a[31:16]),
        .DOB(mem_out_b[31:16]),
        .Q(reg_count_reg),
        .btnDreg(btnDreg),
        .btnDreg_reg(inst_control_n_9),
        .btnDreg_reg_0(inst_control_n_10),
        .btnDreg_reg_1(inst_control_n_11),
        .btnDreg_reg_2(inst_control_n_12),
        .btnRreg(btnRreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en(en),
        .en_reg_0({inst_control_n_157,inst_control_n_158,inst_control_n_159,inst_control_n_160,inst_control_n_161,inst_control_n_162,inst_control_n_163,inst_control_n_164,inst_control_n_165,inst_control_n_166,inst_control_n_167,inst_control_n_168,inst_control_n_169,inst_control_n_170,inst_control_n_171,inst_control_n_172}),
        .en_reg_1({inst_control_n_173,inst_control_n_174,inst_control_n_175,inst_control_n_176,inst_control_n_177,inst_control_n_178,inst_control_n_179,inst_control_n_180,inst_control_n_181,inst_control_n_182,inst_control_n_183,inst_control_n_184,inst_control_n_185,inst_control_n_186,inst_control_n_187,inst_control_n_188}),
        .en_reg_2({inst_control_n_189,inst_control_n_190,inst_control_n_191,inst_control_n_192,inst_control_n_193,inst_control_n_194,inst_control_n_195,inst_control_n_196,inst_control_n_197,inst_control_n_198,inst_control_n_199,inst_control_n_200,inst_control_n_201,inst_control_n_202,inst_control_n_203,inst_control_n_204}),
        .en_reg_3({inst_control_n_205,inst_control_n_206,inst_control_n_207,inst_control_n_208,inst_control_n_209,inst_control_n_210,inst_control_n_211,inst_control_n_212,inst_control_n_213,inst_control_n_214,inst_control_n_215,inst_control_n_216,inst_control_n_217,inst_control_n_218,inst_control_n_219,inst_control_n_220}),
        .en_reg_4({inst_control_n_221,inst_control_n_222,inst_control_n_223,inst_control_n_224,inst_control_n_225,inst_control_n_226,inst_control_n_227,inst_control_n_228,inst_control_n_229,inst_control_n_230,inst_control_n_231,inst_control_n_232,inst_control_n_233,inst_control_n_234,inst_control_n_235,inst_control_n_236}),
        .en_reg_5({inst_control_n_237,inst_control_n_238,inst_control_n_239,inst_control_n_240,inst_control_n_241,inst_control_n_242,inst_control_n_243,inst_control_n_244,inst_control_n_245,inst_control_n_246,inst_control_n_247,inst_control_n_248,inst_control_n_249,inst_control_n_250,inst_control_n_251,inst_control_n_252}),
        .en_reg_6({inst_control_n_253,inst_control_n_254,inst_control_n_255,inst_control_n_256,inst_control_n_257,inst_control_n_258,inst_control_n_259,inst_control_n_260,inst_control_n_261,inst_control_n_262,inst_control_n_263,inst_control_n_264,inst_control_n_265,inst_control_n_266,inst_control_n_267,inst_control_n_268}),
        .reg_add_reg(inst_datapath_n_71),
        .reg_add_reg_0(inst_datapath_n_70),
        .reg_add_reg_1(inst_datapath_n_69),
        .reg_add_reg_10(inst_datapath_n_60),
        .reg_add_reg_100(inst_datapath_n_162),
        .reg_add_reg_101(inst_datapath_n_161),
        .reg_add_reg_102(inst_datapath_n_160),
        .reg_add_reg_103(inst_datapath_n_159),
        .reg_add_reg_104(inst_datapath_n_158),
        .reg_add_reg_105(inst_datapath_n_157),
        .reg_add_reg_106(inst_datapath_n_156),
        .reg_add_reg_107(inst_datapath_n_155),
        .reg_add_reg_108(inst_datapath_n_154),
        .reg_add_reg_109(inst_datapath_n_153),
        .reg_add_reg_11(inst_datapath_n_59),
        .reg_add_reg_110(inst_datapath_n_152),
        .reg_add_reg_111(inst_datapath_n_183),
        .reg_add_reg_112(inst_datapath_n_182),
        .reg_add_reg_113(inst_datapath_n_181),
        .reg_add_reg_114(inst_datapath_n_180),
        .reg_add_reg_115(inst_datapath_n_179),
        .reg_add_reg_116(inst_datapath_n_178),
        .reg_add_reg_117(inst_datapath_n_177),
        .reg_add_reg_118(inst_datapath_n_176),
        .reg_add_reg_119(inst_datapath_n_175),
        .reg_add_reg_12(inst_datapath_n_58),
        .reg_add_reg_120(inst_datapath_n_174),
        .reg_add_reg_121(inst_datapath_n_173),
        .reg_add_reg_122(inst_datapath_n_172),
        .reg_add_reg_123(inst_datapath_n_171),
        .reg_add_reg_124(inst_datapath_n_170),
        .reg_add_reg_125(inst_datapath_n_169),
        .reg_add_reg_126(inst_datapath_n_168),
        .reg_add_reg_13(inst_datapath_n_57),
        .reg_add_reg_14(inst_datapath_n_56),
        .reg_add_reg_15(inst_datapath_n_87),
        .reg_add_reg_16(inst_datapath_n_86),
        .reg_add_reg_17(inst_datapath_n_85),
        .reg_add_reg_18(inst_datapath_n_84),
        .reg_add_reg_19(inst_datapath_n_83),
        .reg_add_reg_2(inst_datapath_n_68),
        .reg_add_reg_20(inst_datapath_n_82),
        .reg_add_reg_21(inst_datapath_n_81),
        .reg_add_reg_22(inst_datapath_n_80),
        .reg_add_reg_23(inst_datapath_n_79),
        .reg_add_reg_24(inst_datapath_n_78),
        .reg_add_reg_25(inst_datapath_n_77),
        .reg_add_reg_26(inst_datapath_n_76),
        .reg_add_reg_27(inst_datapath_n_75),
        .reg_add_reg_28(inst_datapath_n_74),
        .reg_add_reg_29(inst_datapath_n_73),
        .reg_add_reg_3(inst_datapath_n_67),
        .reg_add_reg_30(inst_datapath_n_72),
        .reg_add_reg_31(inst_datapath_n_103),
        .reg_add_reg_32(inst_datapath_n_102),
        .reg_add_reg_33(inst_datapath_n_101),
        .reg_add_reg_34(inst_datapath_n_100),
        .reg_add_reg_35(inst_datapath_n_99),
        .reg_add_reg_36(inst_datapath_n_98),
        .reg_add_reg_37(inst_datapath_n_97),
        .reg_add_reg_38(inst_datapath_n_96),
        .reg_add_reg_39(inst_datapath_n_95),
        .reg_add_reg_4(inst_datapath_n_66),
        .reg_add_reg_40(inst_datapath_n_94),
        .reg_add_reg_41(inst_datapath_n_93),
        .reg_add_reg_42(inst_datapath_n_92),
        .reg_add_reg_43(inst_datapath_n_91),
        .reg_add_reg_44(inst_datapath_n_90),
        .reg_add_reg_45(inst_datapath_n_89),
        .reg_add_reg_46(inst_datapath_n_88),
        .reg_add_reg_47(inst_datapath_n_119),
        .reg_add_reg_48(inst_datapath_n_118),
        .reg_add_reg_49(inst_datapath_n_117),
        .reg_add_reg_5(inst_datapath_n_65),
        .reg_add_reg_50(inst_datapath_n_116),
        .reg_add_reg_51(inst_datapath_n_115),
        .reg_add_reg_52(inst_datapath_n_114),
        .reg_add_reg_53(inst_datapath_n_113),
        .reg_add_reg_54(inst_datapath_n_112),
        .reg_add_reg_55(inst_datapath_n_111),
        .reg_add_reg_56(inst_datapath_n_110),
        .reg_add_reg_57(inst_datapath_n_109),
        .reg_add_reg_58(inst_datapath_n_108),
        .reg_add_reg_59(inst_datapath_n_107),
        .reg_add_reg_6(inst_datapath_n_64),
        .reg_add_reg_60(inst_datapath_n_106),
        .reg_add_reg_61(inst_datapath_n_105),
        .reg_add_reg_62(inst_datapath_n_104),
        .reg_add_reg_63(inst_datapath_n_135),
        .reg_add_reg_64(inst_datapath_n_134),
        .reg_add_reg_65(inst_datapath_n_133),
        .reg_add_reg_66(inst_datapath_n_132),
        .reg_add_reg_67(inst_datapath_n_131),
        .reg_add_reg_68(inst_datapath_n_130),
        .reg_add_reg_69(inst_datapath_n_129),
        .reg_add_reg_7(inst_datapath_n_63),
        .reg_add_reg_70(inst_datapath_n_128),
        .reg_add_reg_71(inst_datapath_n_127),
        .reg_add_reg_72(inst_datapath_n_126),
        .reg_add_reg_73(inst_datapath_n_125),
        .reg_add_reg_74(inst_datapath_n_124),
        .reg_add_reg_75(inst_datapath_n_123),
        .reg_add_reg_76(inst_datapath_n_122),
        .reg_add_reg_77(inst_datapath_n_121),
        .reg_add_reg_78(inst_datapath_n_120),
        .reg_add_reg_79(inst_datapath_n_151),
        .reg_add_reg_8(inst_datapath_n_62),
        .reg_add_reg_80(inst_datapath_n_150),
        .reg_add_reg_81(inst_datapath_n_149),
        .reg_add_reg_82(inst_datapath_n_148),
        .reg_add_reg_83(inst_datapath_n_147),
        .reg_add_reg_84(inst_datapath_n_146),
        .reg_add_reg_85(inst_datapath_n_145),
        .reg_add_reg_86(inst_datapath_n_144),
        .reg_add_reg_87(inst_datapath_n_143),
        .reg_add_reg_88(inst_datapath_n_142),
        .reg_add_reg_89(inst_datapath_n_141),
        .reg_add_reg_9(inst_datapath_n_61),
        .reg_add_reg_90(inst_datapath_n_140),
        .reg_add_reg_91(inst_datapath_n_139),
        .reg_add_reg_92(inst_datapath_n_138),
        .reg_add_reg_93(inst_datapath_n_137),
        .reg_add_reg_94(inst_datapath_n_136),
        .reg_add_reg_95(inst_datapath_n_167),
        .reg_add_reg_96(inst_datapath_n_166),
        .reg_add_reg_97(inst_datapath_n_165),
        .reg_add_reg_98(inst_datapath_n_164),
        .reg_add_reg_99(inst_datapath_n_163),
        .\reg_count_reg[3]_0 ({inst_control_n_29,inst_control_n_30,inst_control_n_31,inst_control_n_32,inst_control_n_33,inst_control_n_34,inst_control_n_35,inst_control_n_36,inst_control_n_37,inst_control_n_38,inst_control_n_39,inst_control_n_40,inst_control_n_41,inst_control_n_42,inst_control_n_43,inst_control_n_44}),
        .\reg_count_reg[3]_1 ({inst_control_n_45,inst_control_n_46,inst_control_n_47,inst_control_n_48,inst_control_n_49,inst_control_n_50,inst_control_n_51,inst_control_n_52,inst_control_n_53,inst_control_n_54,inst_control_n_55,inst_control_n_56,inst_control_n_57,inst_control_n_58,inst_control_n_59,inst_control_n_60}),
        .\reg_count_reg[3]_2 ({inst_control_n_61,inst_control_n_62,inst_control_n_63,inst_control_n_64,inst_control_n_65,inst_control_n_66,inst_control_n_67,inst_control_n_68,inst_control_n_69,inst_control_n_70,inst_control_n_71,inst_control_n_72,inst_control_n_73,inst_control_n_74,inst_control_n_75,inst_control_n_76}),
        .\reg_count_reg[3]_3 ({inst_control_n_77,inst_control_n_78,inst_control_n_79,inst_control_n_80,inst_control_n_81,inst_control_n_82,inst_control_n_83,inst_control_n_84,inst_control_n_85,inst_control_n_86,inst_control_n_87,inst_control_n_88,inst_control_n_89,inst_control_n_90,inst_control_n_91,inst_control_n_92}),
        .\reg_count_reg[3]_4 ({inst_control_n_93,inst_control_n_94,inst_control_n_95,inst_control_n_96,inst_control_n_97,inst_control_n_98,inst_control_n_99,inst_control_n_100,inst_control_n_101,inst_control_n_102,inst_control_n_103,inst_control_n_104,inst_control_n_105,inst_control_n_106,inst_control_n_107,inst_control_n_108}),
        .\reg_count_reg[3]_5 ({inst_control_n_109,inst_control_n_110,inst_control_n_111,inst_control_n_112,inst_control_n_113,inst_control_n_114,inst_control_n_115,inst_control_n_116,inst_control_n_117,inst_control_n_118,inst_control_n_119,inst_control_n_120,inst_control_n_121,inst_control_n_122,inst_control_n_123,inst_control_n_124}),
        .\reg_count_reg[3]_6 ({inst_control_n_125,inst_control_n_126,inst_control_n_127,inst_control_n_128,inst_control_n_129,inst_control_n_130,inst_control_n_131,inst_control_n_132,inst_control_n_133,inst_control_n_134,inst_control_n_135,inst_control_n_136,inst_control_n_137,inst_control_n_138,inst_control_n_139,inst_control_n_140}),
        .reg_sum(\inst_linecalc_pair4/reg_sum ));
  datapath2 inst_datapath
       (.A({reg_sub_reg_i_11__0_n_0,reg_sub_reg_i_12__0_n_0,reg_sub_reg_i_13__0_n_0}),
        .B({reg_sub_reg_i_1_n_0,reg_sub_reg_i_2_n_0,reg_sub_reg_i_3_n_0,reg_sub_reg_i_4_n_0,reg_sub_reg_i_5_n_0,reg_sub_reg_i_6_n_0,reg_sub_reg_i_7_n_0,reg_sub_reg_i_8_n_0,reg_sub_reg_i_9_n_0,reg_sub_reg_i_10_n_0}),
        .C({inst_control_n_141,inst_control_n_142,inst_control_n_143,inst_control_n_144,inst_control_n_145,inst_control_n_146,inst_control_n_147,inst_control_n_148,inst_control_n_149,inst_control_n_150,inst_control_n_151,inst_control_n_152,inst_control_n_153,inst_control_n_154,inst_control_n_155,inst_control_n_156}),
        .CEA2(\inst_linecalc_pair2/CEA2 ),
        .CEA2_0(\inst_linecalc_pair4/CEA2 ),
        .CEA2_1(\inst_linecalc_pair6/CEA2 ),
        .CEA2_2(\inst_linecalc_pair8/CEA2 ),
        .CEC(\inst_linecalc_pair4/CEC ),
        .D(D),
        .DOA(mem_out_a),
        .DOB(mem_out_b),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .led_OBUF(led_OBUF),
        .p_0_in(\inst_linecalc_pair4/p_0_in ),
        .reg_add_reg({inst_control_n_29,inst_control_n_30,inst_control_n_31,inst_control_n_32,inst_control_n_33,inst_control_n_34,inst_control_n_35,inst_control_n_36,inst_control_n_37,inst_control_n_38,inst_control_n_39,inst_control_n_40,inst_control_n_41,inst_control_n_42,inst_control_n_43,inst_control_n_44}),
        .reg_add_reg_0({inst_control_n_13,inst_control_n_14,inst_control_n_15,inst_control_n_16,inst_control_n_17,inst_control_n_18,inst_control_n_19,inst_control_n_20,inst_control_n_21,inst_control_n_22,inst_control_n_23,inst_control_n_24,inst_control_n_25,inst_control_n_26,inst_control_n_27,inst_control_n_28}),
        .reg_add_reg_1({inst_control_n_157,inst_control_n_158,inst_control_n_159,inst_control_n_160,inst_control_n_161,inst_control_n_162,inst_control_n_163,inst_control_n_164,inst_control_n_165,inst_control_n_166,inst_control_n_167,inst_control_n_168,inst_control_n_169,inst_control_n_170,inst_control_n_171,inst_control_n_172}),
        .reg_add_reg_10({inst_control_n_125,inst_control_n_126,inst_control_n_127,inst_control_n_128,inst_control_n_129,inst_control_n_130,inst_control_n_131,inst_control_n_132,inst_control_n_133,inst_control_n_134,inst_control_n_135,inst_control_n_136,inst_control_n_137,inst_control_n_138,inst_control_n_139,inst_control_n_140}),
        .reg_add_reg_11({inst_control_n_237,inst_control_n_238,inst_control_n_239,inst_control_n_240,inst_control_n_241,inst_control_n_242,inst_control_n_243,inst_control_n_244,inst_control_n_245,inst_control_n_246,inst_control_n_247,inst_control_n_248,inst_control_n_249,inst_control_n_250,inst_control_n_251,inst_control_n_252}),
        .reg_add_reg_12({inst_control_n_109,inst_control_n_110,inst_control_n_111,inst_control_n_112,inst_control_n_113,inst_control_n_114,inst_control_n_115,inst_control_n_116,inst_control_n_117,inst_control_n_118,inst_control_n_119,inst_control_n_120,inst_control_n_121,inst_control_n_122,inst_control_n_123,inst_control_n_124}),
        .reg_add_reg_13({inst_control_n_253,inst_control_n_254,inst_control_n_255,inst_control_n_256,inst_control_n_257,inst_control_n_258,inst_control_n_259,inst_control_n_260,inst_control_n_261,inst_control_n_262,inst_control_n_263,inst_control_n_264,inst_control_n_265,inst_control_n_266,inst_control_n_267,inst_control_n_268}),
        .reg_add_reg_2({inst_control_n_61,inst_control_n_62,inst_control_n_63,inst_control_n_64,inst_control_n_65,inst_control_n_66,inst_control_n_67,inst_control_n_68,inst_control_n_69,inst_control_n_70,inst_control_n_71,inst_control_n_72,inst_control_n_73,inst_control_n_74,inst_control_n_75,inst_control_n_76}),
        .reg_add_reg_3({inst_control_n_173,inst_control_n_174,inst_control_n_175,inst_control_n_176,inst_control_n_177,inst_control_n_178,inst_control_n_179,inst_control_n_180,inst_control_n_181,inst_control_n_182,inst_control_n_183,inst_control_n_184,inst_control_n_185,inst_control_n_186,inst_control_n_187,inst_control_n_188}),
        .reg_add_reg_4({inst_control_n_45,inst_control_n_46,inst_control_n_47,inst_control_n_48,inst_control_n_49,inst_control_n_50,inst_control_n_51,inst_control_n_52,inst_control_n_53,inst_control_n_54,inst_control_n_55,inst_control_n_56,inst_control_n_57,inst_control_n_58,inst_control_n_59,inst_control_n_60}),
        .reg_add_reg_5({inst_control_n_189,inst_control_n_190,inst_control_n_191,inst_control_n_192,inst_control_n_193,inst_control_n_194,inst_control_n_195,inst_control_n_196,inst_control_n_197,inst_control_n_198,inst_control_n_199,inst_control_n_200,inst_control_n_201,inst_control_n_202,inst_control_n_203,inst_control_n_204}),
        .reg_add_reg_6({inst_control_n_93,inst_control_n_94,inst_control_n_95,inst_control_n_96,inst_control_n_97,inst_control_n_98,inst_control_n_99,inst_control_n_100,inst_control_n_101,inst_control_n_102,inst_control_n_103,inst_control_n_104,inst_control_n_105,inst_control_n_106,inst_control_n_107,inst_control_n_108}),
        .reg_add_reg_7({inst_control_n_205,inst_control_n_206,inst_control_n_207,inst_control_n_208,inst_control_n_209,inst_control_n_210,inst_control_n_211,inst_control_n_212,inst_control_n_213,inst_control_n_214,inst_control_n_215,inst_control_n_216,inst_control_n_217,inst_control_n_218,inst_control_n_219,inst_control_n_220}),
        .reg_add_reg_8({inst_control_n_77,inst_control_n_78,inst_control_n_79,inst_control_n_80,inst_control_n_81,inst_control_n_82,inst_control_n_83,inst_control_n_84,inst_control_n_85,inst_control_n_86,inst_control_n_87,inst_control_n_88,inst_control_n_89,inst_control_n_90,inst_control_n_91,inst_control_n_92}),
        .reg_add_reg_9({inst_control_n_221,inst_control_n_222,inst_control_n_223,inst_control_n_224,inst_control_n_225,inst_control_n_226,inst_control_n_227,inst_control_n_228,inst_control_n_229,inst_control_n_230,inst_control_n_231,inst_control_n_232,inst_control_n_233,inst_control_n_234,inst_control_n_235,inst_control_n_236}),
        .\reg_mb_reg[0] (inst_datapath_n_71),
        .\reg_mb_reg[0]_0 (inst_datapath_n_87),
        .\reg_mb_reg[0]_1 (inst_datapath_n_103),
        .\reg_mb_reg[0]_2 (inst_datapath_n_119),
        .\reg_mb_reg[0]_3 (inst_datapath_n_135),
        .\reg_mb_reg[0]_4 (inst_datapath_n_151),
        .\reg_mb_reg[0]_5 (inst_datapath_n_167),
        .\reg_mb_reg[0]_6 (inst_datapath_n_183),
        .\reg_mb_reg[10] (inst_datapath_n_61),
        .\reg_mb_reg[10]_0 (inst_datapath_n_77),
        .\reg_mb_reg[10]_1 (inst_datapath_n_93),
        .\reg_mb_reg[10]_2 (inst_datapath_n_109),
        .\reg_mb_reg[10]_3 (inst_datapath_n_125),
        .\reg_mb_reg[10]_4 (inst_datapath_n_141),
        .\reg_mb_reg[10]_5 (inst_datapath_n_157),
        .\reg_mb_reg[10]_6 (inst_datapath_n_173),
        .\reg_mb_reg[11] (inst_datapath_n_60),
        .\reg_mb_reg[11]_0 (inst_datapath_n_76),
        .\reg_mb_reg[11]_1 (inst_datapath_n_92),
        .\reg_mb_reg[11]_2 (inst_datapath_n_108),
        .\reg_mb_reg[11]_3 (inst_datapath_n_124),
        .\reg_mb_reg[11]_4 (inst_datapath_n_140),
        .\reg_mb_reg[11]_5 (inst_datapath_n_156),
        .\reg_mb_reg[11]_6 (inst_datapath_n_172),
        .\reg_mb_reg[12] (inst_datapath_n_59),
        .\reg_mb_reg[12]_0 (inst_datapath_n_75),
        .\reg_mb_reg[12]_1 (inst_datapath_n_91),
        .\reg_mb_reg[12]_2 (inst_datapath_n_107),
        .\reg_mb_reg[12]_3 (inst_datapath_n_123),
        .\reg_mb_reg[12]_4 (inst_datapath_n_139),
        .\reg_mb_reg[12]_5 (inst_datapath_n_155),
        .\reg_mb_reg[12]_6 (inst_datapath_n_171),
        .\reg_mb_reg[13] (inst_datapath_n_58),
        .\reg_mb_reg[13]_0 (inst_datapath_n_74),
        .\reg_mb_reg[13]_1 (inst_datapath_n_90),
        .\reg_mb_reg[13]_2 (inst_datapath_n_106),
        .\reg_mb_reg[13]_3 (inst_datapath_n_122),
        .\reg_mb_reg[13]_4 (inst_datapath_n_138),
        .\reg_mb_reg[13]_5 (inst_datapath_n_154),
        .\reg_mb_reg[13]_6 (inst_datapath_n_170),
        .\reg_mb_reg[14] (inst_datapath_n_57),
        .\reg_mb_reg[14]_0 (inst_datapath_n_73),
        .\reg_mb_reg[14]_1 (inst_datapath_n_89),
        .\reg_mb_reg[14]_2 (inst_datapath_n_105),
        .\reg_mb_reg[14]_3 (inst_datapath_n_121),
        .\reg_mb_reg[14]_4 (inst_datapath_n_137),
        .\reg_mb_reg[14]_5 (inst_datapath_n_153),
        .\reg_mb_reg[14]_6 (inst_datapath_n_169),
        .\reg_mb_reg[15] (inst_datapath_n_56),
        .\reg_mb_reg[15]_0 (inst_datapath_n_72),
        .\reg_mb_reg[15]_1 (inst_datapath_n_88),
        .\reg_mb_reg[15]_10 (inst_control_n_11),
        .\reg_mb_reg[15]_2 (inst_datapath_n_104),
        .\reg_mb_reg[15]_3 (inst_datapath_n_120),
        .\reg_mb_reg[15]_4 (inst_datapath_n_136),
        .\reg_mb_reg[15]_5 (inst_datapath_n_152),
        .\reg_mb_reg[15]_6 (inst_datapath_n_168),
        .\reg_mb_reg[15]_7 (inst_control_n_10),
        .\reg_mb_reg[15]_8 (inst_control_n_9),
        .\reg_mb_reg[15]_9 (inst_control_n_12),
        .\reg_mb_reg[1] (inst_datapath_n_70),
        .\reg_mb_reg[1]_0 (inst_datapath_n_86),
        .\reg_mb_reg[1]_1 (inst_datapath_n_102),
        .\reg_mb_reg[1]_2 (inst_datapath_n_118),
        .\reg_mb_reg[1]_3 (inst_datapath_n_134),
        .\reg_mb_reg[1]_4 (inst_datapath_n_150),
        .\reg_mb_reg[1]_5 (inst_datapath_n_166),
        .\reg_mb_reg[1]_6 (inst_datapath_n_182),
        .\reg_mb_reg[2] (inst_datapath_n_69),
        .\reg_mb_reg[2]_0 (inst_datapath_n_85),
        .\reg_mb_reg[2]_1 (inst_datapath_n_101),
        .\reg_mb_reg[2]_2 (inst_datapath_n_117),
        .\reg_mb_reg[2]_3 (inst_datapath_n_133),
        .\reg_mb_reg[2]_4 (inst_datapath_n_149),
        .\reg_mb_reg[2]_5 (inst_datapath_n_165),
        .\reg_mb_reg[2]_6 (inst_datapath_n_181),
        .\reg_mb_reg[3] (inst_datapath_n_68),
        .\reg_mb_reg[3]_0 (inst_datapath_n_84),
        .\reg_mb_reg[3]_1 (inst_datapath_n_100),
        .\reg_mb_reg[3]_2 (inst_datapath_n_116),
        .\reg_mb_reg[3]_3 (inst_datapath_n_132),
        .\reg_mb_reg[3]_4 (inst_datapath_n_148),
        .\reg_mb_reg[3]_5 (inst_datapath_n_164),
        .\reg_mb_reg[3]_6 (inst_datapath_n_180),
        .\reg_mb_reg[4] (inst_datapath_n_67),
        .\reg_mb_reg[4]_0 (inst_datapath_n_83),
        .\reg_mb_reg[4]_1 (inst_datapath_n_99),
        .\reg_mb_reg[4]_2 (inst_datapath_n_115),
        .\reg_mb_reg[4]_3 (inst_datapath_n_131),
        .\reg_mb_reg[4]_4 (inst_datapath_n_147),
        .\reg_mb_reg[4]_5 (inst_datapath_n_163),
        .\reg_mb_reg[4]_6 (inst_datapath_n_179),
        .\reg_mb_reg[5] (inst_datapath_n_66),
        .\reg_mb_reg[5]_0 (inst_datapath_n_82),
        .\reg_mb_reg[5]_1 (inst_datapath_n_98),
        .\reg_mb_reg[5]_2 (inst_datapath_n_114),
        .\reg_mb_reg[5]_3 (inst_datapath_n_130),
        .\reg_mb_reg[5]_4 (inst_datapath_n_146),
        .\reg_mb_reg[5]_5 (inst_datapath_n_162),
        .\reg_mb_reg[5]_6 (inst_datapath_n_178),
        .\reg_mb_reg[6] (inst_datapath_n_65),
        .\reg_mb_reg[6]_0 (inst_datapath_n_81),
        .\reg_mb_reg[6]_1 (inst_datapath_n_97),
        .\reg_mb_reg[6]_2 (inst_datapath_n_113),
        .\reg_mb_reg[6]_3 (inst_datapath_n_129),
        .\reg_mb_reg[6]_4 (inst_datapath_n_145),
        .\reg_mb_reg[6]_5 (inst_datapath_n_161),
        .\reg_mb_reg[6]_6 (inst_datapath_n_177),
        .\reg_mb_reg[7] (inst_datapath_n_64),
        .\reg_mb_reg[7]_0 (inst_datapath_n_80),
        .\reg_mb_reg[7]_1 (inst_datapath_n_96),
        .\reg_mb_reg[7]_2 (inst_datapath_n_112),
        .\reg_mb_reg[7]_3 (inst_datapath_n_128),
        .\reg_mb_reg[7]_4 (inst_datapath_n_144),
        .\reg_mb_reg[7]_5 (inst_datapath_n_160),
        .\reg_mb_reg[7]_6 (inst_datapath_n_176),
        .\reg_mb_reg[8] (inst_datapath_n_63),
        .\reg_mb_reg[8]_0 (inst_datapath_n_79),
        .\reg_mb_reg[8]_1 (inst_datapath_n_95),
        .\reg_mb_reg[8]_2 (inst_datapath_n_111),
        .\reg_mb_reg[8]_3 (inst_datapath_n_127),
        .\reg_mb_reg[8]_4 (inst_datapath_n_143),
        .\reg_mb_reg[8]_5 (inst_datapath_n_159),
        .\reg_mb_reg[8]_6 (inst_datapath_n_175),
        .\reg_mb_reg[9] (inst_datapath_n_62),
        .\reg_mb_reg[9]_0 (inst_datapath_n_78),
        .\reg_mb_reg[9]_1 (inst_datapath_n_94),
        .\reg_mb_reg[9]_2 (inst_datapath_n_110),
        .\reg_mb_reg[9]_3 (inst_datapath_n_126),
        .\reg_mb_reg[9]_4 (inst_datapath_n_142),
        .\reg_mb_reg[9]_5 (inst_datapath_n_158),
        .\reg_mb_reg[9]_6 (inst_datapath_n_174),
        .reg_sub_reg({reg_sub_reg_i_11_n_0,reg_sub_reg_i_12_n_0,reg_sub_reg_i_13_n_0,reg_sub_reg_i_14_n_0,reg_sub_reg_i_15_n_0,reg_sub_reg_i_16_n_0,reg_sub_reg_i_17_n_0,reg_sub_reg_i_18_n_0}),
        .reg_sub_reg_0({reg_sub_reg_i_1__8_n_0,reg_sub_reg_i_2__8_n_0}),
        .reg_sub_reg_1({reg_sub_reg_i_1__1_n_0,reg_sub_reg_i_2__1_n_0}),
        .reg_sub_reg_10({reg_sub_reg_i_1__10_n_0,reg_sub_reg_i_2__10_n_0,reg_sub_reg_i_3__4_n_0}),
        .reg_sub_reg_11({reg_sub_reg_i_1__3_n_0,reg_sub_reg_i_2__3_n_0,reg_sub_reg_i_3__1_n_0}),
        .reg_sub_reg_12({reg_sub_reg_i_1__9_n_0,reg_sub_reg_i_2__9_n_0}),
        .reg_sub_reg_13({reg_sub_reg_i_1__2_n_0,reg_sub_reg_i_2__2_n_0}),
        .reg_sub_reg_2({reg_sub_reg_i_1__13_n_0,reg_sub_reg_i_2__13_n_0,reg_sub_reg_i_3__6_n_0}),
        .reg_sub_reg_3({reg_sub_reg_i_1__6_n_0,reg_sub_reg_i_2__6_n_0,reg_sub_reg_i_3__3_n_0}),
        .reg_sub_reg_4({reg_sub_reg_i_1__14_n_0,reg_sub_reg_i_2__14_n_0}),
        .reg_sub_reg_5({reg_sub_reg_i_1__7_n_0,reg_sub_reg_i_2__7_n_0}),
        .reg_sub_reg_6({reg_sub_reg_i_1__12_n_0,reg_sub_reg_i_2__12_n_0,reg_sub_reg_i_3__5_n_0}),
        .reg_sub_reg_7({reg_sub_reg_i_1__5_n_0,reg_sub_reg_i_2__5_n_0,reg_sub_reg_i_3__2_n_0}),
        .reg_sub_reg_8({reg_sub_reg_i_1__11_n_0,reg_sub_reg_i_2__11_n_0}),
        .reg_sub_reg_9({reg_sub_reg_i_1__4_n_0,reg_sub_reg_i_2__4_n_0}),
        .reg_sum(\inst_linecalc_pair4/reg_sum ),
        .reg_y_delay_2(\inst_linecalc_pair4/reg_y_delay_2 ),
        .\reg_y_delay_2_reg[0] (inst_datapath_n_22),
        .\reg_y_delay_2_reg[10] (inst_datapath_n_16),
        .\reg_y_delay_2_reg[11] (inst_datapath_n_17),
        .\reg_y_delay_2_reg[12] (inst_datapath_n_18),
        .\reg_y_delay_2_reg[13] (inst_datapath_n_19),
        .\reg_y_delay_2_reg[14] (inst_datapath_n_20),
        .\reg_y_delay_2_reg[15] (inst_datapath_n_21),
        .\reg_y_delay_2_reg[1] (inst_datapath_n_23),
        .\reg_y_delay_2_reg[2] (inst_datapath_n_24),
        .\reg_y_delay_2_reg[3] (inst_datapath_n_25),
        .\reg_y_delay_2_reg[4] (inst_datapath_n_26),
        .\reg_y_delay_2_reg[5] (inst_datapath_n_27),
        .\reg_y_delay_2_reg[6] (inst_datapath_n_28),
        .\reg_y_delay_2_reg[7] (inst_datapath_n_29),
        .\reg_y_delay_2_reg[8] (inst_datapath_n_30),
        .\reg_y_delay_2_reg[9] (inst_datapath_n_31),
        .sel(en),
        .sw_reg(sw_reg));
  LUT2 #(
    .INIT(4'hE)) 
    reg_add_reg_i_1__6
       (.I0(btnDreg),
        .I1(en),
        .O(\inst_linecalc_pair4/CEC ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \reg_mb[15]_i_2 
       (.I0(btnDreg),
        .I1(reg_count_reg[3]),
        .I2(reg_count_reg[1]),
        .I3(reg_count_reg[2]),
        .I4(reg_count_reg[0]),
        .O(\inst_linecalc_pair4/CEA2 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \reg_mb[15]_i_2__0 
       (.I0(btnDreg),
        .I1(reg_count_reg[3]),
        .I2(reg_count_reg[0]),
        .I3(reg_count_reg[2]),
        .I4(reg_count_reg[1]),
        .O(\inst_linecalc_pair2/CEA2 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \reg_mb[15]_i_2__1 
       (.I0(btnDreg),
        .I1(reg_count_reg[3]),
        .I2(reg_count_reg[2]),
        .I3(reg_count_reg[0]),
        .I4(reg_count_reg[1]),
        .O(\inst_linecalc_pair8/CEA2 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \reg_mb[15]_i_2__2 
       (.I0(btnDreg),
        .I1(reg_count_reg[3]),
        .I2(reg_count_reg[2]),
        .I3(reg_count_reg[0]),
        .I4(reg_count_reg[1]),
        .O(\inst_linecalc_pair6/CEA2 ));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1
       (.I0(inst_datapath_n_31),
        .O(reg_sub_reg_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_10
       (.I0(inst_datapath_n_22),
        .O(reg_sub_reg_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_10__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [0]),
        .O(\inst_linecalc_pair4/p_0_in [8]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_11
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_11__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_12
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_12__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_13
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_13__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_14
       (.I0(inst_datapath_n_20),
        .O(reg_sub_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_14__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [14]),
        .O(\inst_linecalc_pair4/p_0_in [22]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_15
       (.I0(inst_datapath_n_19),
        .O(reg_sub_reg_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_15__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [13]),
        .O(\inst_linecalc_pair4/p_0_in [21]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_16
       (.I0(inst_datapath_n_18),
        .O(reg_sub_reg_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_16__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [12]),
        .O(\inst_linecalc_pair4/p_0_in [20]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_17
       (.I0(inst_datapath_n_17),
        .O(reg_sub_reg_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_17__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [11]),
        .O(\inst_linecalc_pair4/p_0_in [19]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_18
       (.I0(inst_datapath_n_16),
        .O(reg_sub_reg_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_18__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [10]),
        .O(\inst_linecalc_pair4/p_0_in [18]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [9]),
        .O(\inst_linecalc_pair4/p_0_in [17]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__1
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__10
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__11
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__12
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__13
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__14
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__2
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__3
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__4
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__5
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__6
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__7
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__8
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_1__9
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2
       (.I0(inst_datapath_n_30),
        .O(reg_sub_reg_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [8]),
        .O(\inst_linecalc_pair4/p_0_in [16]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__1
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__10
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__11
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__12
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__13
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__14
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__2
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__3
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__4
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__5
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__6
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__7
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__8
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_2__9
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_3
       (.I0(inst_datapath_n_29),
        .O(reg_sub_reg_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_3__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [7]),
        .O(\inst_linecalc_pair4/p_0_in [15]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_3__1
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_3__2
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_3__3
       (.I0(inst_datapath_n_21),
        .O(reg_sub_reg_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_3__4
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_3__5
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_3__6
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [15]),
        .O(reg_sub_reg_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_4
       (.I0(inst_datapath_n_28),
        .O(reg_sub_reg_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_4__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [6]),
        .O(\inst_linecalc_pair4/p_0_in [14]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_5
       (.I0(inst_datapath_n_27),
        .O(reg_sub_reg_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_5__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [5]),
        .O(\inst_linecalc_pair4/p_0_in [13]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_6
       (.I0(inst_datapath_n_26),
        .O(reg_sub_reg_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_6__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [4]),
        .O(\inst_linecalc_pair4/p_0_in [12]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_7
       (.I0(inst_datapath_n_25),
        .O(reg_sub_reg_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_7__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [3]),
        .O(\inst_linecalc_pair4/p_0_in [11]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_8
       (.I0(inst_datapath_n_24),
        .O(reg_sub_reg_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_8__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [2]),
        .O(\inst_linecalc_pair4/p_0_in [10]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_9
       (.I0(inst_datapath_n_23),
        .O(reg_sub_reg_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_sub_reg_i_9__0
       (.I0(\inst_linecalc_pair4/reg_y_delay_2 [1]),
        .O(\inst_linecalc_pair4/p_0_in [9]));
endmodule

module clkdiv
   (clk10hz,
    CLK,
    clk_IBUF_BUFG);
  output clk10hz;
  output CLK;
  input clk_IBUF_BUFG;

  wire CLK;
  wire I;
  wire clear;
  wire clk10hz;
  wire clk_IBUF_BUFG;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[0]_i_4_n_0 ;
  wire \cnt[0]_i_5_n_0 ;
  wire \cnt[0]_i_6_n_0 ;
  wire \cnt[0]_i_7_n_0 ;
  wire [22:0]cnt_reg;
  wire \cnt_reg[0]_i_2_n_0 ;
  wire \cnt_reg[0]_i_2_n_1 ;
  wire \cnt_reg[0]_i_2_n_2 ;
  wire \cnt_reg[0]_i_2_n_3 ;
  wire \cnt_reg[0]_i_2_n_4 ;
  wire \cnt_reg[0]_i_2_n_5 ;
  wire \cnt_reg[0]_i_2_n_6 ;
  wire \cnt_reg[0]_i_2_n_7 ;
  wire \cnt_reg[12]_i_1_n_0 ;
  wire \cnt_reg[12]_i_1_n_1 ;
  wire \cnt_reg[12]_i_1_n_2 ;
  wire \cnt_reg[12]_i_1_n_3 ;
  wire \cnt_reg[12]_i_1_n_4 ;
  wire \cnt_reg[12]_i_1_n_5 ;
  wire \cnt_reg[12]_i_1_n_6 ;
  wire \cnt_reg[12]_i_1_n_7 ;
  wire \cnt_reg[16]_i_1_n_0 ;
  wire \cnt_reg[16]_i_1_n_1 ;
  wire \cnt_reg[16]_i_1_n_2 ;
  wire \cnt_reg[16]_i_1_n_3 ;
  wire \cnt_reg[16]_i_1_n_4 ;
  wire \cnt_reg[16]_i_1_n_5 ;
  wire \cnt_reg[16]_i_1_n_6 ;
  wire \cnt_reg[16]_i_1_n_7 ;
  wire \cnt_reg[20]_i_1_n_1 ;
  wire \cnt_reg[20]_i_1_n_2 ;
  wire \cnt_reg[20]_i_1_n_3 ;
  wire \cnt_reg[20]_i_1_n_4 ;
  wire \cnt_reg[20]_i_1_n_5 ;
  wire \cnt_reg[20]_i_1_n_6 ;
  wire \cnt_reg[20]_i_1_n_7 ;
  wire \cnt_reg[4]_i_1_n_0 ;
  wire \cnt_reg[4]_i_1_n_1 ;
  wire \cnt_reg[4]_i_1_n_2 ;
  wire \cnt_reg[4]_i_1_n_3 ;
  wire \cnt_reg[4]_i_1_n_4 ;
  wire \cnt_reg[4]_i_1_n_5 ;
  wire \cnt_reg[4]_i_1_n_6 ;
  wire \cnt_reg[4]_i_1_n_7 ;
  wire \cnt_reg[8]_i_1_n_0 ;
  wire \cnt_reg[8]_i_1_n_1 ;
  wire \cnt_reg[8]_i_1_n_2 ;
  wire \cnt_reg[8]_i_1_n_3 ;
  wire \cnt_reg[8]_i_1_n_4 ;
  wire \cnt_reg[8]_i_1_n_5 ;
  wire \cnt_reg[8]_i_1_n_6 ;
  wire \cnt_reg[8]_i_1_n_7 ;
  wire \cnt_reg_n_0_[16] ;
  wire [3:3]\NLW_cnt_reg[20]_i_1_CO_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST2
       (.I(I),
        .O(clk10hz));
  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST3
       (.I(\cnt_reg_n_0_[16] ),
        .O(CLK));
  LUT4 #(
    .INIT(16'h4000)) 
    \cnt[0]_i_1 
       (.I0(\cnt[0]_i_3_n_0 ),
        .I1(\cnt[0]_i_4_n_0 ),
        .I2(\cnt[0]_i_5_n_0 ),
        .I3(\cnt[0]_i_6_n_0 ),
        .O(clear));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \cnt[0]_i_3 
       (.I0(cnt_reg[7]),
        .I1(cnt_reg[20]),
        .I2(I),
        .I3(cnt_reg[13]),
        .I4(cnt_reg[8]),
        .I5(cnt_reg[11]),
        .O(\cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cnt[0]_i_4 
       (.I0(cnt_reg[22]),
        .I1(cnt_reg[18]),
        .I2(cnt_reg[21]),
        .I3(cnt_reg[14]),
        .I4(\cnt_reg_n_0_[16] ),
        .I5(cnt_reg[17]),
        .O(\cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[0]_i_5 
       (.I0(cnt_reg[12]),
        .I1(cnt_reg[15]),
        .I2(cnt_reg[19]),
        .I3(cnt_reg[10]),
        .I4(cnt_reg[6]),
        .I5(cnt_reg[9]),
        .O(\cnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[0]_i_6 
       (.I0(cnt_reg[3]),
        .I1(cnt_reg[4]),
        .I2(cnt_reg[5]),
        .I3(cnt_reg[2]),
        .I4(cnt_reg[0]),
        .I5(cnt_reg[1]),
        .O(\cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_7 
       (.I0(cnt_reg[0]),
        .O(\cnt[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_7 ),
        .Q(cnt_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cnt_reg[0]_i_2_n_0 ,\cnt_reg[0]_i_2_n_1 ,\cnt_reg[0]_i_2_n_2 ,\cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\cnt_reg[0]_i_2_n_4 ,\cnt_reg[0]_i_2_n_5 ,\cnt_reg[0]_i_2_n_6 ,\cnt_reg[0]_i_2_n_7 }),
        .S({cnt_reg[3:1],\cnt[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_5 ),
        .Q(cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_4 ),
        .Q(cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_7 ),
        .Q(cnt_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[12]_i_1 
       (.CI(\cnt_reg[8]_i_1_n_0 ),
        .CO({\cnt_reg[12]_i_1_n_0 ,\cnt_reg[12]_i_1_n_1 ,\cnt_reg[12]_i_1_n_2 ,\cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[12]_i_1_n_4 ,\cnt_reg[12]_i_1_n_5 ,\cnt_reg[12]_i_1_n_6 ,\cnt_reg[12]_i_1_n_7 }),
        .S(cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_6 ),
        .Q(cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_5 ),
        .Q(cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_4 ),
        .Q(cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[16]_i_1_n_7 ),
        .Q(\cnt_reg_n_0_[16] ),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[16]_i_1 
       (.CI(\cnt_reg[12]_i_1_n_0 ),
        .CO({\cnt_reg[16]_i_1_n_0 ,\cnt_reg[16]_i_1_n_1 ,\cnt_reg[16]_i_1_n_2 ,\cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[16]_i_1_n_4 ,\cnt_reg[16]_i_1_n_5 ,\cnt_reg[16]_i_1_n_6 ,\cnt_reg[16]_i_1_n_7 }),
        .S({cnt_reg[19:17],\cnt_reg_n_0_[16] }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[16]_i_1_n_6 ),
        .Q(cnt_reg[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[16]_i_1_n_5 ),
        .Q(cnt_reg[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[16]_i_1_n_4 ),
        .Q(cnt_reg[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_6 ),
        .Q(cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[20]_i_1_n_7 ),
        .Q(cnt_reg[20]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[20]_i_1 
       (.CI(\cnt_reg[16]_i_1_n_0 ),
        .CO({\NLW_cnt_reg[20]_i_1_CO_UNCONNECTED [3],\cnt_reg[20]_i_1_n_1 ,\cnt_reg[20]_i_1_n_2 ,\cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[20]_i_1_n_4 ,\cnt_reg[20]_i_1_n_5 ,\cnt_reg[20]_i_1_n_6 ,\cnt_reg[20]_i_1_n_7 }),
        .S({I,cnt_reg[22:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[20]_i_1_n_6 ),
        .Q(cnt_reg[21]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[20]_i_1_n_5 ),
        .Q(cnt_reg[22]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[20]_i_1_n_4 ),
        .Q(I),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_5 ),
        .Q(cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_4 ),
        .Q(cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_7 ),
        .Q(cnt_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[4]_i_1 
       (.CI(\cnt_reg[0]_i_2_n_0 ),
        .CO({\cnt_reg[4]_i_1_n_0 ,\cnt_reg[4]_i_1_n_1 ,\cnt_reg[4]_i_1_n_2 ,\cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[4]_i_1_n_4 ,\cnt_reg[4]_i_1_n_5 ,\cnt_reg[4]_i_1_n_6 ,\cnt_reg[4]_i_1_n_7 }),
        .S(cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_6 ),
        .Q(cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_5 ),
        .Q(cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_4 ),
        .Q(cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_7 ),
        .Q(cnt_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_reg[8]_i_1 
       (.CI(\cnt_reg[4]_i_1_n_0 ),
        .CO({\cnt_reg[8]_i_1_n_0 ,\cnt_reg[8]_i_1_n_1 ,\cnt_reg[8]_i_1_n_2 ,\cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_1_n_4 ,\cnt_reg[8]_i_1_n_5 ,\cnt_reg[8]_i_1_n_6 ,\cnt_reg[8]_i_1_n_7 }),
        .S(cnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_6 ),
        .Q(cnt_reg[9]),
        .R(clear));
endmodule

module control
   (en,
    ADDRB,
    Q,
    btnDreg_reg,
    btnDreg_reg_0,
    btnDreg_reg_1,
    btnDreg_reg_2,
    A,
    \reg_count_reg[3]_0 ,
    \reg_count_reg[3]_1 ,
    \reg_count_reg[3]_2 ,
    \reg_count_reg[3]_3 ,
    \reg_count_reg[3]_4 ,
    \reg_count_reg[3]_5 ,
    \reg_count_reg[3]_6 ,
    C,
    en_reg_0,
    en_reg_1,
    en_reg_2,
    en_reg_3,
    en_reg_4,
    en_reg_5,
    en_reg_6,
    reg_sum,
    clk_IBUF_BUFG,
    btnDreg,
    btnRreg,
    DOB,
    DOA,
    reg_add_reg,
    reg_add_reg_0,
    reg_add_reg_1,
    reg_add_reg_2,
    reg_add_reg_3,
    reg_add_reg_4,
    reg_add_reg_5,
    reg_add_reg_6,
    reg_add_reg_7,
    reg_add_reg_8,
    reg_add_reg_9,
    reg_add_reg_10,
    reg_add_reg_11,
    reg_add_reg_12,
    reg_add_reg_13,
    reg_add_reg_14,
    reg_add_reg_15,
    reg_add_reg_16,
    reg_add_reg_17,
    reg_add_reg_18,
    reg_add_reg_19,
    reg_add_reg_20,
    reg_add_reg_21,
    reg_add_reg_22,
    reg_add_reg_23,
    reg_add_reg_24,
    reg_add_reg_25,
    reg_add_reg_26,
    reg_add_reg_27,
    reg_add_reg_28,
    reg_add_reg_29,
    reg_add_reg_30,
    reg_add_reg_31,
    reg_add_reg_32,
    reg_add_reg_33,
    reg_add_reg_34,
    reg_add_reg_35,
    reg_add_reg_36,
    reg_add_reg_37,
    reg_add_reg_38,
    reg_add_reg_39,
    reg_add_reg_40,
    reg_add_reg_41,
    reg_add_reg_42,
    reg_add_reg_43,
    reg_add_reg_44,
    reg_add_reg_45,
    reg_add_reg_46,
    reg_add_reg_47,
    reg_add_reg_48,
    reg_add_reg_49,
    reg_add_reg_50,
    reg_add_reg_51,
    reg_add_reg_52,
    reg_add_reg_53,
    reg_add_reg_54,
    reg_add_reg_55,
    reg_add_reg_56,
    reg_add_reg_57,
    reg_add_reg_58,
    reg_add_reg_59,
    reg_add_reg_60,
    reg_add_reg_61,
    reg_add_reg_62,
    reg_add_reg_63,
    reg_add_reg_64,
    reg_add_reg_65,
    reg_add_reg_66,
    reg_add_reg_67,
    reg_add_reg_68,
    reg_add_reg_69,
    reg_add_reg_70,
    reg_add_reg_71,
    reg_add_reg_72,
    reg_add_reg_73,
    reg_add_reg_74,
    reg_add_reg_75,
    reg_add_reg_76,
    reg_add_reg_77,
    reg_add_reg_78,
    reg_add_reg_79,
    reg_add_reg_80,
    reg_add_reg_81,
    reg_add_reg_82,
    reg_add_reg_83,
    reg_add_reg_84,
    reg_add_reg_85,
    reg_add_reg_86,
    reg_add_reg_87,
    reg_add_reg_88,
    reg_add_reg_89,
    reg_add_reg_90,
    reg_add_reg_91,
    reg_add_reg_92,
    reg_add_reg_93,
    reg_add_reg_94,
    reg_add_reg_95,
    reg_add_reg_96,
    reg_add_reg_97,
    reg_add_reg_98,
    reg_add_reg_99,
    reg_add_reg_100,
    reg_add_reg_101,
    reg_add_reg_102,
    reg_add_reg_103,
    reg_add_reg_104,
    reg_add_reg_105,
    reg_add_reg_106,
    reg_add_reg_107,
    reg_add_reg_108,
    reg_add_reg_109,
    reg_add_reg_110,
    reg_add_reg_111,
    reg_add_reg_112,
    reg_add_reg_113,
    reg_add_reg_114,
    reg_add_reg_115,
    reg_add_reg_116,
    reg_add_reg_117,
    reg_add_reg_118,
    reg_add_reg_119,
    reg_add_reg_120,
    reg_add_reg_121,
    reg_add_reg_122,
    reg_add_reg_123,
    reg_add_reg_124,
    reg_add_reg_125,
    reg_add_reg_126);
  output en;
  output [3:0]ADDRB;
  output [3:0]Q;
  output btnDreg_reg;
  output btnDreg_reg_0;
  output btnDreg_reg_1;
  output btnDreg_reg_2;
  output [15:0]A;
  output [15:0]\reg_count_reg[3]_0 ;
  output [15:0]\reg_count_reg[3]_1 ;
  output [15:0]\reg_count_reg[3]_2 ;
  output [15:0]\reg_count_reg[3]_3 ;
  output [15:0]\reg_count_reg[3]_4 ;
  output [15:0]\reg_count_reg[3]_5 ;
  output [15:0]\reg_count_reg[3]_6 ;
  output [15:0]C;
  output [15:0]en_reg_0;
  output [15:0]en_reg_1;
  output [15:0]en_reg_2;
  output [15:0]en_reg_3;
  output [15:0]en_reg_4;
  output [15:0]en_reg_5;
  output [15:0]en_reg_6;
  output reg_sum;
  input clk_IBUF_BUFG;
  input btnDreg;
  input btnRreg;
  input [15:0]DOB;
  input [15:0]DOA;
  input reg_add_reg;
  input reg_add_reg_0;
  input reg_add_reg_1;
  input reg_add_reg_2;
  input reg_add_reg_3;
  input reg_add_reg_4;
  input reg_add_reg_5;
  input reg_add_reg_6;
  input reg_add_reg_7;
  input reg_add_reg_8;
  input reg_add_reg_9;
  input reg_add_reg_10;
  input reg_add_reg_11;
  input reg_add_reg_12;
  input reg_add_reg_13;
  input reg_add_reg_14;
  input reg_add_reg_15;
  input reg_add_reg_16;
  input reg_add_reg_17;
  input reg_add_reg_18;
  input reg_add_reg_19;
  input reg_add_reg_20;
  input reg_add_reg_21;
  input reg_add_reg_22;
  input reg_add_reg_23;
  input reg_add_reg_24;
  input reg_add_reg_25;
  input reg_add_reg_26;
  input reg_add_reg_27;
  input reg_add_reg_28;
  input reg_add_reg_29;
  input reg_add_reg_30;
  input reg_add_reg_31;
  input reg_add_reg_32;
  input reg_add_reg_33;
  input reg_add_reg_34;
  input reg_add_reg_35;
  input reg_add_reg_36;
  input reg_add_reg_37;
  input reg_add_reg_38;
  input reg_add_reg_39;
  input reg_add_reg_40;
  input reg_add_reg_41;
  input reg_add_reg_42;
  input reg_add_reg_43;
  input reg_add_reg_44;
  input reg_add_reg_45;
  input reg_add_reg_46;
  input reg_add_reg_47;
  input reg_add_reg_48;
  input reg_add_reg_49;
  input reg_add_reg_50;
  input reg_add_reg_51;
  input reg_add_reg_52;
  input reg_add_reg_53;
  input reg_add_reg_54;
  input reg_add_reg_55;
  input reg_add_reg_56;
  input reg_add_reg_57;
  input reg_add_reg_58;
  input reg_add_reg_59;
  input reg_add_reg_60;
  input reg_add_reg_61;
  input reg_add_reg_62;
  input reg_add_reg_63;
  input reg_add_reg_64;
  input reg_add_reg_65;
  input reg_add_reg_66;
  input reg_add_reg_67;
  input reg_add_reg_68;
  input reg_add_reg_69;
  input reg_add_reg_70;
  input reg_add_reg_71;
  input reg_add_reg_72;
  input reg_add_reg_73;
  input reg_add_reg_74;
  input reg_add_reg_75;
  input reg_add_reg_76;
  input reg_add_reg_77;
  input reg_add_reg_78;
  input reg_add_reg_79;
  input reg_add_reg_80;
  input reg_add_reg_81;
  input reg_add_reg_82;
  input reg_add_reg_83;
  input reg_add_reg_84;
  input reg_add_reg_85;
  input reg_add_reg_86;
  input reg_add_reg_87;
  input reg_add_reg_88;
  input reg_add_reg_89;
  input reg_add_reg_90;
  input reg_add_reg_91;
  input reg_add_reg_92;
  input reg_add_reg_93;
  input reg_add_reg_94;
  input reg_add_reg_95;
  input reg_add_reg_96;
  input reg_add_reg_97;
  input reg_add_reg_98;
  input reg_add_reg_99;
  input reg_add_reg_100;
  input reg_add_reg_101;
  input reg_add_reg_102;
  input reg_add_reg_103;
  input reg_add_reg_104;
  input reg_add_reg_105;
  input reg_add_reg_106;
  input reg_add_reg_107;
  input reg_add_reg_108;
  input reg_add_reg_109;
  input reg_add_reg_110;
  input reg_add_reg_111;
  input reg_add_reg_112;
  input reg_add_reg_113;
  input reg_add_reg_114;
  input reg_add_reg_115;
  input reg_add_reg_116;
  input reg_add_reg_117;
  input reg_add_reg_118;
  input reg_add_reg_119;
  input reg_add_reg_120;
  input reg_add_reg_121;
  input reg_add_reg_122;
  input reg_add_reg_123;
  input reg_add_reg_124;
  input reg_add_reg_125;
  input reg_add_reg_126;

  wire [15:0]A;
  wire [3:0]ADDRB;
  wire [15:0]C;
  wire [15:0]DOA;
  wire [15:0]DOB;
  wire [3:0]Q;
  wire btnDreg;
  wire btnDreg_reg;
  wire btnDreg_reg_0;
  wire btnDreg_reg_1;
  wire btnDreg_reg_2;
  wire btnRreg;
  wire clk_IBUF_BUFG;
  wire \curr_state[1]_i_1_n_0 ;
  wire \curr_state_reg_n_0_[0] ;
  wire \curr_state_reg_n_0_[1] ;
  wire en;
  wire en_0;
  wire [15:0]en_reg_0;
  wire [15:0]en_reg_1;
  wire [15:0]en_reg_2;
  wire [15:0]en_reg_3;
  wire [15:0]en_reg_4;
  wire [15:0]en_reg_5;
  wire [15:0]en_reg_6;
  wire mem_cnt_en;
  wire mem_cnt_en_i_1_n_0;
  wire mem_cnt_rst;
  wire mem_cnt_rst_i_1_n_0;
  wire mem_counter0_n_0;
  wire \mem_counter[1]_i_1_n_0 ;
  wire \mem_counter[2]_i_1_n_0 ;
  wire \mem_counter[3]_i_1_n_0 ;
  wire \mem_counter[4]_i_1_n_0 ;
  wire mem_start_xy;
  wire mem_start_xy__0;
  wire \next_state[0]_i_1_n_0 ;
  wire \next_state[1]_i_1_n_0 ;
  wire next_state_n_0;
  wire \next_state_reg_n_0_[0] ;
  wire \next_state_reg_n_0_[1] ;
  wire [3:0]p_0_in;
  wire reg_add_reg;
  wire reg_add_reg_0;
  wire reg_add_reg_1;
  wire reg_add_reg_10;
  wire reg_add_reg_100;
  wire reg_add_reg_101;
  wire reg_add_reg_102;
  wire reg_add_reg_103;
  wire reg_add_reg_104;
  wire reg_add_reg_105;
  wire reg_add_reg_106;
  wire reg_add_reg_107;
  wire reg_add_reg_108;
  wire reg_add_reg_109;
  wire reg_add_reg_11;
  wire reg_add_reg_110;
  wire reg_add_reg_111;
  wire reg_add_reg_112;
  wire reg_add_reg_113;
  wire reg_add_reg_114;
  wire reg_add_reg_115;
  wire reg_add_reg_116;
  wire reg_add_reg_117;
  wire reg_add_reg_118;
  wire reg_add_reg_119;
  wire reg_add_reg_12;
  wire reg_add_reg_120;
  wire reg_add_reg_121;
  wire reg_add_reg_122;
  wire reg_add_reg_123;
  wire reg_add_reg_124;
  wire reg_add_reg_125;
  wire reg_add_reg_126;
  wire reg_add_reg_13;
  wire reg_add_reg_14;
  wire reg_add_reg_15;
  wire reg_add_reg_16;
  wire reg_add_reg_17;
  wire reg_add_reg_18;
  wire reg_add_reg_19;
  wire reg_add_reg_2;
  wire reg_add_reg_20;
  wire reg_add_reg_21;
  wire reg_add_reg_22;
  wire reg_add_reg_23;
  wire reg_add_reg_24;
  wire reg_add_reg_25;
  wire reg_add_reg_26;
  wire reg_add_reg_27;
  wire reg_add_reg_28;
  wire reg_add_reg_29;
  wire reg_add_reg_3;
  wire reg_add_reg_30;
  wire reg_add_reg_31;
  wire reg_add_reg_32;
  wire reg_add_reg_33;
  wire reg_add_reg_34;
  wire reg_add_reg_35;
  wire reg_add_reg_36;
  wire reg_add_reg_37;
  wire reg_add_reg_38;
  wire reg_add_reg_39;
  wire reg_add_reg_4;
  wire reg_add_reg_40;
  wire reg_add_reg_41;
  wire reg_add_reg_42;
  wire reg_add_reg_43;
  wire reg_add_reg_44;
  wire reg_add_reg_45;
  wire reg_add_reg_46;
  wire reg_add_reg_47;
  wire reg_add_reg_48;
  wire reg_add_reg_49;
  wire reg_add_reg_5;
  wire reg_add_reg_50;
  wire reg_add_reg_51;
  wire reg_add_reg_52;
  wire reg_add_reg_53;
  wire reg_add_reg_54;
  wire reg_add_reg_55;
  wire reg_add_reg_56;
  wire reg_add_reg_57;
  wire reg_add_reg_58;
  wire reg_add_reg_59;
  wire reg_add_reg_6;
  wire reg_add_reg_60;
  wire reg_add_reg_61;
  wire reg_add_reg_62;
  wire reg_add_reg_63;
  wire reg_add_reg_64;
  wire reg_add_reg_65;
  wire reg_add_reg_66;
  wire reg_add_reg_67;
  wire reg_add_reg_68;
  wire reg_add_reg_69;
  wire reg_add_reg_7;
  wire reg_add_reg_70;
  wire reg_add_reg_71;
  wire reg_add_reg_72;
  wire reg_add_reg_73;
  wire reg_add_reg_74;
  wire reg_add_reg_75;
  wire reg_add_reg_76;
  wire reg_add_reg_77;
  wire reg_add_reg_78;
  wire reg_add_reg_79;
  wire reg_add_reg_8;
  wire reg_add_reg_80;
  wire reg_add_reg_81;
  wire reg_add_reg_82;
  wire reg_add_reg_83;
  wire reg_add_reg_84;
  wire reg_add_reg_85;
  wire reg_add_reg_86;
  wire reg_add_reg_87;
  wire reg_add_reg_88;
  wire reg_add_reg_89;
  wire reg_add_reg_9;
  wire reg_add_reg_90;
  wire reg_add_reg_91;
  wire reg_add_reg_92;
  wire reg_add_reg_93;
  wire reg_add_reg_94;
  wire reg_add_reg_95;
  wire reg_add_reg_96;
  wire reg_add_reg_97;
  wire reg_add_reg_98;
  wire reg_add_reg_99;
  wire reg_cnt_rst;
  wire reg_cnt_rst_i_1_n_0;
  wire \reg_count[2]_i_1_n_0 ;
  wire [15:0]\reg_count_reg[3]_0 ;
  wire [15:0]\reg_count_reg[3]_1 ;
  wire [15:0]\reg_count_reg[3]_2 ;
  wire [15:0]\reg_count_reg[3]_3 ;
  wire [15:0]\reg_count_reg[3]_4 ;
  wire [15:0]\reg_count_reg[3]_5 ;
  wire [15:0]\reg_count_reg[3]_6 ;
  wire reg_sum;
  wire [3:0]state_count;
  wire \state_count[0]_i_1_n_0 ;
  wire \state_count[1]_i_1_n_0 ;
  wire \state_count[2]_i_1_n_0 ;
  wire \state_count[3]_i_1_n_0 ;

  LUT2 #(
    .INIT(4'h1)) 
    \curr_state[1]_i_1 
       (.I0(btnDreg),
        .I1(btnRreg),
        .O(\curr_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \curr_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\curr_state[1]_i_1_n_0 ),
        .D(\next_state_reg_n_0_[0] ),
        .Q(\curr_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \curr_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\curr_state[1]_i_1_n_0 ),
        .D(\next_state_reg_n_0_[1] ),
        .Q(\curr_state_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555AAAA5555A8AA)) 
    en_i_1
       (.I0(\curr_state_reg_n_0_[1] ),
        .I1(state_count[1]),
        .I2(state_count[0]),
        .I3(state_count[2]),
        .I4(\curr_state_reg_n_0_[0] ),
        .I5(state_count[3]),
        .O(en_0));
  FDRE #(
    .INIT(1'b0)) 
    en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\curr_state[1]_i_1_n_0 ),
        .D(en_0),
        .Q(en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    mem_cnt_en_i_1
       (.I0(\curr_state_reg_n_0_[1] ),
        .O(mem_cnt_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mem_cnt_en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\curr_state[1]_i_1_n_0 ),
        .D(mem_cnt_en_i_1_n_0),
        .Q(mem_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    mem_cnt_rst_i_1
       (.I0(\curr_state_reg_n_0_[1] ),
        .I1(\curr_state_reg_n_0_[0] ),
        .I2(btnDreg),
        .I3(btnRreg),
        .O(mem_cnt_rst_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mem_cnt_rst_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(mem_cnt_rst_i_1_n_0),
        .Q(mem_cnt_rst),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_counter0
       (.I0(ADDRB[1]),
        .I1(ADDRB[0]),
        .O(mem_counter0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \mem_counter[1]_i_1 
       (.I0(ADDRB[0]),
        .I1(mem_cnt_en),
        .I2(mem_start_xy),
        .I3(mem_cnt_rst),
        .O(\mem_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000006A)) 
    \mem_counter[2]_i_1 
       (.I0(ADDRB[1]),
        .I1(mem_cnt_en),
        .I2(ADDRB[0]),
        .I3(mem_start_xy),
        .I4(mem_cnt_rst),
        .O(\mem_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000006AAA)) 
    \mem_counter[3]_i_1 
       (.I0(ADDRB[2]),
        .I1(mem_cnt_en),
        .I2(ADDRB[1]),
        .I3(ADDRB[0]),
        .I4(mem_start_xy),
        .I5(mem_cnt_rst),
        .O(\mem_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DEEEEEEE)) 
    \mem_counter[4]_i_1 
       (.I0(ADDRB[3]),
        .I1(mem_start_xy),
        .I2(mem_cnt_en),
        .I3(mem_counter0_n_0),
        .I4(ADDRB[2]),
        .I5(mem_cnt_rst),
        .O(\mem_counter[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\mem_counter[1]_i_1_n_0 ),
        .Q(ADDRB[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\mem_counter[2]_i_1_n_0 ),
        .Q(ADDRB[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\mem_counter[3]_i_1_n_0 ),
        .Q(ADDRB[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\mem_counter[4]_i_1_n_0 ),
        .Q(ADDRB[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    mem_start_xy_i_1
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(state_count[3]),
        .I2(\curr_state_reg_n_0_[1] ),
        .I3(state_count[2]),
        .I4(state_count[0]),
        .I5(state_count[1]),
        .O(mem_start_xy__0));
  FDRE #(
    .INIT(1'b0)) 
    mem_start_xy_reg
       (.C(clk_IBUF_BUFG),
        .CE(\curr_state[1]_i_1_n_0 ),
        .D(mem_start_xy__0),
        .Q(mem_start_xy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000200041000)) 
    next_state
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\curr_state_reg_n_0_[1] ),
        .I2(state_count[1]),
        .I3(state_count[0]),
        .I4(state_count[2]),
        .I5(state_count[3]),
        .O(next_state_n_0));
  LUT5 #(
    .INIT(32'hFFFF0232)) 
    \next_state[0]_i_1 
       (.I0(\next_state_reg_n_0_[0] ),
        .I1(btnRreg),
        .I2(next_state_n_0),
        .I3(\curr_state_reg_n_0_[0] ),
        .I4(btnDreg),
        .O(\next_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32323202)) 
    \next_state[1]_i_1 
       (.I0(\next_state_reg_n_0_[1] ),
        .I1(btnRreg),
        .I2(next_state_n_0),
        .I3(\curr_state_reg_n_0_[0] ),
        .I4(\curr_state_reg_n_0_[1] ),
        .I5(btnDreg),
        .O(\next_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \next_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\next_state[0]_i_1_n_0 ),
        .Q(\next_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \next_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\next_state[1]_i_1_n_0 ),
        .Q(\next_state_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_1
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[15]),
        .O(A[15]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_10
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_10__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[8]),
        .O(\reg_count_reg[3]_0 [8]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_10__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[6]),
        .O(\reg_count_reg[3]_1 [6]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_10__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[6]),
        .O(\reg_count_reg[3]_2 [6]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_10__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[6]),
        .O(\reg_count_reg[3]_3 [6]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_10__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[6]),
        .O(\reg_count_reg[3]_4 [6]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_10__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[6]),
        .O(\reg_count_reg[3]_5 [6]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_10__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[6]),
        .O(\reg_count_reg[3]_6 [6]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_11
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_11__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[7]),
        .O(\reg_count_reg[3]_0 [7]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_11__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[5]),
        .O(\reg_count_reg[3]_1 [5]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_11__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[5]),
        .O(\reg_count_reg[3]_2 [5]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_11__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[5]),
        .O(\reg_count_reg[3]_3 [5]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_11__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[5]),
        .O(\reg_count_reg[3]_4 [5]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_11__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[5]),
        .O(\reg_count_reg[3]_5 [5]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_11__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[5]),
        .O(\reg_count_reg[3]_6 [5]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_12
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_12__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[6]),
        .O(\reg_count_reg[3]_0 [6]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_12__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[4]),
        .O(\reg_count_reg[3]_1 [4]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_12__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[4]),
        .O(\reg_count_reg[3]_2 [4]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_12__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[4]),
        .O(\reg_count_reg[3]_3 [4]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_12__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[4]),
        .O(\reg_count_reg[3]_4 [4]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_12__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[4]),
        .O(\reg_count_reg[3]_5 [4]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_12__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[4]),
        .O(\reg_count_reg[3]_6 [4]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_13
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_13__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[5]),
        .O(\reg_count_reg[3]_0 [5]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_13__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[3]),
        .O(\reg_count_reg[3]_1 [3]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_13__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[3]),
        .O(\reg_count_reg[3]_2 [3]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_13__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[3]),
        .O(\reg_count_reg[3]_3 [3]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_13__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[3]),
        .O(\reg_count_reg[3]_4 [3]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_13__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[3]),
        .O(\reg_count_reg[3]_5 [3]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_13__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[3]),
        .O(\reg_count_reg[3]_6 [3]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_14
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_14__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[4]),
        .O(\reg_count_reg[3]_0 [4]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_14__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[2]),
        .O(\reg_count_reg[3]_1 [2]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_14__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[2]),
        .O(\reg_count_reg[3]_2 [2]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_14__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[2]),
        .O(\reg_count_reg[3]_3 [2]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_14__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[2]),
        .O(\reg_count_reg[3]_4 [2]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_14__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[2]),
        .O(\reg_count_reg[3]_5 [2]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_14__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[2]),
        .O(\reg_count_reg[3]_6 [2]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_15
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_15__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[3]),
        .O(\reg_count_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_15__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[1]),
        .O(\reg_count_reg[3]_1 [1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_15__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[1]),
        .O(\reg_count_reg[3]_2 [1]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_15__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[1]),
        .O(\reg_count_reg[3]_3 [1]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_15__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[1]),
        .O(\reg_count_reg[3]_4 [1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_15__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[1]),
        .O(\reg_count_reg[3]_5 [1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_15__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[1]),
        .O(\reg_count_reg[3]_6 [1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_16
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[0]),
        .O(A[0]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_16__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[2]),
        .O(\reg_count_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_16__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[0]),
        .O(\reg_count_reg[3]_1 [0]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_16__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[0]),
        .O(\reg_count_reg[3]_2 [0]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_16__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[0]),
        .O(\reg_count_reg[3]_3 [0]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_16__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[0]),
        .O(\reg_count_reg[3]_4 [0]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_16__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[0]),
        .O(\reg_count_reg[3]_5 [0]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_16__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[0]),
        .O(\reg_count_reg[3]_6 [0]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_17
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[1]),
        .O(\reg_count_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_17__0
       (.I0(en),
        .I1(reg_add_reg_30),
        .O(en_reg_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_17__1
       (.I0(en),
        .I1(reg_add_reg_46),
        .O(en_reg_1[15]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_17__2
       (.I0(en),
        .I1(reg_add_reg_62),
        .O(en_reg_2[15]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_17__3
       (.I0(en),
        .I1(reg_add_reg_78),
        .O(en_reg_3[15]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_17__4
       (.I0(en),
        .I1(reg_add_reg_94),
        .O(en_reg_4[15]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_17__5
       (.I0(en),
        .I1(reg_add_reg_110),
        .O(en_reg_5[15]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_17__6
       (.I0(en),
        .I1(reg_add_reg_126),
        .O(en_reg_6[15]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_18
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[0]),
        .O(\reg_count_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_18__0
       (.I0(en),
        .I1(reg_add_reg_29),
        .O(en_reg_0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_18__1
       (.I0(en),
        .I1(reg_add_reg_45),
        .O(en_reg_1[14]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_18__2
       (.I0(en),
        .I1(reg_add_reg_61),
        .O(en_reg_2[14]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_18__3
       (.I0(en),
        .I1(reg_add_reg_77),
        .O(en_reg_3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_18__4
       (.I0(en),
        .I1(reg_add_reg_93),
        .O(en_reg_4[14]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_18__5
       (.I0(en),
        .I1(reg_add_reg_109),
        .O(en_reg_5[14]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_18__6
       (.I0(en),
        .I1(reg_add_reg_125),
        .O(en_reg_6[14]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_19
       (.I0(en),
        .I1(reg_add_reg_14),
        .O(C[15]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_19__0
       (.I0(en),
        .I1(reg_add_reg_28),
        .O(en_reg_0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_19__1
       (.I0(en),
        .I1(reg_add_reg_44),
        .O(en_reg_1[13]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_19__2
       (.I0(en),
        .I1(reg_add_reg_60),
        .O(en_reg_2[13]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_19__3
       (.I0(en),
        .I1(reg_add_reg_76),
        .O(en_reg_3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_19__4
       (.I0(en),
        .I1(reg_add_reg_92),
        .O(en_reg_4[13]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_19__5
       (.I0(en),
        .I1(reg_add_reg_108),
        .O(en_reg_5[13]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_19__6
       (.I0(en),
        .I1(reg_add_reg_124),
        .O(en_reg_6[13]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_1__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[15]),
        .O(\reg_count_reg[3]_1 [15]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_1__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[15]),
        .O(\reg_count_reg[3]_2 [15]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_1__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[15]),
        .O(\reg_count_reg[3]_3 [15]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_1__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[15]),
        .O(\reg_count_reg[3]_4 [15]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_1__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[15]),
        .O(\reg_count_reg[3]_5 [15]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_1__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[15]),
        .O(\reg_count_reg[3]_6 [15]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_2
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[14]),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_20
       (.I0(en),
        .I1(reg_add_reg_13),
        .O(C[14]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_20__0
       (.I0(en),
        .I1(reg_add_reg_27),
        .O(en_reg_0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_20__1
       (.I0(en),
        .I1(reg_add_reg_43),
        .O(en_reg_1[12]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_20__2
       (.I0(en),
        .I1(reg_add_reg_59),
        .O(en_reg_2[12]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_20__3
       (.I0(en),
        .I1(reg_add_reg_75),
        .O(en_reg_3[12]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_20__4
       (.I0(en),
        .I1(reg_add_reg_91),
        .O(en_reg_4[12]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_20__5
       (.I0(en),
        .I1(reg_add_reg_107),
        .O(en_reg_5[12]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_20__6
       (.I0(en),
        .I1(reg_add_reg_123),
        .O(en_reg_6[12]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_21
       (.I0(en),
        .I1(reg_add_reg_12),
        .O(C[13]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_21__0
       (.I0(en),
        .I1(reg_add_reg_26),
        .O(en_reg_0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_21__1
       (.I0(en),
        .I1(reg_add_reg_42),
        .O(en_reg_1[11]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_21__2
       (.I0(en),
        .I1(reg_add_reg_58),
        .O(en_reg_2[11]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_21__3
       (.I0(en),
        .I1(reg_add_reg_74),
        .O(en_reg_3[11]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_21__4
       (.I0(en),
        .I1(reg_add_reg_90),
        .O(en_reg_4[11]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_21__5
       (.I0(en),
        .I1(reg_add_reg_106),
        .O(en_reg_5[11]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_21__6
       (.I0(en),
        .I1(reg_add_reg_122),
        .O(en_reg_6[11]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_22
       (.I0(en),
        .I1(reg_add_reg_11),
        .O(C[12]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_22__0
       (.I0(en),
        .I1(reg_add_reg_25),
        .O(en_reg_0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_22__1
       (.I0(en),
        .I1(reg_add_reg_41),
        .O(en_reg_1[10]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_22__2
       (.I0(en),
        .I1(reg_add_reg_57),
        .O(en_reg_2[10]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_22__3
       (.I0(en),
        .I1(reg_add_reg_73),
        .O(en_reg_3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_22__4
       (.I0(en),
        .I1(reg_add_reg_89),
        .O(en_reg_4[10]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_22__5
       (.I0(en),
        .I1(reg_add_reg_105),
        .O(en_reg_5[10]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_22__6
       (.I0(en),
        .I1(reg_add_reg_121),
        .O(en_reg_6[10]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_23
       (.I0(en),
        .I1(reg_add_reg_10),
        .O(C[11]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_23__0
       (.I0(en),
        .I1(reg_add_reg_24),
        .O(en_reg_0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_23__1
       (.I0(en),
        .I1(reg_add_reg_40),
        .O(en_reg_1[9]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_23__2
       (.I0(en),
        .I1(reg_add_reg_56),
        .O(en_reg_2[9]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_23__3
       (.I0(en),
        .I1(reg_add_reg_72),
        .O(en_reg_3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_23__4
       (.I0(en),
        .I1(reg_add_reg_88),
        .O(en_reg_4[9]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_23__5
       (.I0(en),
        .I1(reg_add_reg_104),
        .O(en_reg_5[9]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_23__6
       (.I0(en),
        .I1(reg_add_reg_120),
        .O(en_reg_6[9]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_24
       (.I0(en),
        .I1(reg_add_reg_9),
        .O(C[10]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_24__0
       (.I0(en),
        .I1(reg_add_reg_23),
        .O(en_reg_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_24__1
       (.I0(en),
        .I1(reg_add_reg_39),
        .O(en_reg_1[8]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_24__2
       (.I0(en),
        .I1(reg_add_reg_55),
        .O(en_reg_2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_24__3
       (.I0(en),
        .I1(reg_add_reg_71),
        .O(en_reg_3[8]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_24__4
       (.I0(en),
        .I1(reg_add_reg_87),
        .O(en_reg_4[8]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_24__5
       (.I0(en),
        .I1(reg_add_reg_103),
        .O(en_reg_5[8]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_24__6
       (.I0(en),
        .I1(reg_add_reg_119),
        .O(en_reg_6[8]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_25
       (.I0(en),
        .I1(reg_add_reg_8),
        .O(C[9]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_25__0
       (.I0(en),
        .I1(reg_add_reg_22),
        .O(en_reg_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_25__1
       (.I0(en),
        .I1(reg_add_reg_38),
        .O(en_reg_1[7]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_25__2
       (.I0(en),
        .I1(reg_add_reg_54),
        .O(en_reg_2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_25__3
       (.I0(en),
        .I1(reg_add_reg_70),
        .O(en_reg_3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_25__4
       (.I0(en),
        .I1(reg_add_reg_86),
        .O(en_reg_4[7]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_25__5
       (.I0(en),
        .I1(reg_add_reg_102),
        .O(en_reg_5[7]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_25__6
       (.I0(en),
        .I1(reg_add_reg_118),
        .O(en_reg_6[7]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_26
       (.I0(en),
        .I1(reg_add_reg_7),
        .O(C[8]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_26__0
       (.I0(en),
        .I1(reg_add_reg_21),
        .O(en_reg_0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_26__1
       (.I0(en),
        .I1(reg_add_reg_37),
        .O(en_reg_1[6]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_26__2
       (.I0(en),
        .I1(reg_add_reg_53),
        .O(en_reg_2[6]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_26__3
       (.I0(en),
        .I1(reg_add_reg_69),
        .O(en_reg_3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_26__4
       (.I0(en),
        .I1(reg_add_reg_85),
        .O(en_reg_4[6]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_26__5
       (.I0(en),
        .I1(reg_add_reg_101),
        .O(en_reg_5[6]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_26__6
       (.I0(en),
        .I1(reg_add_reg_117),
        .O(en_reg_6[6]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_27
       (.I0(en),
        .I1(reg_add_reg_6),
        .O(C[7]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_27__0
       (.I0(en),
        .I1(reg_add_reg_20),
        .O(en_reg_0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_27__1
       (.I0(en),
        .I1(reg_add_reg_36),
        .O(en_reg_1[5]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_27__2
       (.I0(en),
        .I1(reg_add_reg_52),
        .O(en_reg_2[5]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_27__3
       (.I0(en),
        .I1(reg_add_reg_68),
        .O(en_reg_3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_27__4
       (.I0(en),
        .I1(reg_add_reg_84),
        .O(en_reg_4[5]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_27__5
       (.I0(en),
        .I1(reg_add_reg_100),
        .O(en_reg_5[5]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_27__6
       (.I0(en),
        .I1(reg_add_reg_116),
        .O(en_reg_6[5]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_28
       (.I0(en),
        .I1(reg_add_reg_5),
        .O(C[6]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_28__0
       (.I0(en),
        .I1(reg_add_reg_19),
        .O(en_reg_0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_28__1
       (.I0(en),
        .I1(reg_add_reg_35),
        .O(en_reg_1[4]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_28__2
       (.I0(en),
        .I1(reg_add_reg_51),
        .O(en_reg_2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_28__3
       (.I0(en),
        .I1(reg_add_reg_67),
        .O(en_reg_3[4]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_28__4
       (.I0(en),
        .I1(reg_add_reg_83),
        .O(en_reg_4[4]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_28__5
       (.I0(en),
        .I1(reg_add_reg_99),
        .O(en_reg_5[4]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_28__6
       (.I0(en),
        .I1(reg_add_reg_115),
        .O(en_reg_6[4]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_29
       (.I0(en),
        .I1(reg_add_reg_4),
        .O(C[5]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_29__0
       (.I0(en),
        .I1(reg_add_reg_18),
        .O(en_reg_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_29__1
       (.I0(en),
        .I1(reg_add_reg_34),
        .O(en_reg_1[3]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_29__2
       (.I0(en),
        .I1(reg_add_reg_50),
        .O(en_reg_2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_29__3
       (.I0(en),
        .I1(reg_add_reg_66),
        .O(en_reg_3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_29__4
       (.I0(en),
        .I1(reg_add_reg_82),
        .O(en_reg_4[3]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_29__5
       (.I0(en),
        .I1(reg_add_reg_98),
        .O(en_reg_5[3]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_29__6
       (.I0(en),
        .I1(reg_add_reg_114),
        .O(en_reg_6[3]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_2__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[14]),
        .O(\reg_count_reg[3]_1 [14]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_2__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[14]),
        .O(\reg_count_reg[3]_2 [14]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_2__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[14]),
        .O(\reg_count_reg[3]_3 [14]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_2__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[14]),
        .O(\reg_count_reg[3]_4 [14]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_2__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[14]),
        .O(\reg_count_reg[3]_5 [14]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_2__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[14]),
        .O(\reg_count_reg[3]_6 [14]));
  LUT2 #(
    .INIT(4'h2)) 
    reg_add_reg_i_2__6
       (.I0(btnDreg),
        .I1(en),
        .O(reg_sum));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_3
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[13]),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_30
       (.I0(en),
        .I1(reg_add_reg_3),
        .O(C[4]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_30__0
       (.I0(en),
        .I1(reg_add_reg_17),
        .O(en_reg_0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_30__1
       (.I0(en),
        .I1(reg_add_reg_33),
        .O(en_reg_1[2]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_30__2
       (.I0(en),
        .I1(reg_add_reg_49),
        .O(en_reg_2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_30__3
       (.I0(en),
        .I1(reg_add_reg_65),
        .O(en_reg_3[2]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_30__4
       (.I0(en),
        .I1(reg_add_reg_81),
        .O(en_reg_4[2]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_30__5
       (.I0(en),
        .I1(reg_add_reg_97),
        .O(en_reg_5[2]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_30__6
       (.I0(en),
        .I1(reg_add_reg_113),
        .O(en_reg_6[2]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_31
       (.I0(en),
        .I1(reg_add_reg_2),
        .O(C[3]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_31__0
       (.I0(en),
        .I1(reg_add_reg_16),
        .O(en_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_31__1
       (.I0(en),
        .I1(reg_add_reg_32),
        .O(en_reg_1[1]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_31__2
       (.I0(en),
        .I1(reg_add_reg_48),
        .O(en_reg_2[1]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_31__3
       (.I0(en),
        .I1(reg_add_reg_64),
        .O(en_reg_3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_31__4
       (.I0(en),
        .I1(reg_add_reg_80),
        .O(en_reg_4[1]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_31__5
       (.I0(en),
        .I1(reg_add_reg_96),
        .O(en_reg_5[1]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_31__6
       (.I0(en),
        .I1(reg_add_reg_112),
        .O(en_reg_6[1]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_32
       (.I0(en),
        .I1(reg_add_reg_1),
        .O(C[2]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_32__0
       (.I0(en),
        .I1(reg_add_reg_15),
        .O(en_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_32__1
       (.I0(en),
        .I1(reg_add_reg_31),
        .O(en_reg_1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_32__2
       (.I0(en),
        .I1(reg_add_reg_47),
        .O(en_reg_2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_32__3
       (.I0(en),
        .I1(reg_add_reg_63),
        .O(en_reg_3[0]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_32__4
       (.I0(en),
        .I1(reg_add_reg_79),
        .O(en_reg_4[0]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_32__5
       (.I0(en),
        .I1(reg_add_reg_95),
        .O(en_reg_5[0]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_32__6
       (.I0(en),
        .I1(reg_add_reg_111),
        .O(en_reg_6[0]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_33
       (.I0(en),
        .I1(reg_add_reg_0),
        .O(C[1]));
  LUT2 #(
    .INIT(4'h8)) 
    reg_add_reg_i_34
       (.I0(en),
        .I1(reg_add_reg),
        .O(C[0]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_3__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[15]),
        .O(\reg_count_reg[3]_0 [15]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_3__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[13]),
        .O(\reg_count_reg[3]_1 [13]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_3__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[13]),
        .O(\reg_count_reg[3]_2 [13]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_3__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[13]),
        .O(\reg_count_reg[3]_3 [13]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_3__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[13]),
        .O(\reg_count_reg[3]_4 [13]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_3__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[13]),
        .O(\reg_count_reg[3]_5 [13]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_3__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[13]),
        .O(\reg_count_reg[3]_6 [13]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_4
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[12]),
        .O(A[12]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_4__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[14]),
        .O(\reg_count_reg[3]_0 [14]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_4__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[12]),
        .O(\reg_count_reg[3]_1 [12]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_4__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[12]),
        .O(\reg_count_reg[3]_2 [12]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_4__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[12]),
        .O(\reg_count_reg[3]_3 [12]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_4__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[12]),
        .O(\reg_count_reg[3]_4 [12]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_4__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[12]),
        .O(\reg_count_reg[3]_5 [12]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_4__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[12]),
        .O(\reg_count_reg[3]_6 [12]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_5
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[11]),
        .O(A[11]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_5__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[13]),
        .O(\reg_count_reg[3]_0 [13]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_5__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[11]),
        .O(\reg_count_reg[3]_1 [11]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_5__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[11]),
        .O(\reg_count_reg[3]_2 [11]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_5__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[11]),
        .O(\reg_count_reg[3]_3 [11]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_5__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[11]),
        .O(\reg_count_reg[3]_4 [11]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_5__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[11]),
        .O(\reg_count_reg[3]_5 [11]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_5__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[11]),
        .O(\reg_count_reg[3]_6 [11]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_6
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[10]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_6__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[12]),
        .O(\reg_count_reg[3]_0 [12]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_6__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[10]),
        .O(\reg_count_reg[3]_1 [10]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_6__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[10]),
        .O(\reg_count_reg[3]_2 [10]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_6__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[10]),
        .O(\reg_count_reg[3]_3 [10]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_6__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[10]),
        .O(\reg_count_reg[3]_4 [10]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_6__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[10]),
        .O(\reg_count_reg[3]_5 [10]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_6__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[10]),
        .O(\reg_count_reg[3]_6 [10]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_7
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_7__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[11]),
        .O(\reg_count_reg[3]_0 [11]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_7__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[9]),
        .O(\reg_count_reg[3]_1 [9]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_7__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[9]),
        .O(\reg_count_reg[3]_2 [9]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_7__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[9]),
        .O(\reg_count_reg[3]_3 [9]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_7__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[9]),
        .O(\reg_count_reg[3]_4 [9]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_7__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[9]),
        .O(\reg_count_reg[3]_5 [9]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_7__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[9]),
        .O(\reg_count_reg[3]_6 [9]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_8
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_8__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[10]),
        .O(\reg_count_reg[3]_0 [10]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_8__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[8]),
        .O(\reg_count_reg[3]_1 [8]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_8__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[8]),
        .O(\reg_count_reg[3]_2 [8]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_8__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[8]),
        .O(\reg_count_reg[3]_3 [8]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_8__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[8]),
        .O(\reg_count_reg[3]_4 [8]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_8__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[8]),
        .O(\reg_count_reg[3]_5 [8]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_8__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[8]),
        .O(\reg_count_reg[3]_6 [8]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_9
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOB[7]),
        .O(A[7]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_9__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(DOA[9]),
        .O(\reg_count_reg[3]_0 [9]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_9__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOB[7]),
        .O(\reg_count_reg[3]_1 [7]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_9__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DOA[7]),
        .O(\reg_count_reg[3]_2 [7]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_9__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[7]),
        .O(\reg_count_reg[3]_3 [7]));
  LUT5 #(
    .INIT(32'h10000000)) 
    reg_add_reg_i_9__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[7]),
        .O(\reg_count_reg[3]_4 [7]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_9__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOB[7]),
        .O(\reg_count_reg[3]_5 [7]));
  LUT5 #(
    .INIT(32'h00040000)) 
    reg_add_reg_i_9__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(DOA[7]),
        .O(\reg_count_reg[3]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    reg_cnt_rst_i_1
       (.I0(\curr_state_reg_n_0_[1] ),
        .I1(\curr_state_reg_n_0_[0] ),
        .I2(btnDreg),
        .I3(btnRreg),
        .O(reg_cnt_rst_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reg_cnt_rst_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(reg_cnt_rst_i_1_n_0),
        .Q(reg_cnt_rst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reg_count[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\reg_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_count_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(reg_cnt_rst));
  FDRE #(
    .INIT(1'b0)) 
    \reg_count_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(reg_cnt_rst));
  FDRE #(
    .INIT(1'b0)) 
    \reg_count_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\reg_count[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(reg_cnt_rst));
  FDRE #(
    .INIT(1'b0)) 
    \reg_count_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(reg_cnt_rst));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \reg_mb[15]_i_1 
       (.I0(btnDreg),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(btnDreg_reg));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \reg_mb[15]_i_1__0 
       (.I0(btnDreg),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(btnDreg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \reg_mb[15]_i_1__1 
       (.I0(btnDreg),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(btnDreg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    \reg_mb[15]_i_1__2 
       (.I0(btnDreg),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(btnDreg_reg_2));
  LUT6 #(
    .INIT(64'h0000000077757377)) 
    \state_count[0]_i_1 
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\curr_state_reg_n_0_[1] ),
        .I2(state_count[1]),
        .I3(state_count[2]),
        .I4(state_count[3]),
        .I5(state_count[0]),
        .O(\state_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \state_count[1]_i_1 
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\curr_state_reg_n_0_[1] ),
        .I2(state_count[1]),
        .I3(state_count[0]),
        .O(\state_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0777700007736000)) 
    \state_count[2]_i_1 
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\curr_state_reg_n_0_[1] ),
        .I2(state_count[1]),
        .I3(state_count[0]),
        .I4(state_count[2]),
        .I5(state_count[3]),
        .O(\state_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0777777570000000)) 
    \state_count[3]_i_1 
       (.I0(\curr_state_reg_n_0_[0] ),
        .I1(\curr_state_reg_n_0_[1] ),
        .I2(state_count[1]),
        .I3(state_count[0]),
        .I4(state_count[2]),
        .I5(state_count[3]),
        .O(\state_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_count_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\curr_state[1]_i_1_n_0 ),
        .D(\state_count[0]_i_1_n_0 ),
        .Q(state_count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_count_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\curr_state[1]_i_1_n_0 ),
        .D(\state_count[1]_i_1_n_0 ),
        .Q(state_count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_count_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\curr_state[1]_i_1_n_0 ),
        .D(\state_count[2]_i_1_n_0 ),
        .Q(state_count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_count_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\curr_state[1]_i_1_n_0 ),
        .D(\state_count[3]_i_1_n_0 ),
        .Q(state_count[3]),
        .R(1'b0));
endmodule

module datapath2
   (reg_y_delay_2,
    \reg_y_delay_2_reg[10] ,
    \reg_y_delay_2_reg[11] ,
    \reg_y_delay_2_reg[12] ,
    \reg_y_delay_2_reg[13] ,
    \reg_y_delay_2_reg[14] ,
    \reg_y_delay_2_reg[15] ,
    \reg_y_delay_2_reg[0] ,
    \reg_y_delay_2_reg[1] ,
    \reg_y_delay_2_reg[2] ,
    \reg_y_delay_2_reg[3] ,
    \reg_y_delay_2_reg[4] ,
    \reg_y_delay_2_reg[5] ,
    \reg_y_delay_2_reg[6] ,
    \reg_y_delay_2_reg[7] ,
    \reg_y_delay_2_reg[8] ,
    \reg_y_delay_2_reg[9] ,
    D,
    led_OBUF,
    \reg_mb_reg[15] ,
    \reg_mb_reg[14] ,
    \reg_mb_reg[13] ,
    \reg_mb_reg[12] ,
    \reg_mb_reg[11] ,
    \reg_mb_reg[10] ,
    \reg_mb_reg[9] ,
    \reg_mb_reg[8] ,
    \reg_mb_reg[7] ,
    \reg_mb_reg[6] ,
    \reg_mb_reg[5] ,
    \reg_mb_reg[4] ,
    \reg_mb_reg[3] ,
    \reg_mb_reg[2] ,
    \reg_mb_reg[1] ,
    \reg_mb_reg[0] ,
    \reg_mb_reg[15]_0 ,
    \reg_mb_reg[14]_0 ,
    \reg_mb_reg[13]_0 ,
    \reg_mb_reg[12]_0 ,
    \reg_mb_reg[11]_0 ,
    \reg_mb_reg[10]_0 ,
    \reg_mb_reg[9]_0 ,
    \reg_mb_reg[8]_0 ,
    \reg_mb_reg[7]_0 ,
    \reg_mb_reg[6]_0 ,
    \reg_mb_reg[5]_0 ,
    \reg_mb_reg[4]_0 ,
    \reg_mb_reg[3]_0 ,
    \reg_mb_reg[2]_0 ,
    \reg_mb_reg[1]_0 ,
    \reg_mb_reg[0]_0 ,
    \reg_mb_reg[15]_1 ,
    \reg_mb_reg[14]_1 ,
    \reg_mb_reg[13]_1 ,
    \reg_mb_reg[12]_1 ,
    \reg_mb_reg[11]_1 ,
    \reg_mb_reg[10]_1 ,
    \reg_mb_reg[9]_1 ,
    \reg_mb_reg[8]_1 ,
    \reg_mb_reg[7]_1 ,
    \reg_mb_reg[6]_1 ,
    \reg_mb_reg[5]_1 ,
    \reg_mb_reg[4]_1 ,
    \reg_mb_reg[3]_1 ,
    \reg_mb_reg[2]_1 ,
    \reg_mb_reg[1]_1 ,
    \reg_mb_reg[0]_1 ,
    \reg_mb_reg[15]_2 ,
    \reg_mb_reg[14]_2 ,
    \reg_mb_reg[13]_2 ,
    \reg_mb_reg[12]_2 ,
    \reg_mb_reg[11]_2 ,
    \reg_mb_reg[10]_2 ,
    \reg_mb_reg[9]_2 ,
    \reg_mb_reg[8]_2 ,
    \reg_mb_reg[7]_2 ,
    \reg_mb_reg[6]_2 ,
    \reg_mb_reg[5]_2 ,
    \reg_mb_reg[4]_2 ,
    \reg_mb_reg[3]_2 ,
    \reg_mb_reg[2]_2 ,
    \reg_mb_reg[1]_2 ,
    \reg_mb_reg[0]_2 ,
    \reg_mb_reg[15]_3 ,
    \reg_mb_reg[14]_3 ,
    \reg_mb_reg[13]_3 ,
    \reg_mb_reg[12]_3 ,
    \reg_mb_reg[11]_3 ,
    \reg_mb_reg[10]_3 ,
    \reg_mb_reg[9]_3 ,
    \reg_mb_reg[8]_3 ,
    \reg_mb_reg[7]_3 ,
    \reg_mb_reg[6]_3 ,
    \reg_mb_reg[5]_3 ,
    \reg_mb_reg[4]_3 ,
    \reg_mb_reg[3]_3 ,
    \reg_mb_reg[2]_3 ,
    \reg_mb_reg[1]_3 ,
    \reg_mb_reg[0]_3 ,
    \reg_mb_reg[15]_4 ,
    \reg_mb_reg[14]_4 ,
    \reg_mb_reg[13]_4 ,
    \reg_mb_reg[12]_4 ,
    \reg_mb_reg[11]_4 ,
    \reg_mb_reg[10]_4 ,
    \reg_mb_reg[9]_4 ,
    \reg_mb_reg[8]_4 ,
    \reg_mb_reg[7]_4 ,
    \reg_mb_reg[6]_4 ,
    \reg_mb_reg[5]_4 ,
    \reg_mb_reg[4]_4 ,
    \reg_mb_reg[3]_4 ,
    \reg_mb_reg[2]_4 ,
    \reg_mb_reg[1]_4 ,
    \reg_mb_reg[0]_4 ,
    \reg_mb_reg[15]_5 ,
    \reg_mb_reg[14]_5 ,
    \reg_mb_reg[13]_5 ,
    \reg_mb_reg[12]_5 ,
    \reg_mb_reg[11]_5 ,
    \reg_mb_reg[10]_5 ,
    \reg_mb_reg[9]_5 ,
    \reg_mb_reg[8]_5 ,
    \reg_mb_reg[7]_5 ,
    \reg_mb_reg[6]_5 ,
    \reg_mb_reg[5]_5 ,
    \reg_mb_reg[4]_5 ,
    \reg_mb_reg[3]_5 ,
    \reg_mb_reg[2]_5 ,
    \reg_mb_reg[1]_5 ,
    \reg_mb_reg[0]_5 ,
    \reg_mb_reg[15]_6 ,
    \reg_mb_reg[14]_6 ,
    \reg_mb_reg[13]_6 ,
    \reg_mb_reg[12]_6 ,
    \reg_mb_reg[11]_6 ,
    \reg_mb_reg[10]_6 ,
    \reg_mb_reg[9]_6 ,
    \reg_mb_reg[8]_6 ,
    \reg_mb_reg[7]_6 ,
    \reg_mb_reg[6]_6 ,
    \reg_mb_reg[5]_6 ,
    \reg_mb_reg[4]_6 ,
    \reg_mb_reg[3]_6 ,
    \reg_mb_reg[2]_6 ,
    \reg_mb_reg[1]_6 ,
    \reg_mb_reg[0]_6 ,
    reg_sum,
    CEC,
    DOB,
    clk_IBUF_BUFG,
    DOA,
    sel,
    sw_reg,
    \reg_mb_reg[15]_7 ,
    CEA2,
    reg_add_reg,
    C,
    p_0_in,
    A,
    B,
    reg_sub_reg,
    reg_add_reg_0,
    reg_add_reg_1,
    reg_sub_reg_0,
    reg_sub_reg_1,
    \reg_mb_reg[15]_8 ,
    CEA2_0,
    reg_add_reg_2,
    reg_add_reg_3,
    reg_sub_reg_2,
    reg_sub_reg_3,
    reg_add_reg_4,
    reg_add_reg_5,
    reg_sub_reg_4,
    reg_sub_reg_5,
    \reg_mb_reg[15]_9 ,
    CEA2_1,
    reg_add_reg_6,
    reg_add_reg_7,
    reg_sub_reg_6,
    reg_sub_reg_7,
    reg_add_reg_8,
    reg_add_reg_9,
    reg_sub_reg_8,
    reg_sub_reg_9,
    \reg_mb_reg[15]_10 ,
    CEA2_2,
    reg_add_reg_10,
    reg_add_reg_11,
    reg_sub_reg_10,
    reg_sub_reg_11,
    reg_add_reg_12,
    reg_add_reg_13,
    reg_sub_reg_12,
    reg_sub_reg_13);
  output [15:0]reg_y_delay_2;
  output \reg_y_delay_2_reg[10] ;
  output \reg_y_delay_2_reg[11] ;
  output \reg_y_delay_2_reg[12] ;
  output \reg_y_delay_2_reg[13] ;
  output \reg_y_delay_2_reg[14] ;
  output \reg_y_delay_2_reg[15] ;
  output \reg_y_delay_2_reg[0] ;
  output \reg_y_delay_2_reg[1] ;
  output \reg_y_delay_2_reg[2] ;
  output \reg_y_delay_2_reg[3] ;
  output \reg_y_delay_2_reg[4] ;
  output \reg_y_delay_2_reg[5] ;
  output \reg_y_delay_2_reg[6] ;
  output \reg_y_delay_2_reg[7] ;
  output \reg_y_delay_2_reg[8] ;
  output \reg_y_delay_2_reg[9] ;
  output [15:0]D;
  output [7:0]led_OBUF;
  output \reg_mb_reg[15] ;
  output \reg_mb_reg[14] ;
  output \reg_mb_reg[13] ;
  output \reg_mb_reg[12] ;
  output \reg_mb_reg[11] ;
  output \reg_mb_reg[10] ;
  output \reg_mb_reg[9] ;
  output \reg_mb_reg[8] ;
  output \reg_mb_reg[7] ;
  output \reg_mb_reg[6] ;
  output \reg_mb_reg[5] ;
  output \reg_mb_reg[4] ;
  output \reg_mb_reg[3] ;
  output \reg_mb_reg[2] ;
  output \reg_mb_reg[1] ;
  output \reg_mb_reg[0] ;
  output \reg_mb_reg[15]_0 ;
  output \reg_mb_reg[14]_0 ;
  output \reg_mb_reg[13]_0 ;
  output \reg_mb_reg[12]_0 ;
  output \reg_mb_reg[11]_0 ;
  output \reg_mb_reg[10]_0 ;
  output \reg_mb_reg[9]_0 ;
  output \reg_mb_reg[8]_0 ;
  output \reg_mb_reg[7]_0 ;
  output \reg_mb_reg[6]_0 ;
  output \reg_mb_reg[5]_0 ;
  output \reg_mb_reg[4]_0 ;
  output \reg_mb_reg[3]_0 ;
  output \reg_mb_reg[2]_0 ;
  output \reg_mb_reg[1]_0 ;
  output \reg_mb_reg[0]_0 ;
  output \reg_mb_reg[15]_1 ;
  output \reg_mb_reg[14]_1 ;
  output \reg_mb_reg[13]_1 ;
  output \reg_mb_reg[12]_1 ;
  output \reg_mb_reg[11]_1 ;
  output \reg_mb_reg[10]_1 ;
  output \reg_mb_reg[9]_1 ;
  output \reg_mb_reg[8]_1 ;
  output \reg_mb_reg[7]_1 ;
  output \reg_mb_reg[6]_1 ;
  output \reg_mb_reg[5]_1 ;
  output \reg_mb_reg[4]_1 ;
  output \reg_mb_reg[3]_1 ;
  output \reg_mb_reg[2]_1 ;
  output \reg_mb_reg[1]_1 ;
  output \reg_mb_reg[0]_1 ;
  output \reg_mb_reg[15]_2 ;
  output \reg_mb_reg[14]_2 ;
  output \reg_mb_reg[13]_2 ;
  output \reg_mb_reg[12]_2 ;
  output \reg_mb_reg[11]_2 ;
  output \reg_mb_reg[10]_2 ;
  output \reg_mb_reg[9]_2 ;
  output \reg_mb_reg[8]_2 ;
  output \reg_mb_reg[7]_2 ;
  output \reg_mb_reg[6]_2 ;
  output \reg_mb_reg[5]_2 ;
  output \reg_mb_reg[4]_2 ;
  output \reg_mb_reg[3]_2 ;
  output \reg_mb_reg[2]_2 ;
  output \reg_mb_reg[1]_2 ;
  output \reg_mb_reg[0]_2 ;
  output \reg_mb_reg[15]_3 ;
  output \reg_mb_reg[14]_3 ;
  output \reg_mb_reg[13]_3 ;
  output \reg_mb_reg[12]_3 ;
  output \reg_mb_reg[11]_3 ;
  output \reg_mb_reg[10]_3 ;
  output \reg_mb_reg[9]_3 ;
  output \reg_mb_reg[8]_3 ;
  output \reg_mb_reg[7]_3 ;
  output \reg_mb_reg[6]_3 ;
  output \reg_mb_reg[5]_3 ;
  output \reg_mb_reg[4]_3 ;
  output \reg_mb_reg[3]_3 ;
  output \reg_mb_reg[2]_3 ;
  output \reg_mb_reg[1]_3 ;
  output \reg_mb_reg[0]_3 ;
  output \reg_mb_reg[15]_4 ;
  output \reg_mb_reg[14]_4 ;
  output \reg_mb_reg[13]_4 ;
  output \reg_mb_reg[12]_4 ;
  output \reg_mb_reg[11]_4 ;
  output \reg_mb_reg[10]_4 ;
  output \reg_mb_reg[9]_4 ;
  output \reg_mb_reg[8]_4 ;
  output \reg_mb_reg[7]_4 ;
  output \reg_mb_reg[6]_4 ;
  output \reg_mb_reg[5]_4 ;
  output \reg_mb_reg[4]_4 ;
  output \reg_mb_reg[3]_4 ;
  output \reg_mb_reg[2]_4 ;
  output \reg_mb_reg[1]_4 ;
  output \reg_mb_reg[0]_4 ;
  output \reg_mb_reg[15]_5 ;
  output \reg_mb_reg[14]_5 ;
  output \reg_mb_reg[13]_5 ;
  output \reg_mb_reg[12]_5 ;
  output \reg_mb_reg[11]_5 ;
  output \reg_mb_reg[10]_5 ;
  output \reg_mb_reg[9]_5 ;
  output \reg_mb_reg[8]_5 ;
  output \reg_mb_reg[7]_5 ;
  output \reg_mb_reg[6]_5 ;
  output \reg_mb_reg[5]_5 ;
  output \reg_mb_reg[4]_5 ;
  output \reg_mb_reg[3]_5 ;
  output \reg_mb_reg[2]_5 ;
  output \reg_mb_reg[1]_5 ;
  output \reg_mb_reg[0]_5 ;
  output \reg_mb_reg[15]_6 ;
  output \reg_mb_reg[14]_6 ;
  output \reg_mb_reg[13]_6 ;
  output \reg_mb_reg[12]_6 ;
  output \reg_mb_reg[11]_6 ;
  output \reg_mb_reg[10]_6 ;
  output \reg_mb_reg[9]_6 ;
  output \reg_mb_reg[8]_6 ;
  output \reg_mb_reg[7]_6 ;
  output \reg_mb_reg[6]_6 ;
  output \reg_mb_reg[5]_6 ;
  output \reg_mb_reg[4]_6 ;
  output \reg_mb_reg[3]_6 ;
  output \reg_mb_reg[2]_6 ;
  output \reg_mb_reg[1]_6 ;
  output \reg_mb_reg[0]_6 ;
  input reg_sum;
  input CEC;
  input [31:0]DOB;
  input clk_IBUF_BUFG;
  input [31:0]DOA;
  input sel;
  input sw_reg;
  input \reg_mb_reg[15]_7 ;
  input CEA2;
  input [15:0]reg_add_reg;
  input [15:0]C;
  input [14:0]p_0_in;
  input [2:0]A;
  input [9:0]B;
  input [7:0]reg_sub_reg;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [1:0]reg_sub_reg_0;
  input [1:0]reg_sub_reg_1;
  input \reg_mb_reg[15]_8 ;
  input CEA2_0;
  input [15:0]reg_add_reg_2;
  input [15:0]reg_add_reg_3;
  input [2:0]reg_sub_reg_2;
  input [2:0]reg_sub_reg_3;
  input [15:0]reg_add_reg_4;
  input [15:0]reg_add_reg_5;
  input [1:0]reg_sub_reg_4;
  input [1:0]reg_sub_reg_5;
  input \reg_mb_reg[15]_9 ;
  input CEA2_1;
  input [15:0]reg_add_reg_6;
  input [15:0]reg_add_reg_7;
  input [2:0]reg_sub_reg_6;
  input [2:0]reg_sub_reg_7;
  input [15:0]reg_add_reg_8;
  input [15:0]reg_add_reg_9;
  input [1:0]reg_sub_reg_8;
  input [1:0]reg_sub_reg_9;
  input \reg_mb_reg[15]_10 ;
  input CEA2_2;
  input [15:0]reg_add_reg_10;
  input [15:0]reg_add_reg_11;
  input [2:0]reg_sub_reg_10;
  input [2:0]reg_sub_reg_11;
  input [15:0]reg_add_reg_12;
  input [15:0]reg_add_reg_13;
  input [1:0]reg_sub_reg_12;
  input [1:0]reg_sub_reg_13;

  wire [2:0]A;
  wire [9:0]B;
  wire [15:0]C;
  wire CEA2;
  wire CEA2_0;
  wire CEA2_1;
  wire CEA2_2;
  wire CEC;
  wire [15:0]D;
  wire [31:0]DOA;
  wire [31:0]DOB;
  wire clk_IBUF_BUFG;
  wire [31:0]err_1;
  wire [31:0]err_3;
  wire [31:1]err_4;
  wire [31:0]err_5;
  wire [31:0]err_7;
  wire [31:1]err_8;
  wire inst_linecalc_pair2_n_0;
  wire inst_linecalc_pair2_n_1;
  wire inst_linecalc_pair2_n_10;
  wire inst_linecalc_pair2_n_11;
  wire inst_linecalc_pair2_n_12;
  wire inst_linecalc_pair2_n_13;
  wire inst_linecalc_pair2_n_14;
  wire inst_linecalc_pair2_n_15;
  wire inst_linecalc_pair2_n_16;
  wire inst_linecalc_pair2_n_2;
  wire inst_linecalc_pair2_n_3;
  wire inst_linecalc_pair2_n_4;
  wire inst_linecalc_pair2_n_5;
  wire inst_linecalc_pair2_n_6;
  wire inst_linecalc_pair2_n_7;
  wire inst_linecalc_pair2_n_8;
  wire inst_linecalc_pair2_n_9;
  wire inst_linecalc_pair4_n_48;
  wire inst_linecalc_pair4_n_83;
  wire inst_linecalc_pair6_n_0;
  wire inst_linecalc_pair6_n_1;
  wire inst_linecalc_pair6_n_10;
  wire inst_linecalc_pair6_n_11;
  wire inst_linecalc_pair6_n_12;
  wire inst_linecalc_pair6_n_13;
  wire inst_linecalc_pair6_n_14;
  wire inst_linecalc_pair6_n_15;
  wire inst_linecalc_pair6_n_2;
  wire inst_linecalc_pair6_n_3;
  wire inst_linecalc_pair6_n_4;
  wire inst_linecalc_pair6_n_5;
  wire inst_linecalc_pair6_n_6;
  wire inst_linecalc_pair6_n_7;
  wire inst_linecalc_pair6_n_8;
  wire inst_linecalc_pair6_n_9;
  wire inst_linecalc_pair8_n_16;
  wire inst_linecalc_pair8_n_51;
  wire [7:0]led_OBUF;
  wire [14:0]p_0_in;
  wire p_0_in_0;
  wire [31:0]quart_1;
  wire [31:0]quart_2;
  wire [31:0]quart_3;
  wire [31:0]quart_4;
  wire [15:0]reg_add_reg;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire [15:0]reg_add_reg_10;
  wire [15:0]reg_add_reg_11;
  wire [15:0]reg_add_reg_12;
  wire [15:0]reg_add_reg_13;
  wire [15:0]reg_add_reg_2;
  wire [15:0]reg_add_reg_3;
  wire [15:0]reg_add_reg_4;
  wire [15:0]reg_add_reg_5;
  wire [15:0]reg_add_reg_6;
  wire [15:0]reg_add_reg_7;
  wire [15:0]reg_add_reg_8;
  wire [15:0]reg_add_reg_9;
  wire \reg_mb_reg[0] ;
  wire \reg_mb_reg[0]_0 ;
  wire \reg_mb_reg[0]_1 ;
  wire \reg_mb_reg[0]_2 ;
  wire \reg_mb_reg[0]_3 ;
  wire \reg_mb_reg[0]_4 ;
  wire \reg_mb_reg[0]_5 ;
  wire \reg_mb_reg[0]_6 ;
  wire \reg_mb_reg[10] ;
  wire \reg_mb_reg[10]_0 ;
  wire \reg_mb_reg[10]_1 ;
  wire \reg_mb_reg[10]_2 ;
  wire \reg_mb_reg[10]_3 ;
  wire \reg_mb_reg[10]_4 ;
  wire \reg_mb_reg[10]_5 ;
  wire \reg_mb_reg[10]_6 ;
  wire \reg_mb_reg[11] ;
  wire \reg_mb_reg[11]_0 ;
  wire \reg_mb_reg[11]_1 ;
  wire \reg_mb_reg[11]_2 ;
  wire \reg_mb_reg[11]_3 ;
  wire \reg_mb_reg[11]_4 ;
  wire \reg_mb_reg[11]_5 ;
  wire \reg_mb_reg[11]_6 ;
  wire \reg_mb_reg[12] ;
  wire \reg_mb_reg[12]_0 ;
  wire \reg_mb_reg[12]_1 ;
  wire \reg_mb_reg[12]_2 ;
  wire \reg_mb_reg[12]_3 ;
  wire \reg_mb_reg[12]_4 ;
  wire \reg_mb_reg[12]_5 ;
  wire \reg_mb_reg[12]_6 ;
  wire \reg_mb_reg[13] ;
  wire \reg_mb_reg[13]_0 ;
  wire \reg_mb_reg[13]_1 ;
  wire \reg_mb_reg[13]_2 ;
  wire \reg_mb_reg[13]_3 ;
  wire \reg_mb_reg[13]_4 ;
  wire \reg_mb_reg[13]_5 ;
  wire \reg_mb_reg[13]_6 ;
  wire \reg_mb_reg[14] ;
  wire \reg_mb_reg[14]_0 ;
  wire \reg_mb_reg[14]_1 ;
  wire \reg_mb_reg[14]_2 ;
  wire \reg_mb_reg[14]_3 ;
  wire \reg_mb_reg[14]_4 ;
  wire \reg_mb_reg[14]_5 ;
  wire \reg_mb_reg[14]_6 ;
  wire \reg_mb_reg[15] ;
  wire \reg_mb_reg[15]_0 ;
  wire \reg_mb_reg[15]_1 ;
  wire \reg_mb_reg[15]_10 ;
  wire \reg_mb_reg[15]_2 ;
  wire \reg_mb_reg[15]_3 ;
  wire \reg_mb_reg[15]_4 ;
  wire \reg_mb_reg[15]_5 ;
  wire \reg_mb_reg[15]_6 ;
  wire \reg_mb_reg[15]_7 ;
  wire \reg_mb_reg[15]_8 ;
  wire \reg_mb_reg[15]_9 ;
  wire \reg_mb_reg[1] ;
  wire \reg_mb_reg[1]_0 ;
  wire \reg_mb_reg[1]_1 ;
  wire \reg_mb_reg[1]_2 ;
  wire \reg_mb_reg[1]_3 ;
  wire \reg_mb_reg[1]_4 ;
  wire \reg_mb_reg[1]_5 ;
  wire \reg_mb_reg[1]_6 ;
  wire \reg_mb_reg[2] ;
  wire \reg_mb_reg[2]_0 ;
  wire \reg_mb_reg[2]_1 ;
  wire \reg_mb_reg[2]_2 ;
  wire \reg_mb_reg[2]_3 ;
  wire \reg_mb_reg[2]_4 ;
  wire \reg_mb_reg[2]_5 ;
  wire \reg_mb_reg[2]_6 ;
  wire \reg_mb_reg[3] ;
  wire \reg_mb_reg[3]_0 ;
  wire \reg_mb_reg[3]_1 ;
  wire \reg_mb_reg[3]_2 ;
  wire \reg_mb_reg[3]_3 ;
  wire \reg_mb_reg[3]_4 ;
  wire \reg_mb_reg[3]_5 ;
  wire \reg_mb_reg[3]_6 ;
  wire \reg_mb_reg[4] ;
  wire \reg_mb_reg[4]_0 ;
  wire \reg_mb_reg[4]_1 ;
  wire \reg_mb_reg[4]_2 ;
  wire \reg_mb_reg[4]_3 ;
  wire \reg_mb_reg[4]_4 ;
  wire \reg_mb_reg[4]_5 ;
  wire \reg_mb_reg[4]_6 ;
  wire \reg_mb_reg[5] ;
  wire \reg_mb_reg[5]_0 ;
  wire \reg_mb_reg[5]_1 ;
  wire \reg_mb_reg[5]_2 ;
  wire \reg_mb_reg[5]_3 ;
  wire \reg_mb_reg[5]_4 ;
  wire \reg_mb_reg[5]_5 ;
  wire \reg_mb_reg[5]_6 ;
  wire \reg_mb_reg[6] ;
  wire \reg_mb_reg[6]_0 ;
  wire \reg_mb_reg[6]_1 ;
  wire \reg_mb_reg[6]_2 ;
  wire \reg_mb_reg[6]_3 ;
  wire \reg_mb_reg[6]_4 ;
  wire \reg_mb_reg[6]_5 ;
  wire \reg_mb_reg[6]_6 ;
  wire \reg_mb_reg[7] ;
  wire \reg_mb_reg[7]_0 ;
  wire \reg_mb_reg[7]_1 ;
  wire \reg_mb_reg[7]_2 ;
  wire \reg_mb_reg[7]_3 ;
  wire \reg_mb_reg[7]_4 ;
  wire \reg_mb_reg[7]_5 ;
  wire \reg_mb_reg[7]_6 ;
  wire \reg_mb_reg[8] ;
  wire \reg_mb_reg[8]_0 ;
  wire \reg_mb_reg[8]_1 ;
  wire \reg_mb_reg[8]_2 ;
  wire \reg_mb_reg[8]_3 ;
  wire \reg_mb_reg[8]_4 ;
  wire \reg_mb_reg[8]_5 ;
  wire \reg_mb_reg[8]_6 ;
  wire \reg_mb_reg[9] ;
  wire \reg_mb_reg[9]_0 ;
  wire \reg_mb_reg[9]_1 ;
  wire \reg_mb_reg[9]_2 ;
  wire \reg_mb_reg[9]_3 ;
  wire \reg_mb_reg[9]_4 ;
  wire \reg_mb_reg[9]_5 ;
  wire \reg_mb_reg[9]_6 ;
  wire [7:0]reg_sub_reg;
  wire [1:0]reg_sub_reg_0;
  wire [1:0]reg_sub_reg_1;
  wire [2:0]reg_sub_reg_10;
  wire [2:0]reg_sub_reg_11;
  wire [1:0]reg_sub_reg_12;
  wire [1:0]reg_sub_reg_13;
  wire [2:0]reg_sub_reg_2;
  wire [2:0]reg_sub_reg_3;
  wire [1:0]reg_sub_reg_4;
  wire [1:0]reg_sub_reg_5;
  wire [2:0]reg_sub_reg_6;
  wire [2:0]reg_sub_reg_7;
  wire [1:0]reg_sub_reg_8;
  wire [1:0]reg_sub_reg_9;
  wire reg_sum;
  wire [15:0]reg_y_delay_2;
  wire \reg_y_delay_2_reg[0] ;
  wire \reg_y_delay_2_reg[10] ;
  wire \reg_y_delay_2_reg[11] ;
  wire \reg_y_delay_2_reg[12] ;
  wire \reg_y_delay_2_reg[13] ;
  wire \reg_y_delay_2_reg[14] ;
  wire \reg_y_delay_2_reg[15] ;
  wire \reg_y_delay_2_reg[1] ;
  wire \reg_y_delay_2_reg[2] ;
  wire \reg_y_delay_2_reg[3] ;
  wire \reg_y_delay_2_reg[4] ;
  wire \reg_y_delay_2_reg[5] ;
  wire \reg_y_delay_2_reg[6] ;
  wire \reg_y_delay_2_reg[7] ;
  wire \reg_y_delay_2_reg[8] ;
  wire \reg_y_delay_2_reg[9] ;
  wire sel;
  wire [31:0]semi_1;
  wire sw_reg;

  linecalc_pair inst_linecalc_pair1
       (.A(A),
        .B(B),
        .C(C),
        .CEA2(CEA2),
        .CEC(CEC),
        .DOA(DOA),
        .DOB(DOB[31:16]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fit_err(err_1),
        .p_0_in(p_0_in),
        .reg_add_reg(reg_add_reg),
        .\reg_mb_reg[0]_0 (\reg_mb_reg[0] ),
        .\reg_mb_reg[0]_1 (\reg_mb_reg[15]_7 ),
        .\reg_mb_reg[10]_0 (\reg_mb_reg[10] ),
        .\reg_mb_reg[11]_0 (\reg_mb_reg[11] ),
        .\reg_mb_reg[12]_0 (\reg_mb_reg[12] ),
        .\reg_mb_reg[13]_0 (\reg_mb_reg[13] ),
        .\reg_mb_reg[14]_0 (\reg_mb_reg[14] ),
        .\reg_mb_reg[15]_0 (\reg_mb_reg[15] ),
        .\reg_mb_reg[1]_0 (\reg_mb_reg[1] ),
        .\reg_mb_reg[2]_0 (\reg_mb_reg[2] ),
        .\reg_mb_reg[3]_0 (\reg_mb_reg[3] ),
        .\reg_mb_reg[4]_0 (\reg_mb_reg[4] ),
        .\reg_mb_reg[5]_0 (\reg_mb_reg[5] ),
        .\reg_mb_reg[6]_0 (\reg_mb_reg[6] ),
        .\reg_mb_reg[7]_0 (\reg_mb_reg[7] ),
        .\reg_mb_reg[8]_0 (\reg_mb_reg[8] ),
        .\reg_mb_reg[9]_0 (\reg_mb_reg[9] ),
        .reg_sub_reg(reg_sub_reg),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_pair_0 inst_linecalc_pair2
       (.A({reg_sub_reg_0,A[2]}),
        .B(B),
        .CEA2(CEA2),
        .CEC(CEC),
        .CO(inst_linecalc_pair2_n_4),
        .DOA(DOA[31:16]),
        .DOB(DOB),
        .S({inst_linecalc_pair2_n_0,inst_linecalc_pair2_n_1,inst_linecalc_pair2_n_2,inst_linecalc_pair2_n_3}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fit_err(err_1),
        .\led_OBUF[3]_inst_i_18_0 (inst_linecalc_pair4_n_48),
        .\led_OBUF[3]_inst_i_18_1 ({err_4[31],err_4[29],err_4[27],err_4[25],err_4[23],err_4[21],err_4[19],err_4[17],err_4[15],err_4[13],err_4[11],err_4[9],err_4[7],err_4[5],err_4[3],err_4[1]}),
        .\led_OBUF[3]_inst_i_18_2 ({err_3[31],err_3[29],err_3[27],err_3[25],err_3[23],err_3[21],err_3[19],err_3[17],err_3[15],err_3[13],err_3[11],err_3[9],err_3[7],err_3[5],err_3[3],err_3[1]}),
        .p_0_in(p_0_in),
        .quart_1(quart_1),
        .quart_2(quart_2),
        .\reg_accum_reg[14]_0 ({inst_linecalc_pair2_n_5,inst_linecalc_pair2_n_6,inst_linecalc_pair2_n_7,inst_linecalc_pair2_n_8}),
        .\reg_accum_reg[22]_0 ({inst_linecalc_pair2_n_9,inst_linecalc_pair2_n_10,inst_linecalc_pair2_n_11,inst_linecalc_pair2_n_12}),
        .\reg_accum_reg[30]_0 ({inst_linecalc_pair2_n_13,inst_linecalc_pair2_n_14,inst_linecalc_pair2_n_15,inst_linecalc_pair2_n_16}),
        .reg_add_reg(reg_add_reg_0),
        .reg_add_reg_0(reg_add_reg_1),
        .\reg_mb_reg[0]_0 (\reg_mb_reg[0]_0 ),
        .\reg_mb_reg[10]_0 (\reg_mb_reg[10]_0 ),
        .\reg_mb_reg[11]_0 (\reg_mb_reg[11]_0 ),
        .\reg_mb_reg[12]_0 (\reg_mb_reg[12]_0 ),
        .\reg_mb_reg[13]_0 (\reg_mb_reg[13]_0 ),
        .\reg_mb_reg[14]_0 (\reg_mb_reg[14]_0 ),
        .\reg_mb_reg[15]_0 (\reg_mb_reg[15]_0 ),
        .\reg_mb_reg[15]_1 (\reg_mb_reg[15]_7 ),
        .\reg_mb_reg[1]_0 (\reg_mb_reg[1]_0 ),
        .\reg_mb_reg[2]_0 (\reg_mb_reg[2]_0 ),
        .\reg_mb_reg[3]_0 (\reg_mb_reg[3]_0 ),
        .\reg_mb_reg[4]_0 (\reg_mb_reg[4]_0 ),
        .\reg_mb_reg[5]_0 (\reg_mb_reg[5]_0 ),
        .\reg_mb_reg[6]_0 (\reg_mb_reg[6]_0 ),
        .\reg_mb_reg[7]_0 (\reg_mb_reg[7]_0 ),
        .\reg_mb_reg[8]_0 (\reg_mb_reg[8]_0 ),
        .\reg_mb_reg[9]_0 (\reg_mb_reg[9]_0 ),
        .reg_sub_reg({reg_sub_reg_1,reg_sub_reg[7],reg_sub_reg[4:0]}),
        .reg_sum(reg_sum),
        .\res_reg[0] (inst_linecalc_pair4_n_83),
        .sel(sel),
        .semi_1(semi_1));
  linecalc_pair_1 inst_linecalc_pair3
       (.A({reg_sub_reg_3,reg_sub_reg[4:0]}),
        .B(B),
        .CEA2_0(CEA2_0),
        .CEC(CEC),
        .DOA(DOA),
        .DOB(DOB[31:16]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fit_err(err_3),
        .p_0_in(p_0_in),
        .reg_add_reg(reg_add_reg_2),
        .reg_add_reg_0(reg_add_reg_3),
        .\reg_mb_reg[0]_0 (\reg_mb_reg[0]_1 ),
        .\reg_mb_reg[0]_1 (\reg_mb_reg[15]_8 ),
        .\reg_mb_reg[10]_0 (\reg_mb_reg[10]_1 ),
        .\reg_mb_reg[11]_0 (\reg_mb_reg[11]_1 ),
        .\reg_mb_reg[12]_0 (\reg_mb_reg[12]_1 ),
        .\reg_mb_reg[13]_0 (\reg_mb_reg[13]_1 ),
        .\reg_mb_reg[14]_0 (\reg_mb_reg[14]_1 ),
        .\reg_mb_reg[15]_0 (\reg_mb_reg[15]_1 ),
        .\reg_mb_reg[1]_0 (\reg_mb_reg[1]_1 ),
        .\reg_mb_reg[2]_0 (\reg_mb_reg[2]_1 ),
        .\reg_mb_reg[3]_0 (\reg_mb_reg[3]_1 ),
        .\reg_mb_reg[4]_0 (\reg_mb_reg[4]_1 ),
        .\reg_mb_reg[5]_0 (\reg_mb_reg[5]_1 ),
        .\reg_mb_reg[6]_0 (\reg_mb_reg[6]_1 ),
        .\reg_mb_reg[7]_0 (\reg_mb_reg[7]_1 ),
        .\reg_mb_reg[8]_0 (\reg_mb_reg[8]_1 ),
        .\reg_mb_reg[9]_0 (\reg_mb_reg[9]_1 ),
        .reg_sub_reg(reg_sub_reg_2),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_pair_2 inst_linecalc_pair4
       (.A({reg_sub_reg_4,reg_sub_reg_2[0]}),
        .B(B),
        .CEA2_0(CEA2_0),
        .CEC(CEC),
        .CO(p_0_in_0),
        .DOA(DOA),
        .DOB(DOB),
        .S({inst_linecalc_pair2_n_0,inst_linecalc_pair2_n_1,inst_linecalc_pair2_n_2,inst_linecalc_pair2_n_3}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fit_err({err_4[31],err_4[29],err_4[27],err_4[25],err_4[23],err_4[21],err_4[19],err_4[17],err_4[15],err_4[13],err_4[11],err_4[9],err_4[7],err_4[5],err_4[3],err_4[1]}),
        .led_OBUF(led_OBUF[3:2]),
        .\led_OBUF[3]_inst_i_13_0 ({inst_linecalc_pair2_n_5,inst_linecalc_pair2_n_6,inst_linecalc_pair2_n_7,inst_linecalc_pair2_n_8}),
        .\led_OBUF[3]_inst_i_3_0 ({inst_linecalc_pair2_n_9,inst_linecalc_pair2_n_10,inst_linecalc_pair2_n_11,inst_linecalc_pair2_n_12}),
        .p_0_in(p_0_in),
        .quart_1(quart_1),
        .quart_2(quart_2),
        .\reg_accum_reg[30]_0 (inst_linecalc_pair4_n_48),
        .\reg_accum_reg[30]_1 (inst_linecalc_pair4_n_83),
        .reg_add_reg(reg_add_reg_4),
        .reg_add_reg_0(reg_add_reg_5),
        .\reg_mb_reg[0]_0 (\reg_mb_reg[0]_2 ),
        .\reg_mb_reg[10]_0 (\reg_mb_reg[10]_2 ),
        .\reg_mb_reg[11]_0 (\reg_mb_reg[11]_2 ),
        .\reg_mb_reg[12]_0 (\reg_mb_reg[12]_2 ),
        .\reg_mb_reg[13]_0 (\reg_mb_reg[13]_2 ),
        .\reg_mb_reg[14]_0 (\reg_mb_reg[14]_2 ),
        .\reg_mb_reg[15]_0 (\reg_mb_reg[15]_2 ),
        .\reg_mb_reg[15]_1 (\reg_mb_reg[15]_8 ),
        .\reg_mb_reg[1]_0 (\reg_mb_reg[1]_2 ),
        .\reg_mb_reg[2]_0 (\reg_mb_reg[2]_2 ),
        .\reg_mb_reg[3]_0 (\reg_mb_reg[3]_2 ),
        .\reg_mb_reg[4]_0 (\reg_mb_reg[4]_2 ),
        .\reg_mb_reg[5]_0 (\reg_mb_reg[5]_2 ),
        .\reg_mb_reg[6]_0 (\reg_mb_reg[6]_2 ),
        .\reg_mb_reg[7]_0 (\reg_mb_reg[7]_2 ),
        .\reg_mb_reg[8]_0 (\reg_mb_reg[8]_2 ),
        .\reg_mb_reg[9]_0 (\reg_mb_reg[9]_2 ),
        .reg_sub_reg({reg_sub_reg_5,reg_sub_reg_3[0],reg_sub_reg[4:0]}),
        .reg_sum(reg_sum),
        .reg_y_delay_2(reg_y_delay_2),
        .\reg_y_delay_2_reg[0] (\reg_y_delay_2_reg[0] ),
        .\reg_y_delay_2_reg[10] (\reg_y_delay_2_reg[10] ),
        .\reg_y_delay_2_reg[11] (\reg_y_delay_2_reg[11] ),
        .\reg_y_delay_2_reg[12] (\reg_y_delay_2_reg[12] ),
        .\reg_y_delay_2_reg[13] (\reg_y_delay_2_reg[13] ),
        .\reg_y_delay_2_reg[14] (\reg_y_delay_2_reg[14] ),
        .\reg_y_delay_2_reg[15] (\reg_y_delay_2_reg[15] ),
        .\reg_y_delay_2_reg[1] (\reg_y_delay_2_reg[1] ),
        .\reg_y_delay_2_reg[2] (\reg_y_delay_2_reg[2] ),
        .\reg_y_delay_2_reg[3] (\reg_y_delay_2_reg[3] ),
        .\reg_y_delay_2_reg[4] (\reg_y_delay_2_reg[4] ),
        .\reg_y_delay_2_reg[5] (\reg_y_delay_2_reg[5] ),
        .\reg_y_delay_2_reg[6] (\reg_y_delay_2_reg[6] ),
        .\reg_y_delay_2_reg[7] (\reg_y_delay_2_reg[7] ),
        .\reg_y_delay_2_reg[8] (\reg_y_delay_2_reg[8] ),
        .\reg_y_delay_2_reg[9] (\reg_y_delay_2_reg[9] ),
        .\res[15]_i_2 (err_3),
        .\res[15]_i_2_0 ({inst_linecalc_pair2_n_13,inst_linecalc_pair2_n_14,inst_linecalc_pair2_n_15,inst_linecalc_pair2_n_16}),
        .sel(sel));
  linecalc_pair_3 inst_linecalc_pair5
       (.A({reg_sub_reg_7[2],reg_sub_reg[4:0]}),
        .B(B),
        .CEA2_1(CEA2_1),
        .CEC(CEC),
        .DOA(DOA),
        .DOB(DOB[31:16]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fit_err(err_5),
        .p_0_in(p_0_in),
        .reg_add_reg(reg_add_reg_6),
        .reg_add_reg_0(reg_add_reg_7),
        .\reg_mb_reg[0]_0 (\reg_mb_reg[0]_3 ),
        .\reg_mb_reg[0]_1 (\reg_mb_reg[15]_9 ),
        .\reg_mb_reg[10]_0 (\reg_mb_reg[10]_3 ),
        .\reg_mb_reg[11]_0 (\reg_mb_reg[11]_3 ),
        .\reg_mb_reg[12]_0 (\reg_mb_reg[12]_3 ),
        .\reg_mb_reg[13]_0 (\reg_mb_reg[13]_3 ),
        .\reg_mb_reg[14]_0 (\reg_mb_reg[14]_3 ),
        .\reg_mb_reg[15]_0 (\reg_mb_reg[15]_3 ),
        .\reg_mb_reg[1]_0 (\reg_mb_reg[1]_3 ),
        .\reg_mb_reg[2]_0 (\reg_mb_reg[2]_3 ),
        .\reg_mb_reg[3]_0 (\reg_mb_reg[3]_3 ),
        .\reg_mb_reg[4]_0 (\reg_mb_reg[4]_3 ),
        .\reg_mb_reg[5]_0 (\reg_mb_reg[5]_3 ),
        .\reg_mb_reg[6]_0 (\reg_mb_reg[6]_3 ),
        .\reg_mb_reg[7]_0 (\reg_mb_reg[7]_3 ),
        .\reg_mb_reg[8]_0 (\reg_mb_reg[8]_3 ),
        .\reg_mb_reg[9]_0 (\reg_mb_reg[9]_3 ),
        .reg_sub_reg(reg_sub_reg_6),
        .reg_sub_reg_0(reg_sub_reg_7[1:0]),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_pair_4 inst_linecalc_pair6
       (.A({reg_sub_reg_8,reg_sub_reg_6[2]}),
        .B(B),
        .CEA2_1(CEA2_1),
        .CEC(CEC),
        .CO(inst_linecalc_pair8_n_16),
        .D(D),
        .DOA(DOA[31:16]),
        .DOB(DOB),
        .S({inst_linecalc_pair6_n_0,inst_linecalc_pair6_n_1,inst_linecalc_pair6_n_2,inst_linecalc_pair6_n_3}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fit_err(err_5),
        .\led[0] (inst_linecalc_pair2_n_4),
        .\led[0]_0 (inst_linecalc_pair4_n_83),
        .\led[4] (inst_linecalc_pair8_n_51),
        .led_OBUF({led_OBUF[5:4],led_OBUF[1:0]}),
        .\led_OBUF[7]_inst_i_19_0 ({err_8[31],err_8[29],err_8[27],err_8[25],err_8[23],err_8[21],err_8[19],err_8[17],err_8[15],err_8[13],err_8[11],err_8[9],err_8[7],err_8[5],err_8[3],err_8[1]}),
        .\led_OBUF[7]_inst_i_19_1 ({err_7[31],err_7[29],err_7[27],err_7[25],err_7[23],err_7[21],err_7[19],err_7[17],err_7[15],err_7[13],err_7[11],err_7[9],err_7[7],err_7[5],err_7[3],err_7[1]}),
        .\led_OBUF[7]_inst_i_31_0 (p_0_in_0),
        .p_0_in(p_0_in),
        .quart_3(quart_3),
        .quart_4(quart_4),
        .\reg_accum_reg[14]_0 ({inst_linecalc_pair6_n_4,inst_linecalc_pair6_n_5,inst_linecalc_pair6_n_6,inst_linecalc_pair6_n_7}),
        .\reg_accum_reg[22]_0 ({inst_linecalc_pair6_n_8,inst_linecalc_pair6_n_9,inst_linecalc_pair6_n_10,inst_linecalc_pair6_n_11}),
        .\reg_accum_reg[30]_0 ({inst_linecalc_pair6_n_12,inst_linecalc_pair6_n_13,inst_linecalc_pair6_n_14,inst_linecalc_pair6_n_15}),
        .reg_add_reg(reg_add_reg_8),
        .reg_add_reg_0(reg_add_reg_9),
        .\reg_mb_reg[0]_0 (\reg_mb_reg[0]_4 ),
        .\reg_mb_reg[10]_0 (\reg_mb_reg[10]_4 ),
        .\reg_mb_reg[11]_0 (\reg_mb_reg[11]_4 ),
        .\reg_mb_reg[12]_0 (\reg_mb_reg[12]_4 ),
        .\reg_mb_reg[13]_0 (\reg_mb_reg[13]_4 ),
        .\reg_mb_reg[14]_0 (\reg_mb_reg[14]_4 ),
        .\reg_mb_reg[15]_0 (\reg_mb_reg[15]_4 ),
        .\reg_mb_reg[15]_1 (\reg_mb_reg[15]_9 ),
        .\reg_mb_reg[1]_0 (\reg_mb_reg[1]_4 ),
        .\reg_mb_reg[2]_0 (\reg_mb_reg[2]_4 ),
        .\reg_mb_reg[3]_0 (\reg_mb_reg[3]_4 ),
        .\reg_mb_reg[4]_0 (\reg_mb_reg[4]_4 ),
        .\reg_mb_reg[5]_0 (\reg_mb_reg[5]_4 ),
        .\reg_mb_reg[6]_0 (\reg_mb_reg[6]_4 ),
        .\reg_mb_reg[7]_0 (\reg_mb_reg[7]_4 ),
        .\reg_mb_reg[8]_0 (\reg_mb_reg[8]_4 ),
        .\reg_mb_reg[9]_0 (\reg_mb_reg[9]_4 ),
        .reg_sub_reg({reg_sub_reg_9,reg_sub_reg_7[2],reg_sub_reg[4:0]}),
        .reg_sum(reg_sum),
        .sel(sel),
        .semi_1(semi_1),
        .sw_reg(sw_reg));
  linecalc_pair_5 inst_linecalc_pair7
       (.A({reg_sub_reg_11[2],reg_sub_reg[4:0]}),
        .B(B),
        .CEA2_2(CEA2_2),
        .CEC(CEC),
        .DOA(DOA),
        .DOB(DOB[31:16]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fit_err(err_7),
        .p_0_in(p_0_in),
        .reg_add_reg(reg_add_reg_10),
        .reg_add_reg_0(reg_add_reg_11),
        .\reg_mb_reg[0]_0 (\reg_mb_reg[0]_5 ),
        .\reg_mb_reg[0]_1 (\reg_mb_reg[15]_10 ),
        .\reg_mb_reg[10]_0 (\reg_mb_reg[10]_5 ),
        .\reg_mb_reg[11]_0 (\reg_mb_reg[11]_5 ),
        .\reg_mb_reg[12]_0 (\reg_mb_reg[12]_5 ),
        .\reg_mb_reg[13]_0 (\reg_mb_reg[13]_5 ),
        .\reg_mb_reg[14]_0 (\reg_mb_reg[14]_5 ),
        .\reg_mb_reg[15]_0 (\reg_mb_reg[15]_5 ),
        .\reg_mb_reg[1]_0 (\reg_mb_reg[1]_5 ),
        .\reg_mb_reg[2]_0 (\reg_mb_reg[2]_5 ),
        .\reg_mb_reg[3]_0 (\reg_mb_reg[3]_5 ),
        .\reg_mb_reg[4]_0 (\reg_mb_reg[4]_5 ),
        .\reg_mb_reg[5]_0 (\reg_mb_reg[5]_5 ),
        .\reg_mb_reg[6]_0 (\reg_mb_reg[6]_5 ),
        .\reg_mb_reg[7]_0 (\reg_mb_reg[7]_5 ),
        .\reg_mb_reg[8]_0 (\reg_mb_reg[8]_5 ),
        .\reg_mb_reg[9]_0 (\reg_mb_reg[9]_5 ),
        .reg_sub_reg(reg_sub_reg_10),
        .reg_sub_reg_0(reg_sub_reg_11[1:0]),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_pair_6 inst_linecalc_pair8
       (.A({reg_sub_reg_12,reg_sub_reg_10[2]}),
        .B(B),
        .CEA2_2(CEA2_2),
        .CEC(CEC),
        .CO(inst_linecalc_pair8_n_16),
        .DOA(DOA[31:16]),
        .DOB(DOB),
        .S({inst_linecalc_pair6_n_0,inst_linecalc_pair6_n_1,inst_linecalc_pair6_n_2,inst_linecalc_pair6_n_3}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fit_err({err_8[31],err_8[29],err_8[27],err_8[25],err_8[23],err_8[21],err_8[19],err_8[17],err_8[15],err_8[13],err_8[11],err_8[9],err_8[7],err_8[5],err_8[3],err_8[1]}),
        .\led[6] (p_0_in_0),
        .led_OBUF(led_OBUF[7:6]),
        .\led_OBUF[5]_inst_i_1 ({inst_linecalc_pair6_n_12,inst_linecalc_pair6_n_13,inst_linecalc_pair6_n_14,inst_linecalc_pair6_n_15}),
        .\led_OBUF[7]_inst_i_14_0 ({inst_linecalc_pair6_n_4,inst_linecalc_pair6_n_5,inst_linecalc_pair6_n_6,inst_linecalc_pair6_n_7}),
        .\led_OBUF[7]_inst_i_3_0 ({inst_linecalc_pair6_n_8,inst_linecalc_pair6_n_9,inst_linecalc_pair6_n_10,inst_linecalc_pair6_n_11}),
        .p_0_in(p_0_in),
        .quart_3(quart_3),
        .quart_4(quart_4),
        .\reg_accum_reg[30]_0 (inst_linecalc_pair8_n_51),
        .reg_add_reg(reg_add_reg_12),
        .reg_add_reg_0(reg_add_reg_13),
        .\reg_mb_reg[0]_0 (\reg_mb_reg[0]_6 ),
        .\reg_mb_reg[10]_0 (\reg_mb_reg[10]_6 ),
        .\reg_mb_reg[11]_0 (\reg_mb_reg[11]_6 ),
        .\reg_mb_reg[12]_0 (\reg_mb_reg[12]_6 ),
        .\reg_mb_reg[13]_0 (\reg_mb_reg[13]_6 ),
        .\reg_mb_reg[14]_0 (\reg_mb_reg[14]_6 ),
        .\reg_mb_reg[15]_0 (\reg_mb_reg[15]_6 ),
        .\reg_mb_reg[15]_1 (\reg_mb_reg[15]_10 ),
        .\reg_mb_reg[1]_0 (\reg_mb_reg[1]_6 ),
        .\reg_mb_reg[2]_0 (\reg_mb_reg[2]_6 ),
        .\reg_mb_reg[3]_0 (\reg_mb_reg[3]_6 ),
        .\reg_mb_reg[4]_0 (\reg_mb_reg[4]_6 ),
        .\reg_mb_reg[5]_0 (\reg_mb_reg[5]_6 ),
        .\reg_mb_reg[6]_0 (\reg_mb_reg[6]_6 ),
        .\reg_mb_reg[7]_0 (\reg_mb_reg[7]_6 ),
        .\reg_mb_reg[8]_0 (\reg_mb_reg[8]_6 ),
        .\reg_mb_reg[9]_0 (\reg_mb_reg[9]_6 ),
        .reg_sub_reg({reg_sub_reg_13,reg_sub_reg_11[2],reg_sub_reg[4:0]}),
        .reg_sum(reg_sum),
        .\res[15]_i_3 (err_7),
        .sel(sel));
endmodule

module disp7
   (dp_OBUF,
    an_OBUF,
    seg_OBUF,
    btnLreg,
    btnDreg,
    btnRreg,
    btnUreg,
    Q,
    \seg_OBUF[3]_inst_i_1_0 ,
    \seg_OBUF[6]_inst_i_1_0 ,
    \seg_OBUF[0]_inst_i_1_0 ,
    \seg_OBUF[1]_inst_i_1_0 ,
    \seg_OBUF[5]_inst_i_1_0 ,
    \seg_OBUF[3]_inst_i_1_1 ,
    \seg_OBUF[6]_inst_i_1_1 ,
    \seg_OBUF[0]_inst_i_1_1 ,
    \seg_OBUF[1]_inst_i_1_1 ,
    \seg_OBUF[5]_inst_i_1_1 ,
    \seg_OBUF[2]_inst_i_1_0 ,
    \seg_OBUF[4]_inst_i_1_0 ,
    \seg_OBUF[4]_inst_i_1_1 ,
    \seg_OBUF[2]_inst_i_1_1 ,
    CLK);
  output dp_OBUF;
  output [3:0]an_OBUF;
  output [6:0]seg_OBUF;
  input btnLreg;
  input btnDreg;
  input btnRreg;
  input btnUreg;
  input [7:0]Q;
  input \seg_OBUF[3]_inst_i_1_0 ;
  input \seg_OBUF[6]_inst_i_1_0 ;
  input \seg_OBUF[0]_inst_i_1_0 ;
  input \seg_OBUF[1]_inst_i_1_0 ;
  input \seg_OBUF[5]_inst_i_1_0 ;
  input \seg_OBUF[3]_inst_i_1_1 ;
  input \seg_OBUF[6]_inst_i_1_1 ;
  input \seg_OBUF[0]_inst_i_1_1 ;
  input \seg_OBUF[1]_inst_i_1_1 ;
  input \seg_OBUF[5]_inst_i_1_1 ;
  input \seg_OBUF[2]_inst_i_1_0 ;
  input \seg_OBUF[4]_inst_i_1_0 ;
  input \seg_OBUF[4]_inst_i_1_1 ;
  input \seg_OBUF[2]_inst_i_1_1 ;
  input CLK;

  wire CLK;
  wire [7:0]Q;
  wire [3:0]an_OBUF;
  wire btnDreg;
  wire btnLreg;
  wire btnRreg;
  wire btnUreg;
  wire dp_OBUF;
  wire [1:0]ndisp;
  wire [1:0]plusOp;
  wire [6:0]seg_OBUF;
  wire \seg_OBUF[0]_inst_i_1_0 ;
  wire \seg_OBUF[0]_inst_i_1_1 ;
  wire \seg_OBUF[0]_inst_i_2_n_0 ;
  wire \seg_OBUF[0]_inst_i_3_n_0 ;
  wire \seg_OBUF[1]_inst_i_1_0 ;
  wire \seg_OBUF[1]_inst_i_1_1 ;
  wire \seg_OBUF[1]_inst_i_2_n_0 ;
  wire \seg_OBUF[1]_inst_i_3_n_0 ;
  wire \seg_OBUF[2]_inst_i_1_0 ;
  wire \seg_OBUF[2]_inst_i_1_1 ;
  wire \seg_OBUF[2]_inst_i_2_n_0 ;
  wire \seg_OBUF[2]_inst_i_3_n_0 ;
  wire \seg_OBUF[3]_inst_i_1_0 ;
  wire \seg_OBUF[3]_inst_i_1_1 ;
  wire \seg_OBUF[3]_inst_i_2_n_0 ;
  wire \seg_OBUF[3]_inst_i_3_n_0 ;
  wire \seg_OBUF[4]_inst_i_1_0 ;
  wire \seg_OBUF[4]_inst_i_1_1 ;
  wire \seg_OBUF[4]_inst_i_2_n_0 ;
  wire \seg_OBUF[4]_inst_i_3_n_0 ;
  wire \seg_OBUF[5]_inst_i_1_0 ;
  wire \seg_OBUF[5]_inst_i_1_1 ;
  wire \seg_OBUF[5]_inst_i_2_n_0 ;
  wire \seg_OBUF[5]_inst_i_3_n_0 ;
  wire \seg_OBUF[6]_inst_i_1_0 ;
  wire \seg_OBUF[6]_inst_i_1_1 ;
  wire \seg_OBUF[6]_inst_i_2_n_0 ;
  wire \seg_OBUF[6]_inst_i_3_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \an_OBUF[0]_inst_i_1 
       (.I0(ndisp[0]),
        .I1(ndisp[1]),
        .O(an_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \an_OBUF[1]_inst_i_1 
       (.I0(ndisp[1]),
        .I1(ndisp[0]),
        .O(an_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \an_OBUF[2]_inst_i_1 
       (.I0(ndisp[0]),
        .I1(ndisp[1]),
        .O(an_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \an_OBUF[3]_inst_i_1 
       (.I0(ndisp[0]),
        .I1(ndisp[1]),
        .O(an_OBUF[3]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    dp_OBUF_inst_i_1
       (.I0(btnLreg),
        .I1(btnDreg),
        .I2(ndisp[1]),
        .I3(btnRreg),
        .I4(ndisp[0]),
        .I5(btnUreg),
        .O(dp_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ndisp[0]_i_1 
       (.I0(ndisp[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ndisp[1]_i_1 
       (.I0(ndisp[1]),
        .I1(ndisp[0]),
        .O(plusOp[1]));
  FDRE #(
    .INIT(1'b0)) 
    \ndisp_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(ndisp[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ndisp_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(ndisp[1]),
        .R(1'b0));
  MUXF7 \seg_OBUF[0]_inst_i_1 
       (.I0(\seg_OBUF[0]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[0]_inst_i_3_n_0 ),
        .O(seg_OBUF[0]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h2094FFFF20940000)) 
    \seg_OBUF[0]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[0]_inst_i_1_1 ),
        .O(\seg_OBUF[0]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2094FFFF20940000)) 
    \seg_OBUF[0]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[0]_inst_i_1_0 ),
        .O(\seg_OBUF[0]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[1]_inst_i_1 
       (.I0(\seg_OBUF[1]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[1]_inst_i_3_n_0 ),
        .O(seg_OBUF[1]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h9E80FFFF9E800000)) 
    \seg_OBUF[1]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[1]_inst_i_1_1 ),
        .O(\seg_OBUF[1]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB680FFFFB6800000)) 
    \seg_OBUF[1]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[1]_inst_i_1_0 ),
        .O(\seg_OBUF[1]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[2]_inst_i_1 
       (.I0(\seg_OBUF[2]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[2]_inst_i_3_n_0 ),
        .O(seg_OBUF[2]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'hA210FFFFA2100000)) 
    \seg_OBUF[2]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[2]_inst_i_1_1 ),
        .O(\seg_OBUF[2]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA210FFFFA2100000)) 
    \seg_OBUF[2]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[2]_inst_i_1_0 ),
        .O(\seg_OBUF[2]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[3]_inst_i_1 
       (.I0(\seg_OBUF[3]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[3]_inst_i_3_n_0 ),
        .O(seg_OBUF[3]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'hC214FFFFC2140000)) 
    \seg_OBUF[3]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[3]_inst_i_1_1 ),
        .O(\seg_OBUF[3]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC214FFFFC2140000)) 
    \seg_OBUF[3]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[3]_inst_i_1_0 ),
        .O(\seg_OBUF[3]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[4]_inst_i_1 
       (.I0(\seg_OBUF[4]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[4]_inst_i_3_n_0 ),
        .O(seg_OBUF[4]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h5710FFFF57100000)) 
    \seg_OBUF[4]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[4]_inst_i_1_1 ),
        .O(\seg_OBUF[4]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5710FFFF57100000)) 
    \seg_OBUF[4]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[4]_inst_i_1_0 ),
        .O(\seg_OBUF[4]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[5]_inst_i_1 
       (.I0(\seg_OBUF[5]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[5]_inst_i_3_n_0 ),
        .O(seg_OBUF[5]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h5190FFFF51900000)) 
    \seg_OBUF[5]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[5]_inst_i_1_1 ),
        .O(\seg_OBUF[5]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5910FFFF59100000)) 
    \seg_OBUF[5]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[5]_inst_i_1_0 ),
        .O(\seg_OBUF[5]_inst_i_3_n_0 ));
  MUXF7 \seg_OBUF[6]_inst_i_1 
       (.I0(\seg_OBUF[6]_inst_i_2_n_0 ),
        .I1(\seg_OBUF[6]_inst_i_3_n_0 ),
        .O(seg_OBUF[6]),
        .S(ndisp[1]));
  LUT6 #(
    .INIT(64'h4025FFFF40250000)) 
    \seg_OBUF[6]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[6]_inst_i_1_1 ),
        .O(\seg_OBUF[6]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4025FFFF40250000)) 
    \seg_OBUF[6]_inst_i_3 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(ndisp[0]),
        .I5(\seg_OBUF[6]_inst_i_1_0 ),
        .O(\seg_OBUF[6]_inst_i_3_n_0 ));
endmodule

(* NotValidForBitStream *)
module fpga_basicIO
   (clk,
    btnU,
    btnL,
    btnC,
    btnR,
    btnD,
    sw,
    led,
    an,
    seg,
    dp);
  input clk;
  input btnU;
  input btnL;
  input btnC;
  input btnR;
  input btnD;
  input [15:0]sw;
  output [15:0]led;
  output [3:0]an;
  output [6:0]seg;
  output dp;

  wire [3:0]an;
  wire [3:0]an_OBUF;
  wire btnD;
  wire btnD_IBUF;
  wire btnDreg;
  wire btnL;
  wire btnL_IBUF;
  wire btnLreg;
  wire btnR;
  wire btnR_IBUF;
  wire btnRreg;
  wire btnU;
  wire btnU_IBUF;
  wire btnUreg;
  wire clk;
  wire clk10hz;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire dclk;
  wire dp;
  wire dp_OBUF;
  wire inst_circuit_n_0;
  wire inst_circuit_n_1;
  wire inst_circuit_n_10;
  wire inst_circuit_n_11;
  wire inst_circuit_n_12;
  wire inst_circuit_n_13;
  wire inst_circuit_n_14;
  wire inst_circuit_n_15;
  wire inst_circuit_n_2;
  wire inst_circuit_n_3;
  wire inst_circuit_n_4;
  wire inst_circuit_n_5;
  wire inst_circuit_n_6;
  wire inst_circuit_n_7;
  wire inst_circuit_n_8;
  wire inst_circuit_n_9;
  wire [15:0]led;
  wire [7:0]led_OBUF;
  wire \res_reg_n_0_[0] ;
  wire \res_reg_n_0_[10] ;
  wire \res_reg_n_0_[11] ;
  wire \res_reg_n_0_[12] ;
  wire \res_reg_n_0_[13] ;
  wire \res_reg_n_0_[14] ;
  wire \res_reg_n_0_[15] ;
  wire \res_reg_n_0_[1] ;
  wire \res_reg_n_0_[2] ;
  wire \res_reg_n_0_[3] ;
  wire \res_reg_n_0_[8] ;
  wire \res_reg_n_0_[9] ;
  wire [6:0]seg;
  wire [6:0]seg_OBUF;
  wire \seg_OBUF[0]_inst_i_4_n_0 ;
  wire \seg_OBUF[0]_inst_i_5_n_0 ;
  wire \seg_OBUF[1]_inst_i_4_n_0 ;
  wire \seg_OBUF[1]_inst_i_5_n_0 ;
  wire \seg_OBUF[2]_inst_i_4_n_0 ;
  wire \seg_OBUF[2]_inst_i_5_n_0 ;
  wire \seg_OBUF[3]_inst_i_4_n_0 ;
  wire \seg_OBUF[3]_inst_i_5_n_0 ;
  wire \seg_OBUF[4]_inst_i_4_n_0 ;
  wire \seg_OBUF[4]_inst_i_5_n_0 ;
  wire \seg_OBUF[5]_inst_i_4_n_0 ;
  wire \seg_OBUF[5]_inst_i_5_n_0 ;
  wire \seg_OBUF[6]_inst_i_4_n_0 ;
  wire \seg_OBUF[6]_inst_i_5_n_0 ;
  wire [3:0]sel0;
  wire [15:0]sw;
  wire [0:0]sw_IBUF;
  wire sw_reg;

initial begin
 $sdf_annotate("circuit_tb_time_synth.sdf",,,,"tool_control");
end
  OBUF \an_OBUF[0]_inst 
       (.I(an_OBUF[0]),
        .O(an[0]));
  OBUF \an_OBUF[1]_inst 
       (.I(an_OBUF[1]),
        .O(an[1]));
  OBUF \an_OBUF[2]_inst 
       (.I(an_OBUF[2]),
        .O(an[2]));
  OBUF \an_OBUF[3]_inst 
       (.I(an_OBUF[3]),
        .O(an[3]));
  IBUF btnD_IBUF_inst
       (.I(btnD),
        .O(btnD_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    btnDreg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(btnD_IBUF),
        .Q(btnDreg),
        .R(1'b0));
  IBUF btnL_IBUF_inst
       (.I(btnL),
        .O(btnL_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    btnLreg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(btnL_IBUF),
        .Q(btnLreg),
        .R(1'b0));
  IBUF btnR_IBUF_inst
       (.I(btnR),
        .O(btnR_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    btnRreg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(btnR_IBUF),
        .Q(btnRreg),
        .R(1'b0));
  IBUF btnU_IBUF_inst
       (.I(btnU),
        .O(btnU_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    btnUreg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(btnU_IBUF),
        .Q(btnUreg),
        .R(1'b0));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  OBUF dp_OBUF_inst
       (.I(dp_OBUF),
        .O(dp));
  circuit inst_circuit
       (.D({inst_circuit_n_0,inst_circuit_n_1,inst_circuit_n_2,inst_circuit_n_3,inst_circuit_n_4,inst_circuit_n_5,inst_circuit_n_6,inst_circuit_n_7,inst_circuit_n_8,inst_circuit_n_9,inst_circuit_n_10,inst_circuit_n_11,inst_circuit_n_12,inst_circuit_n_13,inst_circuit_n_14,inst_circuit_n_15}),
        .btnDreg(btnDreg),
        .btnRreg(btnRreg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .led_OBUF(led_OBUF),
        .sw_reg(sw_reg));
  clkdiv inst_clkdiv
       (.CLK(dclk),
        .clk10hz(clk10hz),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  disp7 inst_disp7
       (.CLK(dclk),
        .Q({\res_reg_n_0_[15] ,\res_reg_n_0_[14] ,\res_reg_n_0_[13] ,\res_reg_n_0_[12] ,sel0}),
        .an_OBUF(an_OBUF),
        .btnDreg(btnDreg),
        .btnLreg(btnLreg),
        .btnRreg(btnRreg),
        .btnUreg(btnUreg),
        .dp_OBUF(dp_OBUF),
        .seg_OBUF(seg_OBUF),
        .\seg_OBUF[0]_inst_i_1_0 (\seg_OBUF[0]_inst_i_5_n_0 ),
        .\seg_OBUF[0]_inst_i_1_1 (\seg_OBUF[0]_inst_i_4_n_0 ),
        .\seg_OBUF[1]_inst_i_1_0 (\seg_OBUF[1]_inst_i_5_n_0 ),
        .\seg_OBUF[1]_inst_i_1_1 (\seg_OBUF[1]_inst_i_4_n_0 ),
        .\seg_OBUF[2]_inst_i_1_0 (\seg_OBUF[2]_inst_i_5_n_0 ),
        .\seg_OBUF[2]_inst_i_1_1 (\seg_OBUF[2]_inst_i_4_n_0 ),
        .\seg_OBUF[3]_inst_i_1_0 (\seg_OBUF[3]_inst_i_5_n_0 ),
        .\seg_OBUF[3]_inst_i_1_1 (\seg_OBUF[3]_inst_i_4_n_0 ),
        .\seg_OBUF[4]_inst_i_1_0 (\seg_OBUF[4]_inst_i_5_n_0 ),
        .\seg_OBUF[4]_inst_i_1_1 (\seg_OBUF[4]_inst_i_4_n_0 ),
        .\seg_OBUF[5]_inst_i_1_0 (\seg_OBUF[5]_inst_i_5_n_0 ),
        .\seg_OBUF[5]_inst_i_1_1 (\seg_OBUF[5]_inst_i_4_n_0 ),
        .\seg_OBUF[6]_inst_i_1_0 (\seg_OBUF[6]_inst_i_5_n_0 ),
        .\seg_OBUF[6]_inst_i_1_1 (\seg_OBUF[6]_inst_i_4_n_0 ));
  OBUF \led_OBUF[0]_inst 
       (.I(led_OBUF[0]),
        .O(led[0]));
  OBUF \led_OBUF[10]_inst 
       (.I(1'b0),
        .O(led[10]));
  OBUF \led_OBUF[11]_inst 
       (.I(1'b0),
        .O(led[11]));
  OBUF \led_OBUF[12]_inst 
       (.I(1'b0),
        .O(led[12]));
  OBUF \led_OBUF[13]_inst 
       (.I(1'b0),
        .O(led[13]));
  OBUF \led_OBUF[14]_inst 
       (.I(1'b0),
        .O(led[14]));
  OBUF \led_OBUF[15]_inst 
       (.I(1'b0),
        .O(led[15]));
  OBUF \led_OBUF[1]_inst 
       (.I(led_OBUF[1]),
        .O(led[1]));
  OBUF \led_OBUF[2]_inst 
       (.I(led_OBUF[2]),
        .O(led[2]));
  OBUF \led_OBUF[3]_inst 
       (.I(led_OBUF[3]),
        .O(led[3]));
  OBUF \led_OBUF[4]_inst 
       (.I(led_OBUF[4]),
        .O(led[4]));
  OBUF \led_OBUF[5]_inst 
       (.I(led_OBUF[5]),
        .O(led[5]));
  OBUF \led_OBUF[6]_inst 
       (.I(led_OBUF[6]),
        .O(led[6]));
  OBUF \led_OBUF[7]_inst 
       (.I(led_OBUF[7]),
        .O(led[7]));
  OBUF \led_OBUF[8]_inst 
       (.I(1'b0),
        .O(led[8]));
  OBUF \led_OBUF[9]_inst 
       (.I(1'b0),
        .O(led[9]));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[0] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_15),
        .Q(\res_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[10] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_5),
        .Q(\res_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[11] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_4),
        .Q(\res_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[12] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_3),
        .Q(\res_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[13] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_2),
        .Q(\res_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[14] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_1),
        .Q(\res_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[15] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_0),
        .Q(\res_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[1] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_14),
        .Q(\res_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[2] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_13),
        .Q(\res_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[3] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_12),
        .Q(\res_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[4] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_11),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[5] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_10),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[6] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_9),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[7] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_8),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[8] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_7),
        .Q(\res_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \res_reg[9] 
       (.C(clk10hz),
        .CE(1'b1),
        .D(inst_circuit_n_6),
        .Q(\res_reg_n_0_[9] ),
        .R(1'b0));
  OBUF \seg_OBUF[0]_inst 
       (.I(seg_OBUF[0]),
        .O(seg[0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h2094)) 
    \seg_OBUF[0]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[2] ),
        .I2(\res_reg_n_0_[0] ),
        .I3(\res_reg_n_0_[1] ),
        .O(\seg_OBUF[0]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h2094)) 
    \seg_OBUF[0]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[10] ),
        .I2(\res_reg_n_0_[8] ),
        .I3(\res_reg_n_0_[9] ),
        .O(\seg_OBUF[0]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[1]_inst 
       (.I(seg_OBUF[1]),
        .O(seg[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h9E80)) 
    \seg_OBUF[1]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[1] ),
        .I2(\res_reg_n_0_[0] ),
        .I3(\res_reg_n_0_[2] ),
        .O(\seg_OBUF[1]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h9E80)) 
    \seg_OBUF[1]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[9] ),
        .I2(\res_reg_n_0_[8] ),
        .I3(\res_reg_n_0_[10] ),
        .O(\seg_OBUF[1]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[2]_inst 
       (.I(seg_OBUF[2]),
        .O(seg[2]));
  LUT4 #(
    .INIT(16'hA210)) 
    \seg_OBUF[2]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[0] ),
        .I2(\res_reg_n_0_[1] ),
        .I3(\res_reg_n_0_[2] ),
        .O(\seg_OBUF[2]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA210)) 
    \seg_OBUF[2]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[8] ),
        .I2(\res_reg_n_0_[9] ),
        .I3(\res_reg_n_0_[10] ),
        .O(\seg_OBUF[2]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[3]_inst 
       (.I(seg_OBUF[3]),
        .O(seg[3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hC214)) 
    \seg_OBUF[3]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[2] ),
        .I2(\res_reg_n_0_[0] ),
        .I3(\res_reg_n_0_[1] ),
        .O(\seg_OBUF[3]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hC214)) 
    \seg_OBUF[3]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[10] ),
        .I2(\res_reg_n_0_[8] ),
        .I3(\res_reg_n_0_[9] ),
        .O(\seg_OBUF[3]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[4]_inst 
       (.I(seg_OBUF[4]),
        .O(seg[4]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h5710)) 
    \seg_OBUF[4]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[1] ),
        .I2(\res_reg_n_0_[2] ),
        .I3(\res_reg_n_0_[0] ),
        .O(\seg_OBUF[4]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h5710)) 
    \seg_OBUF[4]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[9] ),
        .I2(\res_reg_n_0_[10] ),
        .I3(\res_reg_n_0_[8] ),
        .O(\seg_OBUF[4]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[5]_inst 
       (.I(seg_OBUF[5]),
        .O(seg[5]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h5190)) 
    \seg_OBUF[5]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[2] ),
        .I2(\res_reg_n_0_[0] ),
        .I3(\res_reg_n_0_[1] ),
        .O(\seg_OBUF[5]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h5190)) 
    \seg_OBUF[5]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[10] ),
        .I2(\res_reg_n_0_[8] ),
        .I3(\res_reg_n_0_[9] ),
        .O(\seg_OBUF[5]_inst_i_5_n_0 ));
  OBUF \seg_OBUF[6]_inst 
       (.I(seg_OBUF[6]),
        .O(seg[6]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h4025)) 
    \seg_OBUF[6]_inst_i_4 
       (.I0(\res_reg_n_0_[3] ),
        .I1(\res_reg_n_0_[0] ),
        .I2(\res_reg_n_0_[2] ),
        .I3(\res_reg_n_0_[1] ),
        .O(\seg_OBUF[6]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h4025)) 
    \seg_OBUF[6]_inst_i_5 
       (.I0(\res_reg_n_0_[11] ),
        .I1(\res_reg_n_0_[8] ),
        .I2(\res_reg_n_0_[10] ),
        .I3(\res_reg_n_0_[9] ),
        .O(\seg_OBUF[6]_inst_i_5_n_0 ));
  IBUF \sw_IBUF[0]_inst 
       (.I(sw[0]),
        .O(sw_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    sw_reg_reg
       (.C(clk10hz),
        .CE(1'b1),
        .D(sw_IBUF),
        .Q(sw_reg),
        .R(1'b0));
endmodule

module linecalc
   (Q,
    CEA2_2,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOA,
    reg_add_reg_0,
    reg_add_reg_1,
    B,
    reg_sub_reg_0);
  output [27:0]Q;
  input CEA2_2;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOA;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [9:0]B;
  input [7:0]reg_sub_reg_0;

  wire [9:0]B;
  wire CEA2_2;
  wire CEC;
  wire [15:0]DOA;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire \reg_abs[10]_i_1__6_n_0 ;
  wire \reg_abs[11]_i_1__6_n_0 ;
  wire \reg_abs[12]_i_1__6_n_0 ;
  wire \reg_abs[12]_i_3__6_n_0 ;
  wire \reg_abs[12]_i_4__6_n_0 ;
  wire \reg_abs[12]_i_5__6_n_0 ;
  wire \reg_abs[12]_i_6__6_n_0 ;
  wire \reg_abs[13]_i_1__6_n_0 ;
  wire \reg_abs[14]_i_1__6_n_0 ;
  wire \reg_abs[15]_i_1__6_n_0 ;
  wire \reg_abs[16]_i_1__6_n_0 ;
  wire \reg_abs[16]_i_3__6_n_0 ;
  wire \reg_abs[16]_i_4__6_n_0 ;
  wire \reg_abs[16]_i_5__6_n_0 ;
  wire \reg_abs[16]_i_6__6_n_0 ;
  wire \reg_abs[17]_i_1__6_n_0 ;
  wire \reg_abs[18]_i_1__6_n_0 ;
  wire \reg_abs[19]_i_1__6_n_0 ;
  wire \reg_abs[20]_i_1__6_n_0 ;
  wire \reg_abs[20]_i_3__6_n_0 ;
  wire \reg_abs[20]_i_4__6_n_0 ;
  wire \reg_abs[20]_i_5__6_n_0 ;
  wire \reg_abs[20]_i_6__6_n_0 ;
  wire \reg_abs[21]_i_1__6_n_0 ;
  wire \reg_abs[22]_i_1__6_n_0 ;
  wire \reg_abs[23]_i_1__6_n_0 ;
  wire \reg_abs[24]_i_1__6_n_0 ;
  wire \reg_abs[24]_i_3__6_n_0 ;
  wire \reg_abs[24]_i_4__6_n_0 ;
  wire \reg_abs[24]_i_5__6_n_0 ;
  wire \reg_abs[24]_i_6__6_n_0 ;
  wire \reg_abs[25]_i_1__6_n_0 ;
  wire \reg_abs[26]_i_1__6_n_0 ;
  wire \reg_abs[27]_i_1__6_n_0 ;
  wire \reg_abs[28]_i_1__6_n_0 ;
  wire \reg_abs[28]_i_3__6_n_0 ;
  wire \reg_abs[28]_i_4__6_n_0 ;
  wire \reg_abs[28]_i_5__6_n_0 ;
  wire \reg_abs[28]_i_6__6_n_0 ;
  wire \reg_abs[29]_i_1__6_n_0 ;
  wire \reg_abs[30]_i_1__6_n_0 ;
  wire \reg_abs[31]_i_1__14_n_0 ;
  wire \reg_abs[31]_i_3__6_n_0 ;
  wire \reg_abs[31]_i_4__6_n_0 ;
  wire \reg_abs[31]_i_5__6_n_0 ;
  wire \reg_abs[4]_i_1__6_n_0 ;
  wire \reg_abs[4]_i_3__6_n_0 ;
  wire \reg_abs[4]_i_4__6_n_0 ;
  wire \reg_abs[4]_i_5__6_n_0 ;
  wire \reg_abs[4]_i_6__6_n_0 ;
  wire \reg_abs[4]_i_7__6_n_0 ;
  wire \reg_abs[5]_i_1__6_n_0 ;
  wire \reg_abs[6]_i_1__6_n_0 ;
  wire \reg_abs[7]_i_1__6_n_0 ;
  wire \reg_abs[8]_i_1__6_n_0 ;
  wire \reg_abs[8]_i_3__6_n_0 ;
  wire \reg_abs[8]_i_4__6_n_0 ;
  wire \reg_abs[8]_i_5__6_n_0 ;
  wire \reg_abs[8]_i_6__6_n_0 ;
  wire \reg_abs[9]_i_1__6_n_0 ;
  wire \reg_abs_reg[12]_i_2__14_n_0 ;
  wire \reg_abs_reg[12]_i_2__14_n_1 ;
  wire \reg_abs_reg[12]_i_2__14_n_2 ;
  wire \reg_abs_reg[12]_i_2__14_n_3 ;
  wire \reg_abs_reg[12]_i_2__14_n_4 ;
  wire \reg_abs_reg[12]_i_2__14_n_5 ;
  wire \reg_abs_reg[12]_i_2__14_n_6 ;
  wire \reg_abs_reg[12]_i_2__14_n_7 ;
  wire \reg_abs_reg[16]_i_2__14_n_0 ;
  wire \reg_abs_reg[16]_i_2__14_n_1 ;
  wire \reg_abs_reg[16]_i_2__14_n_2 ;
  wire \reg_abs_reg[16]_i_2__14_n_3 ;
  wire \reg_abs_reg[16]_i_2__14_n_4 ;
  wire \reg_abs_reg[16]_i_2__14_n_5 ;
  wire \reg_abs_reg[16]_i_2__14_n_6 ;
  wire \reg_abs_reg[16]_i_2__14_n_7 ;
  wire \reg_abs_reg[20]_i_2__14_n_0 ;
  wire \reg_abs_reg[20]_i_2__14_n_1 ;
  wire \reg_abs_reg[20]_i_2__14_n_2 ;
  wire \reg_abs_reg[20]_i_2__14_n_3 ;
  wire \reg_abs_reg[20]_i_2__14_n_4 ;
  wire \reg_abs_reg[20]_i_2__14_n_5 ;
  wire \reg_abs_reg[20]_i_2__14_n_6 ;
  wire \reg_abs_reg[20]_i_2__14_n_7 ;
  wire \reg_abs_reg[24]_i_2__14_n_0 ;
  wire \reg_abs_reg[24]_i_2__14_n_1 ;
  wire \reg_abs_reg[24]_i_2__14_n_2 ;
  wire \reg_abs_reg[24]_i_2__14_n_3 ;
  wire \reg_abs_reg[24]_i_2__14_n_4 ;
  wire \reg_abs_reg[24]_i_2__14_n_5 ;
  wire \reg_abs_reg[24]_i_2__14_n_6 ;
  wire \reg_abs_reg[24]_i_2__14_n_7 ;
  wire \reg_abs_reg[28]_i_2__14_n_0 ;
  wire \reg_abs_reg[28]_i_2__14_n_1 ;
  wire \reg_abs_reg[28]_i_2__14_n_2 ;
  wire \reg_abs_reg[28]_i_2__14_n_3 ;
  wire \reg_abs_reg[28]_i_2__14_n_4 ;
  wire \reg_abs_reg[28]_i_2__14_n_5 ;
  wire \reg_abs_reg[28]_i_2__14_n_6 ;
  wire \reg_abs_reg[28]_i_2__14_n_7 ;
  wire \reg_abs_reg[31]_i_2__14_n_2 ;
  wire \reg_abs_reg[31]_i_2__14_n_3 ;
  wire \reg_abs_reg[31]_i_2__14_n_5 ;
  wire \reg_abs_reg[31]_i_2__14_n_6 ;
  wire \reg_abs_reg[31]_i_2__14_n_7 ;
  wire \reg_abs_reg[4]_i_2__14_n_0 ;
  wire \reg_abs_reg[4]_i_2__14_n_1 ;
  wire \reg_abs_reg[4]_i_2__14_n_2 ;
  wire \reg_abs_reg[4]_i_2__14_n_3 ;
  wire \reg_abs_reg[4]_i_2__14_n_4 ;
  wire \reg_abs_reg[8]_i_2__14_n_0 ;
  wire \reg_abs_reg[8]_i_2__14_n_1 ;
  wire \reg_abs_reg[8]_i_2__14_n_2 ;
  wire \reg_abs_reg[8]_i_2__14_n_3 ;
  wire \reg_abs_reg[8]_i_2__14_n_4 ;
  wire \reg_abs_reg[8]_i_2__14_n_5 ;
  wire \reg_abs_reg[8]_i_2__14_n_6 ;
  wire \reg_abs_reg[8]_i_2__14_n_7 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [7:0]reg_sub_reg_0;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__14_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__14_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__14_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__6 
       (.I0(reg_sub_reg__0[10]),
        .I1(\reg_abs_reg[12]_i_2__14_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[10]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__6 
       (.I0(reg_sub_reg__0[11]),
        .I1(\reg_abs_reg[12]_i_2__14_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[11]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__6 
       (.I0(reg_sub_reg__0[12]),
        .I1(\reg_abs_reg[12]_i_2__14_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[12]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__6 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__6 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__6 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__6 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__6 
       (.I0(reg_sub_reg__0[13]),
        .I1(\reg_abs_reg[16]_i_2__14_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[13]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__6 
       (.I0(reg_sub_reg__0[14]),
        .I1(\reg_abs_reg[16]_i_2__14_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[14]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__6 
       (.I0(reg_sub_reg__0[15]),
        .I1(\reg_abs_reg[16]_i_2__14_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[15]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__6 
       (.I0(reg_sub_reg__0[16]),
        .I1(\reg_abs_reg[16]_i_2__14_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[16]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__6 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__6 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__6 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__6 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__6 
       (.I0(reg_sub_reg__0[17]),
        .I1(\reg_abs_reg[20]_i_2__14_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[17]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__6 
       (.I0(reg_sub_reg__0[18]),
        .I1(\reg_abs_reg[20]_i_2__14_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[18]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__6 
       (.I0(reg_sub_reg__0[19]),
        .I1(\reg_abs_reg[20]_i_2__14_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[19]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__6 
       (.I0(reg_sub_reg__0[20]),
        .I1(\reg_abs_reg[20]_i_2__14_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[20]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__6 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__6 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__6 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__6 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__6 
       (.I0(reg_sub_reg__0[21]),
        .I1(\reg_abs_reg[24]_i_2__14_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[21]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__6 
       (.I0(reg_sub_reg__0[22]),
        .I1(\reg_abs_reg[24]_i_2__14_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[22]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__6 
       (.I0(reg_sub_reg__0[23]),
        .I1(\reg_abs_reg[24]_i_2__14_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[23]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__6 
       (.I0(reg_sub_reg__0[24]),
        .I1(\reg_abs_reg[24]_i_2__14_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[24]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__6 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__6 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__6 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__6 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__6 
       (.I0(reg_sub_reg__0[25]),
        .I1(\reg_abs_reg[28]_i_2__14_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[25]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__6 
       (.I0(reg_sub_reg__0[26]),
        .I1(\reg_abs_reg[28]_i_2__14_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[26]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__6 
       (.I0(reg_sub_reg__0[27]),
        .I1(\reg_abs_reg[28]_i_2__14_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[27]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__6 
       (.I0(reg_sub_reg__0[28]),
        .I1(\reg_abs_reg[28]_i_2__14_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[28]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__6 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__6 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__6 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__6 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__6 
       (.I0(reg_sub_reg__0[29]),
        .I1(\reg_abs_reg[31]_i_2__14_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[29]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__6 
       (.I0(reg_sub_reg__0[30]),
        .I1(\reg_abs_reg[31]_i_2__14_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[30]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__14 
       (.I0(reg_sub_reg__0[31]),
        .I1(\reg_abs_reg[31]_i_2__14_n_5 ),
        .O(\reg_abs[31]_i_1__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__6 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__6 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__6 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__6 
       (.I0(reg_sub_reg__0[4]),
        .I1(\reg_abs_reg[4]_i_2__14_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[4]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__6 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__6 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__6 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__6 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__6 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__6 
       (.I0(reg_sub_reg__0[5]),
        .I1(\reg_abs_reg[8]_i_2__14_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__6 
       (.I0(reg_sub_reg__0[6]),
        .I1(\reg_abs_reg[8]_i_2__14_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__6 
       (.I0(reg_sub_reg__0[7]),
        .I1(\reg_abs_reg[8]_i_2__14_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[7]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__6 
       (.I0(reg_sub_reg__0[8]),
        .I1(\reg_abs_reg[8]_i_2__14_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[8]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__6 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__6 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__6 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__6 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__6 
       (.I0(reg_sub_reg__0[9]),
        .I1(\reg_abs_reg[12]_i_2__14_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[9]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[10]_i_1__6_n_0 ),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[11]_i_1__6_n_0 ),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[12]_i_1__6_n_0 ),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__14 
       (.CI(\reg_abs_reg[8]_i_2__14_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__14_n_0 ,\reg_abs_reg[12]_i_2__14_n_1 ,\reg_abs_reg[12]_i_2__14_n_2 ,\reg_abs_reg[12]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[12]_i_2__14_n_4 ,\reg_abs_reg[12]_i_2__14_n_5 ,\reg_abs_reg[12]_i_2__14_n_6 ,\reg_abs_reg[12]_i_2__14_n_7 }),
        .S({\reg_abs[12]_i_3__6_n_0 ,\reg_abs[12]_i_4__6_n_0 ,\reg_abs[12]_i_5__6_n_0 ,\reg_abs[12]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[13]_i_1__6_n_0 ),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[14]_i_1__6_n_0 ),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[15]_i_1__6_n_0 ),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[16]_i_1__6_n_0 ),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__14 
       (.CI(\reg_abs_reg[12]_i_2__14_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__14_n_0 ,\reg_abs_reg[16]_i_2__14_n_1 ,\reg_abs_reg[16]_i_2__14_n_2 ,\reg_abs_reg[16]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[16]_i_2__14_n_4 ,\reg_abs_reg[16]_i_2__14_n_5 ,\reg_abs_reg[16]_i_2__14_n_6 ,\reg_abs_reg[16]_i_2__14_n_7 }),
        .S({\reg_abs[16]_i_3__6_n_0 ,\reg_abs[16]_i_4__6_n_0 ,\reg_abs[16]_i_5__6_n_0 ,\reg_abs[16]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[17]_i_1__6_n_0 ),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[18]_i_1__6_n_0 ),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[19]_i_1__6_n_0 ),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[20]_i_1__6_n_0 ),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__14 
       (.CI(\reg_abs_reg[16]_i_2__14_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__14_n_0 ,\reg_abs_reg[20]_i_2__14_n_1 ,\reg_abs_reg[20]_i_2__14_n_2 ,\reg_abs_reg[20]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[20]_i_2__14_n_4 ,\reg_abs_reg[20]_i_2__14_n_5 ,\reg_abs_reg[20]_i_2__14_n_6 ,\reg_abs_reg[20]_i_2__14_n_7 }),
        .S({\reg_abs[20]_i_3__6_n_0 ,\reg_abs[20]_i_4__6_n_0 ,\reg_abs[20]_i_5__6_n_0 ,\reg_abs[20]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[21]_i_1__6_n_0 ),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[22]_i_1__6_n_0 ),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[23]_i_1__6_n_0 ),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[24]_i_1__6_n_0 ),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__14 
       (.CI(\reg_abs_reg[20]_i_2__14_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__14_n_0 ,\reg_abs_reg[24]_i_2__14_n_1 ,\reg_abs_reg[24]_i_2__14_n_2 ,\reg_abs_reg[24]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[24]_i_2__14_n_4 ,\reg_abs_reg[24]_i_2__14_n_5 ,\reg_abs_reg[24]_i_2__14_n_6 ,\reg_abs_reg[24]_i_2__14_n_7 }),
        .S({\reg_abs[24]_i_3__6_n_0 ,\reg_abs[24]_i_4__6_n_0 ,\reg_abs[24]_i_5__6_n_0 ,\reg_abs[24]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[25]_i_1__6_n_0 ),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[26]_i_1__6_n_0 ),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[27]_i_1__6_n_0 ),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[28]_i_1__6_n_0 ),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__14 
       (.CI(\reg_abs_reg[24]_i_2__14_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__14_n_0 ,\reg_abs_reg[28]_i_2__14_n_1 ,\reg_abs_reg[28]_i_2__14_n_2 ,\reg_abs_reg[28]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[28]_i_2__14_n_4 ,\reg_abs_reg[28]_i_2__14_n_5 ,\reg_abs_reg[28]_i_2__14_n_6 ,\reg_abs_reg[28]_i_2__14_n_7 }),
        .S({\reg_abs[28]_i_3__6_n_0 ,\reg_abs[28]_i_4__6_n_0 ,\reg_abs[28]_i_5__6_n_0 ,\reg_abs[28]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[29]_i_1__6_n_0 ),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[30]_i_1__6_n_0 ),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__14_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__14 
       (.CI(\reg_abs_reg[28]_i_2__14_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__14_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__14_n_2 ,\reg_abs_reg[31]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__14_O_UNCONNECTED [3],\reg_abs_reg[31]_i_2__14_n_5 ,\reg_abs_reg[31]_i_2__14_n_6 ,\reg_abs_reg[31]_i_2__14_n_7 }),
        .S({1'b0,\reg_abs[31]_i_3__6_n_0 ,\reg_abs[31]_i_4__6_n_0 ,\reg_abs[31]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[4]_i_1__6_n_0 ),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__14 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__14_n_0 ,\reg_abs_reg[4]_i_2__14_n_1 ,\reg_abs_reg[4]_i_2__14_n_2 ,\reg_abs_reg[4]_i_2__14_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__6_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[4]_i_2__14_n_4 ,\NLW_reg_abs_reg[4]_i_2__14_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__6_n_0 ,\reg_abs[4]_i_5__6_n_0 ,\reg_abs[4]_i_6__6_n_0 ,\reg_abs[4]_i_7__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[5]_i_1__6_n_0 ),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[6]_i_1__6_n_0 ),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[7]_i_1__6_n_0 ),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[8]_i_1__6_n_0 ),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__14 
       (.CI(\reg_abs_reg[4]_i_2__14_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__14_n_0 ,\reg_abs_reg[8]_i_2__14_n_1 ,\reg_abs_reg[8]_i_2__14_n_2 ,\reg_abs_reg[8]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[8]_i_2__14_n_4 ,\reg_abs_reg[8]_i_2__14_n_5 ,\reg_abs_reg[8]_i_2__14_n_6 ,\reg_abs_reg[8]_i_2__14_n_7 }),
        .S({\reg_abs[8]_i_3__6_n_0 ,\reg_abs[8]_i_4__6_n_0 ,\reg_abs[8]_i_5__6_n_0 ,\reg_abs[8]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[9]_i_1__6_n_0 ),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7:6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6:5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_10
   (Q,
    CEA2_1,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOA,
    reg_add_reg_0,
    reg_add_reg_1,
    B,
    reg_sub_reg_0);
  output [27:0]Q;
  input CEA2_1;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOA;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [9:0]B;
  input [7:0]reg_sub_reg_0;

  wire [9:0]B;
  wire CEA2_1;
  wire CEC;
  wire [15:0]DOA;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire \reg_abs[10]_i_1__4_n_0 ;
  wire \reg_abs[11]_i_1__4_n_0 ;
  wire \reg_abs[12]_i_1__4_n_0 ;
  wire \reg_abs[12]_i_3__4_n_0 ;
  wire \reg_abs[12]_i_4__4_n_0 ;
  wire \reg_abs[12]_i_5__4_n_0 ;
  wire \reg_abs[12]_i_6__4_n_0 ;
  wire \reg_abs[13]_i_1__4_n_0 ;
  wire \reg_abs[14]_i_1__4_n_0 ;
  wire \reg_abs[15]_i_1__4_n_0 ;
  wire \reg_abs[16]_i_1__4_n_0 ;
  wire \reg_abs[16]_i_3__4_n_0 ;
  wire \reg_abs[16]_i_4__4_n_0 ;
  wire \reg_abs[16]_i_5__4_n_0 ;
  wire \reg_abs[16]_i_6__4_n_0 ;
  wire \reg_abs[17]_i_1__4_n_0 ;
  wire \reg_abs[18]_i_1__4_n_0 ;
  wire \reg_abs[19]_i_1__4_n_0 ;
  wire \reg_abs[20]_i_1__4_n_0 ;
  wire \reg_abs[20]_i_3__4_n_0 ;
  wire \reg_abs[20]_i_4__4_n_0 ;
  wire \reg_abs[20]_i_5__4_n_0 ;
  wire \reg_abs[20]_i_6__4_n_0 ;
  wire \reg_abs[21]_i_1__4_n_0 ;
  wire \reg_abs[22]_i_1__4_n_0 ;
  wire \reg_abs[23]_i_1__4_n_0 ;
  wire \reg_abs[24]_i_1__4_n_0 ;
  wire \reg_abs[24]_i_3__4_n_0 ;
  wire \reg_abs[24]_i_4__4_n_0 ;
  wire \reg_abs[24]_i_5__4_n_0 ;
  wire \reg_abs[24]_i_6__4_n_0 ;
  wire \reg_abs[25]_i_1__4_n_0 ;
  wire \reg_abs[26]_i_1__4_n_0 ;
  wire \reg_abs[27]_i_1__4_n_0 ;
  wire \reg_abs[28]_i_1__4_n_0 ;
  wire \reg_abs[28]_i_3__4_n_0 ;
  wire \reg_abs[28]_i_4__4_n_0 ;
  wire \reg_abs[28]_i_5__4_n_0 ;
  wire \reg_abs[28]_i_6__4_n_0 ;
  wire \reg_abs[29]_i_1__4_n_0 ;
  wire \reg_abs[30]_i_1__4_n_0 ;
  wire \reg_abs[31]_i_1__10_n_0 ;
  wire \reg_abs[31]_i_3__4_n_0 ;
  wire \reg_abs[31]_i_4__4_n_0 ;
  wire \reg_abs[31]_i_5__4_n_0 ;
  wire \reg_abs[4]_i_1__4_n_0 ;
  wire \reg_abs[4]_i_3__4_n_0 ;
  wire \reg_abs[4]_i_4__4_n_0 ;
  wire \reg_abs[4]_i_5__4_n_0 ;
  wire \reg_abs[4]_i_6__4_n_0 ;
  wire \reg_abs[4]_i_7__4_n_0 ;
  wire \reg_abs[5]_i_1__4_n_0 ;
  wire \reg_abs[6]_i_1__4_n_0 ;
  wire \reg_abs[7]_i_1__4_n_0 ;
  wire \reg_abs[8]_i_1__4_n_0 ;
  wire \reg_abs[8]_i_3__4_n_0 ;
  wire \reg_abs[8]_i_4__4_n_0 ;
  wire \reg_abs[8]_i_5__4_n_0 ;
  wire \reg_abs[8]_i_6__4_n_0 ;
  wire \reg_abs[9]_i_1__4_n_0 ;
  wire \reg_abs_reg[12]_i_2__10_n_0 ;
  wire \reg_abs_reg[12]_i_2__10_n_1 ;
  wire \reg_abs_reg[12]_i_2__10_n_2 ;
  wire \reg_abs_reg[12]_i_2__10_n_3 ;
  wire \reg_abs_reg[12]_i_2__10_n_4 ;
  wire \reg_abs_reg[12]_i_2__10_n_5 ;
  wire \reg_abs_reg[12]_i_2__10_n_6 ;
  wire \reg_abs_reg[12]_i_2__10_n_7 ;
  wire \reg_abs_reg[16]_i_2__10_n_0 ;
  wire \reg_abs_reg[16]_i_2__10_n_1 ;
  wire \reg_abs_reg[16]_i_2__10_n_2 ;
  wire \reg_abs_reg[16]_i_2__10_n_3 ;
  wire \reg_abs_reg[16]_i_2__10_n_4 ;
  wire \reg_abs_reg[16]_i_2__10_n_5 ;
  wire \reg_abs_reg[16]_i_2__10_n_6 ;
  wire \reg_abs_reg[16]_i_2__10_n_7 ;
  wire \reg_abs_reg[20]_i_2__10_n_0 ;
  wire \reg_abs_reg[20]_i_2__10_n_1 ;
  wire \reg_abs_reg[20]_i_2__10_n_2 ;
  wire \reg_abs_reg[20]_i_2__10_n_3 ;
  wire \reg_abs_reg[20]_i_2__10_n_4 ;
  wire \reg_abs_reg[20]_i_2__10_n_5 ;
  wire \reg_abs_reg[20]_i_2__10_n_6 ;
  wire \reg_abs_reg[20]_i_2__10_n_7 ;
  wire \reg_abs_reg[24]_i_2__10_n_0 ;
  wire \reg_abs_reg[24]_i_2__10_n_1 ;
  wire \reg_abs_reg[24]_i_2__10_n_2 ;
  wire \reg_abs_reg[24]_i_2__10_n_3 ;
  wire \reg_abs_reg[24]_i_2__10_n_4 ;
  wire \reg_abs_reg[24]_i_2__10_n_5 ;
  wire \reg_abs_reg[24]_i_2__10_n_6 ;
  wire \reg_abs_reg[24]_i_2__10_n_7 ;
  wire \reg_abs_reg[28]_i_2__10_n_0 ;
  wire \reg_abs_reg[28]_i_2__10_n_1 ;
  wire \reg_abs_reg[28]_i_2__10_n_2 ;
  wire \reg_abs_reg[28]_i_2__10_n_3 ;
  wire \reg_abs_reg[28]_i_2__10_n_4 ;
  wire \reg_abs_reg[28]_i_2__10_n_5 ;
  wire \reg_abs_reg[28]_i_2__10_n_6 ;
  wire \reg_abs_reg[28]_i_2__10_n_7 ;
  wire \reg_abs_reg[31]_i_2__10_n_2 ;
  wire \reg_abs_reg[31]_i_2__10_n_3 ;
  wire \reg_abs_reg[31]_i_2__10_n_5 ;
  wire \reg_abs_reg[31]_i_2__10_n_6 ;
  wire \reg_abs_reg[31]_i_2__10_n_7 ;
  wire \reg_abs_reg[4]_i_2__10_n_0 ;
  wire \reg_abs_reg[4]_i_2__10_n_1 ;
  wire \reg_abs_reg[4]_i_2__10_n_2 ;
  wire \reg_abs_reg[4]_i_2__10_n_3 ;
  wire \reg_abs_reg[4]_i_2__10_n_4 ;
  wire \reg_abs_reg[8]_i_2__10_n_0 ;
  wire \reg_abs_reg[8]_i_2__10_n_1 ;
  wire \reg_abs_reg[8]_i_2__10_n_2 ;
  wire \reg_abs_reg[8]_i_2__10_n_3 ;
  wire \reg_abs_reg[8]_i_2__10_n_4 ;
  wire \reg_abs_reg[8]_i_2__10_n_5 ;
  wire \reg_abs_reg[8]_i_2__10_n_6 ;
  wire \reg_abs_reg[8]_i_2__10_n_7 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [7:0]reg_sub_reg_0;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__10_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__10_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__10_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__4 
       (.I0(reg_sub_reg__0[10]),
        .I1(\reg_abs_reg[12]_i_2__10_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__4 
       (.I0(reg_sub_reg__0[11]),
        .I1(\reg_abs_reg[12]_i_2__10_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[11]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__4 
       (.I0(reg_sub_reg__0[12]),
        .I1(\reg_abs_reg[12]_i_2__10_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[12]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__4 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__4 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__4 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__4 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__4 
       (.I0(reg_sub_reg__0[13]),
        .I1(\reg_abs_reg[16]_i_2__10_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[13]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__4 
       (.I0(reg_sub_reg__0[14]),
        .I1(\reg_abs_reg[16]_i_2__10_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[14]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__4 
       (.I0(reg_sub_reg__0[15]),
        .I1(\reg_abs_reg[16]_i_2__10_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__4 
       (.I0(reg_sub_reg__0[16]),
        .I1(\reg_abs_reg[16]_i_2__10_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[16]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__4 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__4 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__4 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__4 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__4 
       (.I0(reg_sub_reg__0[17]),
        .I1(\reg_abs_reg[20]_i_2__10_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[17]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__4 
       (.I0(reg_sub_reg__0[18]),
        .I1(\reg_abs_reg[20]_i_2__10_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[18]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__4 
       (.I0(reg_sub_reg__0[19]),
        .I1(\reg_abs_reg[20]_i_2__10_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[19]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__4 
       (.I0(reg_sub_reg__0[20]),
        .I1(\reg_abs_reg[20]_i_2__10_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[20]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__4 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__4 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__4 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__4 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__4 
       (.I0(reg_sub_reg__0[21]),
        .I1(\reg_abs_reg[24]_i_2__10_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[21]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__4 
       (.I0(reg_sub_reg__0[22]),
        .I1(\reg_abs_reg[24]_i_2__10_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[22]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__4 
       (.I0(reg_sub_reg__0[23]),
        .I1(\reg_abs_reg[24]_i_2__10_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[23]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__4 
       (.I0(reg_sub_reg__0[24]),
        .I1(\reg_abs_reg[24]_i_2__10_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[24]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__4 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__4 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__4 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__4 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__4 
       (.I0(reg_sub_reg__0[25]),
        .I1(\reg_abs_reg[28]_i_2__10_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[25]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__4 
       (.I0(reg_sub_reg__0[26]),
        .I1(\reg_abs_reg[28]_i_2__10_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[26]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__4 
       (.I0(reg_sub_reg__0[27]),
        .I1(\reg_abs_reg[28]_i_2__10_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[27]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__4 
       (.I0(reg_sub_reg__0[28]),
        .I1(\reg_abs_reg[28]_i_2__10_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[28]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__4 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__4 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__4 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__4 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__4 
       (.I0(reg_sub_reg__0[29]),
        .I1(\reg_abs_reg[31]_i_2__10_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[29]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__4 
       (.I0(reg_sub_reg__0[30]),
        .I1(\reg_abs_reg[31]_i_2__10_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[30]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__10 
       (.I0(reg_sub_reg__0[31]),
        .I1(\reg_abs_reg[31]_i_2__10_n_5 ),
        .O(\reg_abs[31]_i_1__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__4 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__4 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__4 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__4 
       (.I0(reg_sub_reg__0[4]),
        .I1(\reg_abs_reg[4]_i_2__10_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[4]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__4 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__4 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__4 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__4 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__4 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__4 
       (.I0(reg_sub_reg__0[5]),
        .I1(\reg_abs_reg[8]_i_2__10_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__4 
       (.I0(reg_sub_reg__0[6]),
        .I1(\reg_abs_reg[8]_i_2__10_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__4 
       (.I0(reg_sub_reg__0[7]),
        .I1(\reg_abs_reg[8]_i_2__10_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__4 
       (.I0(reg_sub_reg__0[8]),
        .I1(\reg_abs_reg[8]_i_2__10_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[8]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__4 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__4 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__4 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__4 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__4 
       (.I0(reg_sub_reg__0[9]),
        .I1(\reg_abs_reg[12]_i_2__10_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[9]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[10]_i_1__4_n_0 ),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[11]_i_1__4_n_0 ),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[12]_i_1__4_n_0 ),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__10 
       (.CI(\reg_abs_reg[8]_i_2__10_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__10_n_0 ,\reg_abs_reg[12]_i_2__10_n_1 ,\reg_abs_reg[12]_i_2__10_n_2 ,\reg_abs_reg[12]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[12]_i_2__10_n_4 ,\reg_abs_reg[12]_i_2__10_n_5 ,\reg_abs_reg[12]_i_2__10_n_6 ,\reg_abs_reg[12]_i_2__10_n_7 }),
        .S({\reg_abs[12]_i_3__4_n_0 ,\reg_abs[12]_i_4__4_n_0 ,\reg_abs[12]_i_5__4_n_0 ,\reg_abs[12]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[13]_i_1__4_n_0 ),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[14]_i_1__4_n_0 ),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[15]_i_1__4_n_0 ),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[16]_i_1__4_n_0 ),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__10 
       (.CI(\reg_abs_reg[12]_i_2__10_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__10_n_0 ,\reg_abs_reg[16]_i_2__10_n_1 ,\reg_abs_reg[16]_i_2__10_n_2 ,\reg_abs_reg[16]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[16]_i_2__10_n_4 ,\reg_abs_reg[16]_i_2__10_n_5 ,\reg_abs_reg[16]_i_2__10_n_6 ,\reg_abs_reg[16]_i_2__10_n_7 }),
        .S({\reg_abs[16]_i_3__4_n_0 ,\reg_abs[16]_i_4__4_n_0 ,\reg_abs[16]_i_5__4_n_0 ,\reg_abs[16]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[17]_i_1__4_n_0 ),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[18]_i_1__4_n_0 ),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[19]_i_1__4_n_0 ),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[20]_i_1__4_n_0 ),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__10 
       (.CI(\reg_abs_reg[16]_i_2__10_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__10_n_0 ,\reg_abs_reg[20]_i_2__10_n_1 ,\reg_abs_reg[20]_i_2__10_n_2 ,\reg_abs_reg[20]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[20]_i_2__10_n_4 ,\reg_abs_reg[20]_i_2__10_n_5 ,\reg_abs_reg[20]_i_2__10_n_6 ,\reg_abs_reg[20]_i_2__10_n_7 }),
        .S({\reg_abs[20]_i_3__4_n_0 ,\reg_abs[20]_i_4__4_n_0 ,\reg_abs[20]_i_5__4_n_0 ,\reg_abs[20]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[21]_i_1__4_n_0 ),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[22]_i_1__4_n_0 ),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[23]_i_1__4_n_0 ),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[24]_i_1__4_n_0 ),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__10 
       (.CI(\reg_abs_reg[20]_i_2__10_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__10_n_0 ,\reg_abs_reg[24]_i_2__10_n_1 ,\reg_abs_reg[24]_i_2__10_n_2 ,\reg_abs_reg[24]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[24]_i_2__10_n_4 ,\reg_abs_reg[24]_i_2__10_n_5 ,\reg_abs_reg[24]_i_2__10_n_6 ,\reg_abs_reg[24]_i_2__10_n_7 }),
        .S({\reg_abs[24]_i_3__4_n_0 ,\reg_abs[24]_i_4__4_n_0 ,\reg_abs[24]_i_5__4_n_0 ,\reg_abs[24]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[25]_i_1__4_n_0 ),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[26]_i_1__4_n_0 ),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[27]_i_1__4_n_0 ),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[28]_i_1__4_n_0 ),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__10 
       (.CI(\reg_abs_reg[24]_i_2__10_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__10_n_0 ,\reg_abs_reg[28]_i_2__10_n_1 ,\reg_abs_reg[28]_i_2__10_n_2 ,\reg_abs_reg[28]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[28]_i_2__10_n_4 ,\reg_abs_reg[28]_i_2__10_n_5 ,\reg_abs_reg[28]_i_2__10_n_6 ,\reg_abs_reg[28]_i_2__10_n_7 }),
        .S({\reg_abs[28]_i_3__4_n_0 ,\reg_abs[28]_i_4__4_n_0 ,\reg_abs[28]_i_5__4_n_0 ,\reg_abs[28]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[29]_i_1__4_n_0 ),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[30]_i_1__4_n_0 ),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__10_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__10 
       (.CI(\reg_abs_reg[28]_i_2__10_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__10_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__10_n_2 ,\reg_abs_reg[31]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__10_O_UNCONNECTED [3],\reg_abs_reg[31]_i_2__10_n_5 ,\reg_abs_reg[31]_i_2__10_n_6 ,\reg_abs_reg[31]_i_2__10_n_7 }),
        .S({1'b0,\reg_abs[31]_i_3__4_n_0 ,\reg_abs[31]_i_4__4_n_0 ,\reg_abs[31]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[4]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__10 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__10_n_0 ,\reg_abs_reg[4]_i_2__10_n_1 ,\reg_abs_reg[4]_i_2__10_n_2 ,\reg_abs_reg[4]_i_2__10_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__4_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[4]_i_2__10_n_4 ,\NLW_reg_abs_reg[4]_i_2__10_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__4_n_0 ,\reg_abs[4]_i_5__4_n_0 ,\reg_abs[4]_i_6__4_n_0 ,\reg_abs[4]_i_7__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[5]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[6]_i_1__4_n_0 ),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[7]_i_1__4_n_0 ),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[8]_i_1__4_n_0 ),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__10 
       (.CI(\reg_abs_reg[4]_i_2__10_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__10_n_0 ,\reg_abs_reg[8]_i_2__10_n_1 ,\reg_abs_reg[8]_i_2__10_n_2 ,\reg_abs_reg[8]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[8]_i_2__10_n_4 ,\reg_abs_reg[8]_i_2__10_n_5 ,\reg_abs_reg[8]_i_2__10_n_6 ,\reg_abs_reg[8]_i_2__10_n_7 }),
        .S({\reg_abs[8]_i_3__4_n_0 ,\reg_abs[8]_i_4__4_n_0 ,\reg_abs[8]_i_5__4_n_0 ,\reg_abs[8]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[9]_i_1__4_n_0 ),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7:6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6:5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_11
   (Q,
    CEA2_1,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOB,
    reg_add_reg_0,
    reg_add_reg_1,
    p_0_in,
    A);
  output [27:0]Q;
  input CEA2_1;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [14:0]p_0_in;
  input [2:0]A;

  wire [2:0]A;
  wire CEA2_1;
  wire CEC;
  wire [15:0]DOB;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire [14:0]p_0_in;
  wire \reg_abs[12]_i_3__4_n_0 ;
  wire \reg_abs[12]_i_4__4_n_0 ;
  wire \reg_abs[12]_i_5__4_n_0 ;
  wire \reg_abs[12]_i_6__4_n_0 ;
  wire \reg_abs[16]_i_3__4_n_0 ;
  wire \reg_abs[16]_i_4__4_n_0 ;
  wire \reg_abs[16]_i_5__4_n_0 ;
  wire \reg_abs[16]_i_6__4_n_0 ;
  wire \reg_abs[20]_i_3__4_n_0 ;
  wire \reg_abs[20]_i_4__4_n_0 ;
  wire \reg_abs[20]_i_5__4_n_0 ;
  wire \reg_abs[20]_i_6__4_n_0 ;
  wire \reg_abs[24]_i_3__4_n_0 ;
  wire \reg_abs[24]_i_4__4_n_0 ;
  wire \reg_abs[24]_i_5__4_n_0 ;
  wire \reg_abs[24]_i_6__4_n_0 ;
  wire \reg_abs[28]_i_3__4_n_0 ;
  wire \reg_abs[28]_i_4__4_n_0 ;
  wire \reg_abs[28]_i_5__4_n_0 ;
  wire \reg_abs[28]_i_6__4_n_0 ;
  wire \reg_abs[31]_i_1__9_n_0 ;
  wire \reg_abs[31]_i_3__4_n_0 ;
  wire \reg_abs[31]_i_4__4_n_0 ;
  wire \reg_abs[31]_i_5__4_n_0 ;
  wire \reg_abs[4]_i_3__4_n_0 ;
  wire \reg_abs[4]_i_4__4_n_0 ;
  wire \reg_abs[4]_i_5__4_n_0 ;
  wire \reg_abs[4]_i_6__4_n_0 ;
  wire \reg_abs[4]_i_7__4_n_0 ;
  wire \reg_abs[8]_i_3__4_n_0 ;
  wire \reg_abs[8]_i_4__4_n_0 ;
  wire \reg_abs[8]_i_5__4_n_0 ;
  wire \reg_abs[8]_i_6__4_n_0 ;
  wire \reg_abs_reg[12]_i_2__9_n_0 ;
  wire \reg_abs_reg[12]_i_2__9_n_1 ;
  wire \reg_abs_reg[12]_i_2__9_n_2 ;
  wire \reg_abs_reg[12]_i_2__9_n_3 ;
  wire \reg_abs_reg[16]_i_2__9_n_0 ;
  wire \reg_abs_reg[16]_i_2__9_n_1 ;
  wire \reg_abs_reg[16]_i_2__9_n_2 ;
  wire \reg_abs_reg[16]_i_2__9_n_3 ;
  wire \reg_abs_reg[20]_i_2__9_n_0 ;
  wire \reg_abs_reg[20]_i_2__9_n_1 ;
  wire \reg_abs_reg[20]_i_2__9_n_2 ;
  wire \reg_abs_reg[20]_i_2__9_n_3 ;
  wire \reg_abs_reg[24]_i_2__9_n_0 ;
  wire \reg_abs_reg[24]_i_2__9_n_1 ;
  wire \reg_abs_reg[24]_i_2__9_n_2 ;
  wire \reg_abs_reg[24]_i_2__9_n_3 ;
  wire \reg_abs_reg[28]_i_2__9_n_0 ;
  wire \reg_abs_reg[28]_i_2__9_n_1 ;
  wire \reg_abs_reg[28]_i_2__9_n_2 ;
  wire \reg_abs_reg[28]_i_2__9_n_3 ;
  wire \reg_abs_reg[31]_i_2__9_n_2 ;
  wire \reg_abs_reg[31]_i_2__9_n_3 ;
  wire \reg_abs_reg[4]_i_2__9_n_0 ;
  wire \reg_abs_reg[4]_i_2__9_n_1 ;
  wire \reg_abs_reg[4]_i_2__9_n_2 ;
  wire \reg_abs_reg[4]_i_2__9_n_3 ;
  wire \reg_abs_reg[8]_i_2__9_n_0 ;
  wire \reg_abs_reg[8]_i_2__9_n_1 ;
  wire \reg_abs_reg[8]_i_2__9_n_2 ;
  wire \reg_abs_reg[8]_i_2__9_n_3 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__9_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__9_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__9_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__4 
       (.I0(reg_sub_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__4 
       (.I0(reg_sub_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__4 
       (.I0(reg_sub_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__4 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__4 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__4 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__4 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__4 
       (.I0(reg_sub_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__4 
       (.I0(reg_sub_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__4 
       (.I0(reg_sub_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__4 
       (.I0(reg_sub_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__4 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__4 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__4 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__4 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__4 
       (.I0(reg_sub_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__4 
       (.I0(reg_sub_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__4 
       (.I0(reg_sub_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__4 
       (.I0(reg_sub_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__4 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__4 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__4 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__4 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__4 
       (.I0(reg_sub_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__4 
       (.I0(reg_sub_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__4 
       (.I0(reg_sub_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__4 
       (.I0(reg_sub_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__4 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__4 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__4 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__4 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__4 
       (.I0(reg_sub_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__4 
       (.I0(reg_sub_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__4 
       (.I0(reg_sub_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__4 
       (.I0(reg_sub_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__4 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__4 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__4 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__4 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__4 
       (.I0(reg_sub_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__4 
       (.I0(reg_sub_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__9 
       (.I0(reg_sub_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\reg_abs[31]_i_1__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__4 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__4 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__4 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__4 
       (.I0(reg_sub_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__4 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__4 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__4 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__4 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__4 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__4 
       (.I0(reg_sub_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__4 
       (.I0(reg_sub_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__4 
       (.I0(reg_sub_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__4 
       (.I0(reg_sub_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__4 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__4 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__4 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__4 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__4 
       (.I0(reg_sub_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[10]),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[11]),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[12]),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__9 
       (.CI(\reg_abs_reg[8]_i_2__9_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__9_n_0 ,\reg_abs_reg[12]_i_2__9_n_1 ,\reg_abs_reg[12]_i_2__9_n_2 ,\reg_abs_reg[12]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\reg_abs[12]_i_3__4_n_0 ,\reg_abs[12]_i_4__4_n_0 ,\reg_abs[12]_i_5__4_n_0 ,\reg_abs[12]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[13]),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[14]),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[15]),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[16]),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__9 
       (.CI(\reg_abs_reg[12]_i_2__9_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__9_n_0 ,\reg_abs_reg[16]_i_2__9_n_1 ,\reg_abs_reg[16]_i_2__9_n_2 ,\reg_abs_reg[16]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\reg_abs[16]_i_3__4_n_0 ,\reg_abs[16]_i_4__4_n_0 ,\reg_abs[16]_i_5__4_n_0 ,\reg_abs[16]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[17]),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[18]),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[19]),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[20]),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__9 
       (.CI(\reg_abs_reg[16]_i_2__9_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__9_n_0 ,\reg_abs_reg[20]_i_2__9_n_1 ,\reg_abs_reg[20]_i_2__9_n_2 ,\reg_abs_reg[20]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\reg_abs[20]_i_3__4_n_0 ,\reg_abs[20]_i_4__4_n_0 ,\reg_abs[20]_i_5__4_n_0 ,\reg_abs[20]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[21]),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[22]),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[23]),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[24]),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__9 
       (.CI(\reg_abs_reg[20]_i_2__9_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__9_n_0 ,\reg_abs_reg[24]_i_2__9_n_1 ,\reg_abs_reg[24]_i_2__9_n_2 ,\reg_abs_reg[24]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\reg_abs[24]_i_3__4_n_0 ,\reg_abs[24]_i_4__4_n_0 ,\reg_abs[24]_i_5__4_n_0 ,\reg_abs[24]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[25]),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[26]),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[27]),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[28]),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__9 
       (.CI(\reg_abs_reg[24]_i_2__9_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__9_n_0 ,\reg_abs_reg[28]_i_2__9_n_1 ,\reg_abs_reg[28]_i_2__9_n_2 ,\reg_abs_reg[28]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\reg_abs[28]_i_3__4_n_0 ,\reg_abs[28]_i_4__4_n_0 ,\reg_abs[28]_i_5__4_n_0 ,\reg_abs[28]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[29]),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[30]),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__9_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__9 
       (.CI(\reg_abs_reg[28]_i_2__9_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__9_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__9_n_2 ,\reg_abs_reg[31]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__9_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\reg_abs[31]_i_3__4_n_0 ,\reg_abs[31]_i_4__4_n_0 ,\reg_abs[31]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[4]),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__9 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__9_n_0 ,\reg_abs_reg[4]_i_2__9_n_1 ,\reg_abs_reg[4]_i_2__9_n_2 ,\reg_abs_reg[4]_i_2__9_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__4_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_reg_abs_reg[4]_i_2__9_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__4_n_0 ,\reg_abs[4]_i_5__4_n_0 ,\reg_abs[4]_i_6__4_n_0 ,\reg_abs[4]_i_7__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[5]),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[6]),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[7]),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[8]),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__9 
       (.CI(\reg_abs_reg[4]_i_2__9_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__9_n_0 ,\reg_abs_reg[8]_i_2__9_n_1 ,\reg_abs_reg[8]_i_2__9_n_2 ,\reg_abs_reg[8]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\reg_abs[8]_i_3__4_n_0 ,\reg_abs[8]_i_4__4_n_0 ,\reg_abs[8]_i_5__4_n_0 ,\reg_abs[8]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[9]),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2:1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1:0],A[0],A[0],A[0],A[0],p_0_in[14:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_in[9:0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_12
   (Q,
    CEA2_1,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOA,
    reg_add_reg_0,
    reg_add_reg_1,
    B,
    A);
  output [27:0]Q;
  input CEA2_1;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOA;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEA2_1;
  wire CEC;
  wire [15:0]DOA;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire \reg_abs[10]_i_1__3_n_0 ;
  wire \reg_abs[11]_i_1__3_n_0 ;
  wire \reg_abs[12]_i_1__3_n_0 ;
  wire \reg_abs[12]_i_3__3_n_0 ;
  wire \reg_abs[12]_i_4__3_n_0 ;
  wire \reg_abs[12]_i_5__3_n_0 ;
  wire \reg_abs[12]_i_6__3_n_0 ;
  wire \reg_abs[13]_i_1__3_n_0 ;
  wire \reg_abs[14]_i_1__3_n_0 ;
  wire \reg_abs[15]_i_1__3_n_0 ;
  wire \reg_abs[16]_i_1__3_n_0 ;
  wire \reg_abs[16]_i_3__3_n_0 ;
  wire \reg_abs[16]_i_4__3_n_0 ;
  wire \reg_abs[16]_i_5__3_n_0 ;
  wire \reg_abs[16]_i_6__3_n_0 ;
  wire \reg_abs[17]_i_1__3_n_0 ;
  wire \reg_abs[18]_i_1__3_n_0 ;
  wire \reg_abs[19]_i_1__3_n_0 ;
  wire \reg_abs[20]_i_1__3_n_0 ;
  wire \reg_abs[20]_i_3__3_n_0 ;
  wire \reg_abs[20]_i_4__3_n_0 ;
  wire \reg_abs[20]_i_5__3_n_0 ;
  wire \reg_abs[20]_i_6__3_n_0 ;
  wire \reg_abs[21]_i_1__3_n_0 ;
  wire \reg_abs[22]_i_1__3_n_0 ;
  wire \reg_abs[23]_i_1__3_n_0 ;
  wire \reg_abs[24]_i_1__3_n_0 ;
  wire \reg_abs[24]_i_3__3_n_0 ;
  wire \reg_abs[24]_i_4__3_n_0 ;
  wire \reg_abs[24]_i_5__3_n_0 ;
  wire \reg_abs[24]_i_6__3_n_0 ;
  wire \reg_abs[25]_i_1__3_n_0 ;
  wire \reg_abs[26]_i_1__3_n_0 ;
  wire \reg_abs[27]_i_1__3_n_0 ;
  wire \reg_abs[28]_i_1__3_n_0 ;
  wire \reg_abs[28]_i_3__3_n_0 ;
  wire \reg_abs[28]_i_4__3_n_0 ;
  wire \reg_abs[28]_i_5__3_n_0 ;
  wire \reg_abs[28]_i_6__3_n_0 ;
  wire \reg_abs[29]_i_1__3_n_0 ;
  wire \reg_abs[30]_i_1__3_n_0 ;
  wire \reg_abs[31]_i_1__8_n_0 ;
  wire \reg_abs[31]_i_3__3_n_0 ;
  wire \reg_abs[31]_i_4__3_n_0 ;
  wire \reg_abs[31]_i_5__3_n_0 ;
  wire \reg_abs[4]_i_1__3_n_0 ;
  wire \reg_abs[4]_i_3__3_n_0 ;
  wire \reg_abs[4]_i_4__3_n_0 ;
  wire \reg_abs[4]_i_5__3_n_0 ;
  wire \reg_abs[4]_i_6__3_n_0 ;
  wire \reg_abs[4]_i_7__3_n_0 ;
  wire \reg_abs[5]_i_1__3_n_0 ;
  wire \reg_abs[6]_i_1__3_n_0 ;
  wire \reg_abs[7]_i_1__3_n_0 ;
  wire \reg_abs[8]_i_1__3_n_0 ;
  wire \reg_abs[8]_i_3__3_n_0 ;
  wire \reg_abs[8]_i_4__3_n_0 ;
  wire \reg_abs[8]_i_5__3_n_0 ;
  wire \reg_abs[8]_i_6__3_n_0 ;
  wire \reg_abs[9]_i_1__3_n_0 ;
  wire \reg_abs_reg[12]_i_2__8_n_0 ;
  wire \reg_abs_reg[12]_i_2__8_n_1 ;
  wire \reg_abs_reg[12]_i_2__8_n_2 ;
  wire \reg_abs_reg[12]_i_2__8_n_3 ;
  wire \reg_abs_reg[12]_i_2__8_n_4 ;
  wire \reg_abs_reg[12]_i_2__8_n_5 ;
  wire \reg_abs_reg[12]_i_2__8_n_6 ;
  wire \reg_abs_reg[12]_i_2__8_n_7 ;
  wire \reg_abs_reg[16]_i_2__8_n_0 ;
  wire \reg_abs_reg[16]_i_2__8_n_1 ;
  wire \reg_abs_reg[16]_i_2__8_n_2 ;
  wire \reg_abs_reg[16]_i_2__8_n_3 ;
  wire \reg_abs_reg[16]_i_2__8_n_4 ;
  wire \reg_abs_reg[16]_i_2__8_n_5 ;
  wire \reg_abs_reg[16]_i_2__8_n_6 ;
  wire \reg_abs_reg[16]_i_2__8_n_7 ;
  wire \reg_abs_reg[20]_i_2__8_n_0 ;
  wire \reg_abs_reg[20]_i_2__8_n_1 ;
  wire \reg_abs_reg[20]_i_2__8_n_2 ;
  wire \reg_abs_reg[20]_i_2__8_n_3 ;
  wire \reg_abs_reg[20]_i_2__8_n_4 ;
  wire \reg_abs_reg[20]_i_2__8_n_5 ;
  wire \reg_abs_reg[20]_i_2__8_n_6 ;
  wire \reg_abs_reg[20]_i_2__8_n_7 ;
  wire \reg_abs_reg[24]_i_2__8_n_0 ;
  wire \reg_abs_reg[24]_i_2__8_n_1 ;
  wire \reg_abs_reg[24]_i_2__8_n_2 ;
  wire \reg_abs_reg[24]_i_2__8_n_3 ;
  wire \reg_abs_reg[24]_i_2__8_n_4 ;
  wire \reg_abs_reg[24]_i_2__8_n_5 ;
  wire \reg_abs_reg[24]_i_2__8_n_6 ;
  wire \reg_abs_reg[24]_i_2__8_n_7 ;
  wire \reg_abs_reg[28]_i_2__8_n_0 ;
  wire \reg_abs_reg[28]_i_2__8_n_1 ;
  wire \reg_abs_reg[28]_i_2__8_n_2 ;
  wire \reg_abs_reg[28]_i_2__8_n_3 ;
  wire \reg_abs_reg[28]_i_2__8_n_4 ;
  wire \reg_abs_reg[28]_i_2__8_n_5 ;
  wire \reg_abs_reg[28]_i_2__8_n_6 ;
  wire \reg_abs_reg[28]_i_2__8_n_7 ;
  wire \reg_abs_reg[31]_i_2__8_n_2 ;
  wire \reg_abs_reg[31]_i_2__8_n_3 ;
  wire \reg_abs_reg[31]_i_2__8_n_5 ;
  wire \reg_abs_reg[31]_i_2__8_n_6 ;
  wire \reg_abs_reg[31]_i_2__8_n_7 ;
  wire \reg_abs_reg[4]_i_2__8_n_0 ;
  wire \reg_abs_reg[4]_i_2__8_n_1 ;
  wire \reg_abs_reg[4]_i_2__8_n_2 ;
  wire \reg_abs_reg[4]_i_2__8_n_3 ;
  wire \reg_abs_reg[4]_i_2__8_n_4 ;
  wire \reg_abs_reg[8]_i_2__8_n_0 ;
  wire \reg_abs_reg[8]_i_2__8_n_1 ;
  wire \reg_abs_reg[8]_i_2__8_n_2 ;
  wire \reg_abs_reg[8]_i_2__8_n_3 ;
  wire \reg_abs_reg[8]_i_2__8_n_4 ;
  wire \reg_abs_reg[8]_i_2__8_n_5 ;
  wire \reg_abs_reg[8]_i_2__8_n_6 ;
  wire \reg_abs_reg[8]_i_2__8_n_7 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__8_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__8_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__8_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__3 
       (.I0(reg_sub_reg__0[10]),
        .I1(\reg_abs_reg[12]_i_2__8_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__3 
       (.I0(reg_sub_reg__0[11]),
        .I1(\reg_abs_reg[12]_i_2__8_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__3 
       (.I0(reg_sub_reg__0[12]),
        .I1(\reg_abs_reg[12]_i_2__8_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[12]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__3 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__3 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__3 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__3 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__3 
       (.I0(reg_sub_reg__0[13]),
        .I1(\reg_abs_reg[16]_i_2__8_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__3 
       (.I0(reg_sub_reg__0[14]),
        .I1(\reg_abs_reg[16]_i_2__8_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__3 
       (.I0(reg_sub_reg__0[15]),
        .I1(\reg_abs_reg[16]_i_2__8_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__3 
       (.I0(reg_sub_reg__0[16]),
        .I1(\reg_abs_reg[16]_i_2__8_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[16]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__3 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__3 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__3 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__3 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__3 
       (.I0(reg_sub_reg__0[17]),
        .I1(\reg_abs_reg[20]_i_2__8_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[17]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__3 
       (.I0(reg_sub_reg__0[18]),
        .I1(\reg_abs_reg[20]_i_2__8_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[18]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__3 
       (.I0(reg_sub_reg__0[19]),
        .I1(\reg_abs_reg[20]_i_2__8_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[19]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__3 
       (.I0(reg_sub_reg__0[20]),
        .I1(\reg_abs_reg[20]_i_2__8_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[20]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__3 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__3 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__3 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__3 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__3 
       (.I0(reg_sub_reg__0[21]),
        .I1(\reg_abs_reg[24]_i_2__8_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[21]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__3 
       (.I0(reg_sub_reg__0[22]),
        .I1(\reg_abs_reg[24]_i_2__8_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[22]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__3 
       (.I0(reg_sub_reg__0[23]),
        .I1(\reg_abs_reg[24]_i_2__8_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[23]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__3 
       (.I0(reg_sub_reg__0[24]),
        .I1(\reg_abs_reg[24]_i_2__8_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[24]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__3 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__3 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__3 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__3 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__3 
       (.I0(reg_sub_reg__0[25]),
        .I1(\reg_abs_reg[28]_i_2__8_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[25]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__3 
       (.I0(reg_sub_reg__0[26]),
        .I1(\reg_abs_reg[28]_i_2__8_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[26]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__3 
       (.I0(reg_sub_reg__0[27]),
        .I1(\reg_abs_reg[28]_i_2__8_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[27]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__3 
       (.I0(reg_sub_reg__0[28]),
        .I1(\reg_abs_reg[28]_i_2__8_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[28]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__3 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__3 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__3 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__3 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__3 
       (.I0(reg_sub_reg__0[29]),
        .I1(\reg_abs_reg[31]_i_2__8_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[29]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__3 
       (.I0(reg_sub_reg__0[30]),
        .I1(\reg_abs_reg[31]_i_2__8_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[30]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__8 
       (.I0(reg_sub_reg__0[31]),
        .I1(\reg_abs_reg[31]_i_2__8_n_5 ),
        .O(\reg_abs[31]_i_1__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__3 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__3 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__3 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__3 
       (.I0(reg_sub_reg__0[4]),
        .I1(\reg_abs_reg[4]_i_2__8_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[4]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__3 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__3 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__3 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__3 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__3 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__3 
       (.I0(reg_sub_reg__0[5]),
        .I1(\reg_abs_reg[8]_i_2__8_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__3 
       (.I0(reg_sub_reg__0[6]),
        .I1(\reg_abs_reg[8]_i_2__8_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__3 
       (.I0(reg_sub_reg__0[7]),
        .I1(\reg_abs_reg[8]_i_2__8_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__3 
       (.I0(reg_sub_reg__0[8]),
        .I1(\reg_abs_reg[8]_i_2__8_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[8]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__3 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__3 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__3 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__3 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__3 
       (.I0(reg_sub_reg__0[9]),
        .I1(\reg_abs_reg[12]_i_2__8_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[9]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[10]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[11]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[12]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__8 
       (.CI(\reg_abs_reg[8]_i_2__8_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__8_n_0 ,\reg_abs_reg[12]_i_2__8_n_1 ,\reg_abs_reg[12]_i_2__8_n_2 ,\reg_abs_reg[12]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[12]_i_2__8_n_4 ,\reg_abs_reg[12]_i_2__8_n_5 ,\reg_abs_reg[12]_i_2__8_n_6 ,\reg_abs_reg[12]_i_2__8_n_7 }),
        .S({\reg_abs[12]_i_3__3_n_0 ,\reg_abs[12]_i_4__3_n_0 ,\reg_abs[12]_i_5__3_n_0 ,\reg_abs[12]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[13]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[14]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[15]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[16]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__8 
       (.CI(\reg_abs_reg[12]_i_2__8_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__8_n_0 ,\reg_abs_reg[16]_i_2__8_n_1 ,\reg_abs_reg[16]_i_2__8_n_2 ,\reg_abs_reg[16]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[16]_i_2__8_n_4 ,\reg_abs_reg[16]_i_2__8_n_5 ,\reg_abs_reg[16]_i_2__8_n_6 ,\reg_abs_reg[16]_i_2__8_n_7 }),
        .S({\reg_abs[16]_i_3__3_n_0 ,\reg_abs[16]_i_4__3_n_0 ,\reg_abs[16]_i_5__3_n_0 ,\reg_abs[16]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[17]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[18]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[19]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[20]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__8 
       (.CI(\reg_abs_reg[16]_i_2__8_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__8_n_0 ,\reg_abs_reg[20]_i_2__8_n_1 ,\reg_abs_reg[20]_i_2__8_n_2 ,\reg_abs_reg[20]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[20]_i_2__8_n_4 ,\reg_abs_reg[20]_i_2__8_n_5 ,\reg_abs_reg[20]_i_2__8_n_6 ,\reg_abs_reg[20]_i_2__8_n_7 }),
        .S({\reg_abs[20]_i_3__3_n_0 ,\reg_abs[20]_i_4__3_n_0 ,\reg_abs[20]_i_5__3_n_0 ,\reg_abs[20]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[21]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[22]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[23]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[24]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__8 
       (.CI(\reg_abs_reg[20]_i_2__8_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__8_n_0 ,\reg_abs_reg[24]_i_2__8_n_1 ,\reg_abs_reg[24]_i_2__8_n_2 ,\reg_abs_reg[24]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[24]_i_2__8_n_4 ,\reg_abs_reg[24]_i_2__8_n_5 ,\reg_abs_reg[24]_i_2__8_n_6 ,\reg_abs_reg[24]_i_2__8_n_7 }),
        .S({\reg_abs[24]_i_3__3_n_0 ,\reg_abs[24]_i_4__3_n_0 ,\reg_abs[24]_i_5__3_n_0 ,\reg_abs[24]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[25]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[26]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[27]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[28]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__8 
       (.CI(\reg_abs_reg[24]_i_2__8_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__8_n_0 ,\reg_abs_reg[28]_i_2__8_n_1 ,\reg_abs_reg[28]_i_2__8_n_2 ,\reg_abs_reg[28]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[28]_i_2__8_n_4 ,\reg_abs_reg[28]_i_2__8_n_5 ,\reg_abs_reg[28]_i_2__8_n_6 ,\reg_abs_reg[28]_i_2__8_n_7 }),
        .S({\reg_abs[28]_i_3__3_n_0 ,\reg_abs[28]_i_4__3_n_0 ,\reg_abs[28]_i_5__3_n_0 ,\reg_abs[28]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[29]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[30]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__8_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__8 
       (.CI(\reg_abs_reg[28]_i_2__8_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__8_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__8_n_2 ,\reg_abs_reg[31]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__8_O_UNCONNECTED [3],\reg_abs_reg[31]_i_2__8_n_5 ,\reg_abs_reg[31]_i_2__8_n_6 ,\reg_abs_reg[31]_i_2__8_n_7 }),
        .S({1'b0,\reg_abs[31]_i_3__3_n_0 ,\reg_abs[31]_i_4__3_n_0 ,\reg_abs[31]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[4]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__8 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__8_n_0 ,\reg_abs_reg[4]_i_2__8_n_1 ,\reg_abs_reg[4]_i_2__8_n_2 ,\reg_abs_reg[4]_i_2__8_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[4]_i_2__8_n_4 ,\NLW_reg_abs_reg[4]_i_2__8_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__3_n_0 ,\reg_abs[4]_i_5__3_n_0 ,\reg_abs[4]_i_6__3_n_0 ,\reg_abs[4]_i_7__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[5]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[6]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[7]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[8]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__8 
       (.CI(\reg_abs_reg[4]_i_2__8_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__8_n_0 ,\reg_abs_reg[8]_i_2__8_n_1 ,\reg_abs_reg[8]_i_2__8_n_2 ,\reg_abs_reg[8]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[8]_i_2__8_n_4 ,\reg_abs_reg[8]_i_2__8_n_5 ,\reg_abs_reg[8]_i_2__8_n_6 ,\reg_abs_reg[8]_i_2__8_n_7 }),
        .S({\reg_abs[8]_i_3__3_n_0 ,\reg_abs[8]_i_4__3_n_0 ,\reg_abs[8]_i_5__3_n_0 ,\reg_abs[8]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[9]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_13
   (Q,
    CEA2_1,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOB,
    reg_add_reg_0,
    reg_add_reg_1,
    p_0_in,
    reg_sub_reg_0);
  output [27:0]Q;
  input CEA2_1;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [14:0]p_0_in;
  input [2:0]reg_sub_reg_0;

  wire CEA2_1;
  wire CEC;
  wire [15:0]DOB;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire [14:0]p_0_in;
  wire \reg_abs[12]_i_3__3_n_0 ;
  wire \reg_abs[12]_i_4__3_n_0 ;
  wire \reg_abs[12]_i_5__3_n_0 ;
  wire \reg_abs[12]_i_6__3_n_0 ;
  wire \reg_abs[16]_i_3__3_n_0 ;
  wire \reg_abs[16]_i_4__3_n_0 ;
  wire \reg_abs[16]_i_5__3_n_0 ;
  wire \reg_abs[16]_i_6__3_n_0 ;
  wire \reg_abs[20]_i_3__3_n_0 ;
  wire \reg_abs[20]_i_4__3_n_0 ;
  wire \reg_abs[20]_i_5__3_n_0 ;
  wire \reg_abs[20]_i_6__3_n_0 ;
  wire \reg_abs[24]_i_3__3_n_0 ;
  wire \reg_abs[24]_i_4__3_n_0 ;
  wire \reg_abs[24]_i_5__3_n_0 ;
  wire \reg_abs[24]_i_6__3_n_0 ;
  wire \reg_abs[28]_i_3__3_n_0 ;
  wire \reg_abs[28]_i_4__3_n_0 ;
  wire \reg_abs[28]_i_5__3_n_0 ;
  wire \reg_abs[28]_i_6__3_n_0 ;
  wire \reg_abs[31]_i_1__7_n_0 ;
  wire \reg_abs[31]_i_3__3_n_0 ;
  wire \reg_abs[31]_i_4__3_n_0 ;
  wire \reg_abs[31]_i_5__3_n_0 ;
  wire \reg_abs[4]_i_3__3_n_0 ;
  wire \reg_abs[4]_i_4__3_n_0 ;
  wire \reg_abs[4]_i_5__3_n_0 ;
  wire \reg_abs[4]_i_6__3_n_0 ;
  wire \reg_abs[4]_i_7__3_n_0 ;
  wire \reg_abs[8]_i_3__3_n_0 ;
  wire \reg_abs[8]_i_4__3_n_0 ;
  wire \reg_abs[8]_i_5__3_n_0 ;
  wire \reg_abs[8]_i_6__3_n_0 ;
  wire \reg_abs_reg[12]_i_2__7_n_0 ;
  wire \reg_abs_reg[12]_i_2__7_n_1 ;
  wire \reg_abs_reg[12]_i_2__7_n_2 ;
  wire \reg_abs_reg[12]_i_2__7_n_3 ;
  wire \reg_abs_reg[16]_i_2__7_n_0 ;
  wire \reg_abs_reg[16]_i_2__7_n_1 ;
  wire \reg_abs_reg[16]_i_2__7_n_2 ;
  wire \reg_abs_reg[16]_i_2__7_n_3 ;
  wire \reg_abs_reg[20]_i_2__7_n_0 ;
  wire \reg_abs_reg[20]_i_2__7_n_1 ;
  wire \reg_abs_reg[20]_i_2__7_n_2 ;
  wire \reg_abs_reg[20]_i_2__7_n_3 ;
  wire \reg_abs_reg[24]_i_2__7_n_0 ;
  wire \reg_abs_reg[24]_i_2__7_n_1 ;
  wire \reg_abs_reg[24]_i_2__7_n_2 ;
  wire \reg_abs_reg[24]_i_2__7_n_3 ;
  wire \reg_abs_reg[28]_i_2__7_n_0 ;
  wire \reg_abs_reg[28]_i_2__7_n_1 ;
  wire \reg_abs_reg[28]_i_2__7_n_2 ;
  wire \reg_abs_reg[28]_i_2__7_n_3 ;
  wire \reg_abs_reg[31]_i_2__7_n_2 ;
  wire \reg_abs_reg[31]_i_2__7_n_3 ;
  wire \reg_abs_reg[4]_i_2__7_n_0 ;
  wire \reg_abs_reg[4]_i_2__7_n_1 ;
  wire \reg_abs_reg[4]_i_2__7_n_2 ;
  wire \reg_abs_reg[4]_i_2__7_n_3 ;
  wire \reg_abs_reg[8]_i_2__7_n_0 ;
  wire \reg_abs_reg[8]_i_2__7_n_1 ;
  wire \reg_abs_reg[8]_i_2__7_n_2 ;
  wire \reg_abs_reg[8]_i_2__7_n_3 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [2:0]reg_sub_reg_0;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__7_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__7_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__3 
       (.I0(reg_sub_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__3 
       (.I0(reg_sub_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__3 
       (.I0(reg_sub_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__3 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__3 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__3 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__3 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__3 
       (.I0(reg_sub_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__3 
       (.I0(reg_sub_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__3 
       (.I0(reg_sub_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__3 
       (.I0(reg_sub_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__3 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__3 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__3 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__3 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__3 
       (.I0(reg_sub_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__3 
       (.I0(reg_sub_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__3 
       (.I0(reg_sub_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__3 
       (.I0(reg_sub_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__3 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__3 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__3 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__3 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__3 
       (.I0(reg_sub_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__3 
       (.I0(reg_sub_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__3 
       (.I0(reg_sub_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__3 
       (.I0(reg_sub_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__3 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__3 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__3 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__3 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__3 
       (.I0(reg_sub_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__3 
       (.I0(reg_sub_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__3 
       (.I0(reg_sub_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__3 
       (.I0(reg_sub_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__3 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__3 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__3 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__3 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__3 
       (.I0(reg_sub_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__3 
       (.I0(reg_sub_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__7 
       (.I0(reg_sub_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\reg_abs[31]_i_1__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__3 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__3 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__3 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__3 
       (.I0(reg_sub_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__3 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__3 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__3 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__3 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__3 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__3 
       (.I0(reg_sub_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__3 
       (.I0(reg_sub_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__3 
       (.I0(reg_sub_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__3 
       (.I0(reg_sub_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__3 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__3 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__3 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__3 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__3 
       (.I0(reg_sub_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[10]),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[11]),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[12]),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__7 
       (.CI(\reg_abs_reg[8]_i_2__7_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__7_n_0 ,\reg_abs_reg[12]_i_2__7_n_1 ,\reg_abs_reg[12]_i_2__7_n_2 ,\reg_abs_reg[12]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\reg_abs[12]_i_3__3_n_0 ,\reg_abs[12]_i_4__3_n_0 ,\reg_abs[12]_i_5__3_n_0 ,\reg_abs[12]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[13]),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[14]),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[15]),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[16]),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__7 
       (.CI(\reg_abs_reg[12]_i_2__7_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__7_n_0 ,\reg_abs_reg[16]_i_2__7_n_1 ,\reg_abs_reg[16]_i_2__7_n_2 ,\reg_abs_reg[16]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\reg_abs[16]_i_3__3_n_0 ,\reg_abs[16]_i_4__3_n_0 ,\reg_abs[16]_i_5__3_n_0 ,\reg_abs[16]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[17]),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[18]),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[19]),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[20]),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__7 
       (.CI(\reg_abs_reg[16]_i_2__7_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__7_n_0 ,\reg_abs_reg[20]_i_2__7_n_1 ,\reg_abs_reg[20]_i_2__7_n_2 ,\reg_abs_reg[20]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\reg_abs[20]_i_3__3_n_0 ,\reg_abs[20]_i_4__3_n_0 ,\reg_abs[20]_i_5__3_n_0 ,\reg_abs[20]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[21]),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[22]),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[23]),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[24]),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__7 
       (.CI(\reg_abs_reg[20]_i_2__7_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__7_n_0 ,\reg_abs_reg[24]_i_2__7_n_1 ,\reg_abs_reg[24]_i_2__7_n_2 ,\reg_abs_reg[24]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\reg_abs[24]_i_3__3_n_0 ,\reg_abs[24]_i_4__3_n_0 ,\reg_abs[24]_i_5__3_n_0 ,\reg_abs[24]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[25]),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[26]),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[27]),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[28]),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__7 
       (.CI(\reg_abs_reg[24]_i_2__7_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__7_n_0 ,\reg_abs_reg[28]_i_2__7_n_1 ,\reg_abs_reg[28]_i_2__7_n_2 ,\reg_abs_reg[28]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\reg_abs[28]_i_3__3_n_0 ,\reg_abs[28]_i_4__3_n_0 ,\reg_abs[28]_i_5__3_n_0 ,\reg_abs[28]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[29]),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[30]),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__7_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__7 
       (.CI(\reg_abs_reg[28]_i_2__7_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__7_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__7_n_2 ,\reg_abs_reg[31]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__7_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\reg_abs[31]_i_3__3_n_0 ,\reg_abs[31]_i_4__3_n_0 ,\reg_abs[31]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[4]),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__7 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__7_n_0 ,\reg_abs_reg[4]_i_2__7_n_1 ,\reg_abs_reg[4]_i_2__7_n_2 ,\reg_abs_reg[4]_i_2__7_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_reg_abs_reg[4]_i_2__7_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__3_n_0 ,\reg_abs[4]_i_5__3_n_0 ,\reg_abs[4]_i_6__3_n_0 ,\reg_abs[4]_i_7__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[5]),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[6]),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[7]),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[8]),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__7 
       (.CI(\reg_abs_reg[4]_i_2__7_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__7_n_0 ,\reg_abs_reg[8]_i_2__7_n_1 ,\reg_abs_reg[8]_i_2__7_n_2 ,\reg_abs_reg[8]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\reg_abs[8]_i_3__3_n_0 ,\reg_abs[8]_i_4__3_n_0 ,\reg_abs[8]_i_5__3_n_0 ,\reg_abs[8]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[9]),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2:1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1:0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],p_0_in[14:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_in[9:0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_14
   (\reg_y_delay_2_reg[10]_0 ,
    \reg_y_delay_2_reg[11]_0 ,
    \reg_y_delay_2_reg[12]_0 ,
    \reg_y_delay_2_reg[13]_0 ,
    \reg_y_delay_2_reg[14]_0 ,
    \reg_y_delay_2_reg[15]_0 ,
    \reg_y_delay_2_reg[0]_0 ,
    \reg_y_delay_2_reg[1]_0 ,
    \reg_y_delay_2_reg[2]_0 ,
    \reg_y_delay_2_reg[3]_0 ,
    \reg_y_delay_2_reg[4]_0 ,
    \reg_y_delay_2_reg[5]_0 ,
    \reg_y_delay_2_reg[6]_0 ,
    \reg_y_delay_2_reg[7]_0 ,
    \reg_y_delay_2_reg[8]_0 ,
    \reg_y_delay_2_reg[9]_0 ,
    Q,
    reg_sum,
    CEC,
    DOA,
    clk_IBUF_BUFG,
    sel,
    CEA2_0,
    reg_add_reg_0,
    reg_add_reg_1,
    B,
    reg_sub_reg_0);
  output \reg_y_delay_2_reg[10]_0 ;
  output \reg_y_delay_2_reg[11]_0 ;
  output \reg_y_delay_2_reg[12]_0 ;
  output \reg_y_delay_2_reg[13]_0 ;
  output \reg_y_delay_2_reg[14]_0 ;
  output \reg_y_delay_2_reg[15]_0 ;
  output \reg_y_delay_2_reg[0]_0 ;
  output \reg_y_delay_2_reg[1]_0 ;
  output \reg_y_delay_2_reg[2]_0 ;
  output \reg_y_delay_2_reg[3]_0 ;
  output \reg_y_delay_2_reg[4]_0 ;
  output \reg_y_delay_2_reg[5]_0 ;
  output \reg_y_delay_2_reg[6]_0 ;
  output \reg_y_delay_2_reg[7]_0 ;
  output \reg_y_delay_2_reg[8]_0 ;
  output \reg_y_delay_2_reg[9]_0 ;
  output [27:0]Q;
  input reg_sum;
  input CEC;
  input [31:0]DOA;
  input clk_IBUF_BUFG;
  input sel;
  input CEA2_0;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [9:0]B;
  input [7:0]reg_sub_reg_0;

  wire [9:0]B;
  wire CEA2_0;
  wire CEC;
  wire [31:0]DOA;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire \reg_abs[10]_i_1__2_n_0 ;
  wire \reg_abs[11]_i_1__2_n_0 ;
  wire \reg_abs[12]_i_1__2_n_0 ;
  wire \reg_abs[12]_i_3__2_n_0 ;
  wire \reg_abs[12]_i_4__2_n_0 ;
  wire \reg_abs[12]_i_5__2_n_0 ;
  wire \reg_abs[12]_i_6__2_n_0 ;
  wire \reg_abs[13]_i_1__2_n_0 ;
  wire \reg_abs[14]_i_1__2_n_0 ;
  wire \reg_abs[15]_i_1__2_n_0 ;
  wire \reg_abs[16]_i_1__2_n_0 ;
  wire \reg_abs[16]_i_3__2_n_0 ;
  wire \reg_abs[16]_i_4__2_n_0 ;
  wire \reg_abs[16]_i_5__2_n_0 ;
  wire \reg_abs[16]_i_6__2_n_0 ;
  wire \reg_abs[17]_i_1__2_n_0 ;
  wire \reg_abs[18]_i_1__2_n_0 ;
  wire \reg_abs[19]_i_1__2_n_0 ;
  wire \reg_abs[20]_i_1__2_n_0 ;
  wire \reg_abs[20]_i_3__2_n_0 ;
  wire \reg_abs[20]_i_4__2_n_0 ;
  wire \reg_abs[20]_i_5__2_n_0 ;
  wire \reg_abs[20]_i_6__2_n_0 ;
  wire \reg_abs[21]_i_1__2_n_0 ;
  wire \reg_abs[22]_i_1__2_n_0 ;
  wire \reg_abs[23]_i_1__2_n_0 ;
  wire \reg_abs[24]_i_1__2_n_0 ;
  wire \reg_abs[24]_i_3__2_n_0 ;
  wire \reg_abs[24]_i_4__2_n_0 ;
  wire \reg_abs[24]_i_5__2_n_0 ;
  wire \reg_abs[24]_i_6__2_n_0 ;
  wire \reg_abs[25]_i_1__2_n_0 ;
  wire \reg_abs[26]_i_1__2_n_0 ;
  wire \reg_abs[27]_i_1__2_n_0 ;
  wire \reg_abs[28]_i_1__2_n_0 ;
  wire \reg_abs[28]_i_3__2_n_0 ;
  wire \reg_abs[28]_i_4__2_n_0 ;
  wire \reg_abs[28]_i_5__2_n_0 ;
  wire \reg_abs[28]_i_6__2_n_0 ;
  wire \reg_abs[29]_i_1__2_n_0 ;
  wire \reg_abs[30]_i_1__2_n_0 ;
  wire \reg_abs[31]_i_1__6_n_0 ;
  wire \reg_abs[31]_i_3__2_n_0 ;
  wire \reg_abs[31]_i_4__2_n_0 ;
  wire \reg_abs[31]_i_5__2_n_0 ;
  wire \reg_abs[4]_i_1__2_n_0 ;
  wire \reg_abs[4]_i_3__2_n_0 ;
  wire \reg_abs[4]_i_4__2_n_0 ;
  wire \reg_abs[4]_i_5__2_n_0 ;
  wire \reg_abs[4]_i_6__2_n_0 ;
  wire \reg_abs[4]_i_7__2_n_0 ;
  wire \reg_abs[5]_i_1__2_n_0 ;
  wire \reg_abs[6]_i_1__2_n_0 ;
  wire \reg_abs[7]_i_1__2_n_0 ;
  wire \reg_abs[8]_i_1__2_n_0 ;
  wire \reg_abs[8]_i_3__2_n_0 ;
  wire \reg_abs[8]_i_4__2_n_0 ;
  wire \reg_abs[8]_i_5__2_n_0 ;
  wire \reg_abs[8]_i_6__2_n_0 ;
  wire \reg_abs[9]_i_1__2_n_0 ;
  wire \reg_abs_reg[12]_i_2__6_n_0 ;
  wire \reg_abs_reg[12]_i_2__6_n_1 ;
  wire \reg_abs_reg[12]_i_2__6_n_2 ;
  wire \reg_abs_reg[12]_i_2__6_n_3 ;
  wire \reg_abs_reg[12]_i_2__6_n_4 ;
  wire \reg_abs_reg[12]_i_2__6_n_5 ;
  wire \reg_abs_reg[12]_i_2__6_n_6 ;
  wire \reg_abs_reg[12]_i_2__6_n_7 ;
  wire \reg_abs_reg[16]_i_2__6_n_0 ;
  wire \reg_abs_reg[16]_i_2__6_n_1 ;
  wire \reg_abs_reg[16]_i_2__6_n_2 ;
  wire \reg_abs_reg[16]_i_2__6_n_3 ;
  wire \reg_abs_reg[16]_i_2__6_n_4 ;
  wire \reg_abs_reg[16]_i_2__6_n_5 ;
  wire \reg_abs_reg[16]_i_2__6_n_6 ;
  wire \reg_abs_reg[16]_i_2__6_n_7 ;
  wire \reg_abs_reg[20]_i_2__6_n_0 ;
  wire \reg_abs_reg[20]_i_2__6_n_1 ;
  wire \reg_abs_reg[20]_i_2__6_n_2 ;
  wire \reg_abs_reg[20]_i_2__6_n_3 ;
  wire \reg_abs_reg[20]_i_2__6_n_4 ;
  wire \reg_abs_reg[20]_i_2__6_n_5 ;
  wire \reg_abs_reg[20]_i_2__6_n_6 ;
  wire \reg_abs_reg[20]_i_2__6_n_7 ;
  wire \reg_abs_reg[24]_i_2__6_n_0 ;
  wire \reg_abs_reg[24]_i_2__6_n_1 ;
  wire \reg_abs_reg[24]_i_2__6_n_2 ;
  wire \reg_abs_reg[24]_i_2__6_n_3 ;
  wire \reg_abs_reg[24]_i_2__6_n_4 ;
  wire \reg_abs_reg[24]_i_2__6_n_5 ;
  wire \reg_abs_reg[24]_i_2__6_n_6 ;
  wire \reg_abs_reg[24]_i_2__6_n_7 ;
  wire \reg_abs_reg[28]_i_2__6_n_0 ;
  wire \reg_abs_reg[28]_i_2__6_n_1 ;
  wire \reg_abs_reg[28]_i_2__6_n_2 ;
  wire \reg_abs_reg[28]_i_2__6_n_3 ;
  wire \reg_abs_reg[28]_i_2__6_n_4 ;
  wire \reg_abs_reg[28]_i_2__6_n_5 ;
  wire \reg_abs_reg[28]_i_2__6_n_6 ;
  wire \reg_abs_reg[28]_i_2__6_n_7 ;
  wire \reg_abs_reg[31]_i_2__6_n_2 ;
  wire \reg_abs_reg[31]_i_2__6_n_3 ;
  wire \reg_abs_reg[31]_i_2__6_n_5 ;
  wire \reg_abs_reg[31]_i_2__6_n_6 ;
  wire \reg_abs_reg[31]_i_2__6_n_7 ;
  wire \reg_abs_reg[4]_i_2__6_n_0 ;
  wire \reg_abs_reg[4]_i_2__6_n_1 ;
  wire \reg_abs_reg[4]_i_2__6_n_2 ;
  wire \reg_abs_reg[4]_i_2__6_n_3 ;
  wire \reg_abs_reg[4]_i_2__6_n_4 ;
  wire \reg_abs_reg[8]_i_2__6_n_0 ;
  wire \reg_abs_reg[8]_i_2__6_n_1 ;
  wire \reg_abs_reg[8]_i_2__6_n_2 ;
  wire \reg_abs_reg[8]_i_2__6_n_3 ;
  wire \reg_abs_reg[8]_i_2__6_n_4 ;
  wire \reg_abs_reg[8]_i_2__6_n_5 ;
  wire \reg_abs_reg[8]_i_2__6_n_6 ;
  wire \reg_abs_reg[8]_i_2__6_n_7 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [7:0]reg_sub_reg_0;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire \reg_y_delay_1_reg_n_0_[0] ;
  wire \reg_y_delay_1_reg_n_0_[10] ;
  wire \reg_y_delay_1_reg_n_0_[11] ;
  wire \reg_y_delay_1_reg_n_0_[12] ;
  wire \reg_y_delay_1_reg_n_0_[13] ;
  wire \reg_y_delay_1_reg_n_0_[14] ;
  wire \reg_y_delay_1_reg_n_0_[15] ;
  wire \reg_y_delay_1_reg_n_0_[1] ;
  wire \reg_y_delay_1_reg_n_0_[2] ;
  wire \reg_y_delay_1_reg_n_0_[3] ;
  wire \reg_y_delay_1_reg_n_0_[4] ;
  wire \reg_y_delay_1_reg_n_0_[5] ;
  wire \reg_y_delay_1_reg_n_0_[6] ;
  wire \reg_y_delay_1_reg_n_0_[7] ;
  wire \reg_y_delay_1_reg_n_0_[8] ;
  wire \reg_y_delay_1_reg_n_0_[9] ;
  wire \reg_y_delay_2_reg[0]_0 ;
  wire \reg_y_delay_2_reg[10]_0 ;
  wire \reg_y_delay_2_reg[11]_0 ;
  wire \reg_y_delay_2_reg[12]_0 ;
  wire \reg_y_delay_2_reg[13]_0 ;
  wire \reg_y_delay_2_reg[14]_0 ;
  wire \reg_y_delay_2_reg[15]_0 ;
  wire \reg_y_delay_2_reg[1]_0 ;
  wire \reg_y_delay_2_reg[2]_0 ;
  wire \reg_y_delay_2_reg[3]_0 ;
  wire \reg_y_delay_2_reg[4]_0 ;
  wire \reg_y_delay_2_reg[5]_0 ;
  wire \reg_y_delay_2_reg[6]_0 ;
  wire \reg_y_delay_2_reg[7]_0 ;
  wire \reg_y_delay_2_reg[8]_0 ;
  wire \reg_y_delay_2_reg[9]_0 ;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__6_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__6_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__2 
       (.I0(reg_sub_reg__0[10]),
        .I1(\reg_abs_reg[12]_i_2__6_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__2 
       (.I0(reg_sub_reg__0[11]),
        .I1(\reg_abs_reg[12]_i_2__6_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__2 
       (.I0(reg_sub_reg__0[12]),
        .I1(\reg_abs_reg[12]_i_2__6_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[12]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__2 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__2 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__2 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__2 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__2 
       (.I0(reg_sub_reg__0[13]),
        .I1(\reg_abs_reg[16]_i_2__6_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__2 
       (.I0(reg_sub_reg__0[14]),
        .I1(\reg_abs_reg[16]_i_2__6_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__2 
       (.I0(reg_sub_reg__0[15]),
        .I1(\reg_abs_reg[16]_i_2__6_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__2 
       (.I0(reg_sub_reg__0[16]),
        .I1(\reg_abs_reg[16]_i_2__6_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[16]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__2 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__2 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__2 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__2 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__2 
       (.I0(reg_sub_reg__0[17]),
        .I1(\reg_abs_reg[20]_i_2__6_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__2 
       (.I0(reg_sub_reg__0[18]),
        .I1(\reg_abs_reg[20]_i_2__6_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__2 
       (.I0(reg_sub_reg__0[19]),
        .I1(\reg_abs_reg[20]_i_2__6_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__2 
       (.I0(reg_sub_reg__0[20]),
        .I1(\reg_abs_reg[20]_i_2__6_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[20]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__2 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__2 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__2 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__2 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__2 
       (.I0(reg_sub_reg__0[21]),
        .I1(\reg_abs_reg[24]_i_2__6_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__2 
       (.I0(reg_sub_reg__0[22]),
        .I1(\reg_abs_reg[24]_i_2__6_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__2 
       (.I0(reg_sub_reg__0[23]),
        .I1(\reg_abs_reg[24]_i_2__6_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[23]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__2 
       (.I0(reg_sub_reg__0[24]),
        .I1(\reg_abs_reg[24]_i_2__6_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[24]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__2 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__2 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__2 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__2 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__2 
       (.I0(reg_sub_reg__0[25]),
        .I1(\reg_abs_reg[28]_i_2__6_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[25]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__2 
       (.I0(reg_sub_reg__0[26]),
        .I1(\reg_abs_reg[28]_i_2__6_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[26]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__2 
       (.I0(reg_sub_reg__0[27]),
        .I1(\reg_abs_reg[28]_i_2__6_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[27]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__2 
       (.I0(reg_sub_reg__0[28]),
        .I1(\reg_abs_reg[28]_i_2__6_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[28]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__2 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__2 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__2 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__2 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__2 
       (.I0(reg_sub_reg__0[29]),
        .I1(\reg_abs_reg[31]_i_2__6_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[29]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__2 
       (.I0(reg_sub_reg__0[30]),
        .I1(\reg_abs_reg[31]_i_2__6_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[30]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__6 
       (.I0(reg_sub_reg__0[31]),
        .I1(\reg_abs_reg[31]_i_2__6_n_5 ),
        .O(\reg_abs[31]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__2 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__2 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__2 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__2 
       (.I0(reg_sub_reg__0[4]),
        .I1(\reg_abs_reg[4]_i_2__6_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__2 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__2 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__2 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__2 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__2 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__2 
       (.I0(reg_sub_reg__0[5]),
        .I1(\reg_abs_reg[8]_i_2__6_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__2 
       (.I0(reg_sub_reg__0[6]),
        .I1(\reg_abs_reg[8]_i_2__6_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__2 
       (.I0(reg_sub_reg__0[7]),
        .I1(\reg_abs_reg[8]_i_2__6_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__2 
       (.I0(reg_sub_reg__0[8]),
        .I1(\reg_abs_reg[8]_i_2__6_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__2 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__2 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__2 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__2 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__2 
       (.I0(reg_sub_reg__0[9]),
        .I1(\reg_abs_reg[12]_i_2__6_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[10]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[11]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[12]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__6 
       (.CI(\reg_abs_reg[8]_i_2__6_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__6_n_0 ,\reg_abs_reg[12]_i_2__6_n_1 ,\reg_abs_reg[12]_i_2__6_n_2 ,\reg_abs_reg[12]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[12]_i_2__6_n_4 ,\reg_abs_reg[12]_i_2__6_n_5 ,\reg_abs_reg[12]_i_2__6_n_6 ,\reg_abs_reg[12]_i_2__6_n_7 }),
        .S({\reg_abs[12]_i_3__2_n_0 ,\reg_abs[12]_i_4__2_n_0 ,\reg_abs[12]_i_5__2_n_0 ,\reg_abs[12]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[13]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[14]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[15]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[16]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__6 
       (.CI(\reg_abs_reg[12]_i_2__6_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__6_n_0 ,\reg_abs_reg[16]_i_2__6_n_1 ,\reg_abs_reg[16]_i_2__6_n_2 ,\reg_abs_reg[16]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[16]_i_2__6_n_4 ,\reg_abs_reg[16]_i_2__6_n_5 ,\reg_abs_reg[16]_i_2__6_n_6 ,\reg_abs_reg[16]_i_2__6_n_7 }),
        .S({\reg_abs[16]_i_3__2_n_0 ,\reg_abs[16]_i_4__2_n_0 ,\reg_abs[16]_i_5__2_n_0 ,\reg_abs[16]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[17]_i_1__2_n_0 ),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[18]_i_1__2_n_0 ),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[19]_i_1__2_n_0 ),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[20]_i_1__2_n_0 ),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__6 
       (.CI(\reg_abs_reg[16]_i_2__6_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__6_n_0 ,\reg_abs_reg[20]_i_2__6_n_1 ,\reg_abs_reg[20]_i_2__6_n_2 ,\reg_abs_reg[20]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[20]_i_2__6_n_4 ,\reg_abs_reg[20]_i_2__6_n_5 ,\reg_abs_reg[20]_i_2__6_n_6 ,\reg_abs_reg[20]_i_2__6_n_7 }),
        .S({\reg_abs[20]_i_3__2_n_0 ,\reg_abs[20]_i_4__2_n_0 ,\reg_abs[20]_i_5__2_n_0 ,\reg_abs[20]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[21]_i_1__2_n_0 ),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[22]_i_1__2_n_0 ),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[23]_i_1__2_n_0 ),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[24]_i_1__2_n_0 ),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__6 
       (.CI(\reg_abs_reg[20]_i_2__6_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__6_n_0 ,\reg_abs_reg[24]_i_2__6_n_1 ,\reg_abs_reg[24]_i_2__6_n_2 ,\reg_abs_reg[24]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[24]_i_2__6_n_4 ,\reg_abs_reg[24]_i_2__6_n_5 ,\reg_abs_reg[24]_i_2__6_n_6 ,\reg_abs_reg[24]_i_2__6_n_7 }),
        .S({\reg_abs[24]_i_3__2_n_0 ,\reg_abs[24]_i_4__2_n_0 ,\reg_abs[24]_i_5__2_n_0 ,\reg_abs[24]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[25]_i_1__2_n_0 ),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[26]_i_1__2_n_0 ),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[27]_i_1__2_n_0 ),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[28]_i_1__2_n_0 ),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__6 
       (.CI(\reg_abs_reg[24]_i_2__6_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__6_n_0 ,\reg_abs_reg[28]_i_2__6_n_1 ,\reg_abs_reg[28]_i_2__6_n_2 ,\reg_abs_reg[28]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[28]_i_2__6_n_4 ,\reg_abs_reg[28]_i_2__6_n_5 ,\reg_abs_reg[28]_i_2__6_n_6 ,\reg_abs_reg[28]_i_2__6_n_7 }),
        .S({\reg_abs[28]_i_3__2_n_0 ,\reg_abs[28]_i_4__2_n_0 ,\reg_abs[28]_i_5__2_n_0 ,\reg_abs[28]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[29]_i_1__2_n_0 ),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[30]_i_1__2_n_0 ),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__6_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__6 
       (.CI(\reg_abs_reg[28]_i_2__6_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__6_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__6_n_2 ,\reg_abs_reg[31]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__6_O_UNCONNECTED [3],\reg_abs_reg[31]_i_2__6_n_5 ,\reg_abs_reg[31]_i_2__6_n_6 ,\reg_abs_reg[31]_i_2__6_n_7 }),
        .S({1'b0,\reg_abs[31]_i_3__2_n_0 ,\reg_abs[31]_i_4__2_n_0 ,\reg_abs[31]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[4]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__6 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__6_n_0 ,\reg_abs_reg[4]_i_2__6_n_1 ,\reg_abs_reg[4]_i_2__6_n_2 ,\reg_abs_reg[4]_i_2__6_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[4]_i_2__6_n_4 ,\NLW_reg_abs_reg[4]_i_2__6_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__2_n_0 ,\reg_abs[4]_i_5__2_n_0 ,\reg_abs[4]_i_6__2_n_0 ,\reg_abs[4]_i_7__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[5]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[6]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[7]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[8]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__6 
       (.CI(\reg_abs_reg[4]_i_2__6_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__6_n_0 ,\reg_abs_reg[8]_i_2__6_n_1 ,\reg_abs_reg[8]_i_2__6_n_2 ,\reg_abs_reg[8]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[8]_i_2__6_n_4 ,\reg_abs_reg[8]_i_2__6_n_5 ,\reg_abs_reg[8]_i_2__6_n_6 ,\reg_abs_reg[8]_i_2__6_n_7 }),
        .S({\reg_abs[8]_i_3__2_n_0 ,\reg_abs[8]_i_4__2_n_0 ,\reg_abs[8]_i_5__2_n_0 ,\reg_abs[8]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[9]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[31],DOA[31],DOA[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7:6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6:5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[0]),
        .Q(\reg_y_delay_1_reg_n_0_[0] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[10]),
        .Q(\reg_y_delay_1_reg_n_0_[10] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[11]),
        .Q(\reg_y_delay_1_reg_n_0_[11] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[12]),
        .Q(\reg_y_delay_1_reg_n_0_[12] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[13]),
        .Q(\reg_y_delay_1_reg_n_0_[13] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[14]),
        .Q(\reg_y_delay_1_reg_n_0_[14] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[15]),
        .Q(\reg_y_delay_1_reg_n_0_[15] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[1]),
        .Q(\reg_y_delay_1_reg_n_0_[1] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[2]),
        .Q(\reg_y_delay_1_reg_n_0_[2] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[3]),
        .Q(\reg_y_delay_1_reg_n_0_[3] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[4]),
        .Q(\reg_y_delay_1_reg_n_0_[4] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[5]),
        .Q(\reg_y_delay_1_reg_n_0_[5] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[6]),
        .Q(\reg_y_delay_1_reg_n_0_[6] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[7]),
        .Q(\reg_y_delay_1_reg_n_0_[7] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[8]),
        .Q(\reg_y_delay_1_reg_n_0_[8] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOA[9]),
        .Q(\reg_y_delay_1_reg_n_0_[9] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[0] ),
        .Q(\reg_y_delay_2_reg[0]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[10] ),
        .Q(\reg_y_delay_2_reg[10]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[11] ),
        .Q(\reg_y_delay_2_reg[11]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[12] ),
        .Q(\reg_y_delay_2_reg[12]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[13] ),
        .Q(\reg_y_delay_2_reg[13]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[14] ),
        .Q(\reg_y_delay_2_reg[14]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[15] ),
        .Q(\reg_y_delay_2_reg[15]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[1] ),
        .Q(\reg_y_delay_2_reg[1]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[2] ),
        .Q(\reg_y_delay_2_reg[2]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[3] ),
        .Q(\reg_y_delay_2_reg[3]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[4] ),
        .Q(\reg_y_delay_2_reg[4]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[5] ),
        .Q(\reg_y_delay_2_reg[5]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[6] ),
        .Q(\reg_y_delay_2_reg[6]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[7] ),
        .Q(\reg_y_delay_2_reg[7]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[8] ),
        .Q(\reg_y_delay_2_reg[8]_0 ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_y_delay_1_reg_n_0_[9] ),
        .Q(\reg_y_delay_2_reg[9]_0 ),
        .R(reg_sum));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_15
   (reg_y_delay_2,
    Q,
    reg_sum,
    CEC,
    DOB,
    clk_IBUF_BUFG,
    sel,
    CEA2_0,
    reg_add_reg_0,
    reg_add_reg_1,
    p_0_in,
    A);
  output [15:0]reg_y_delay_2;
  output [27:0]Q;
  input reg_sum;
  input CEC;
  input [31:0]DOB;
  input clk_IBUF_BUFG;
  input sel;
  input CEA2_0;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [14:0]p_0_in;
  input [2:0]A;

  wire [2:0]A;
  wire CEA2_0;
  wire CEC;
  wire [31:0]DOB;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire [14:0]p_0_in;
  wire \reg_abs[12]_i_3__2_n_0 ;
  wire \reg_abs[12]_i_4__2_n_0 ;
  wire \reg_abs[12]_i_5__2_n_0 ;
  wire \reg_abs[12]_i_6__2_n_0 ;
  wire \reg_abs[16]_i_3__2_n_0 ;
  wire \reg_abs[16]_i_4__2_n_0 ;
  wire \reg_abs[16]_i_5__2_n_0 ;
  wire \reg_abs[16]_i_6__2_n_0 ;
  wire \reg_abs[20]_i_3__2_n_0 ;
  wire \reg_abs[20]_i_4__2_n_0 ;
  wire \reg_abs[20]_i_5__2_n_0 ;
  wire \reg_abs[20]_i_6__2_n_0 ;
  wire \reg_abs[24]_i_3__2_n_0 ;
  wire \reg_abs[24]_i_4__2_n_0 ;
  wire \reg_abs[24]_i_5__2_n_0 ;
  wire \reg_abs[24]_i_6__2_n_0 ;
  wire \reg_abs[28]_i_3__2_n_0 ;
  wire \reg_abs[28]_i_4__2_n_0 ;
  wire \reg_abs[28]_i_5__2_n_0 ;
  wire \reg_abs[28]_i_6__2_n_0 ;
  wire \reg_abs[31]_i_1__5_n_0 ;
  wire \reg_abs[31]_i_3__2_n_0 ;
  wire \reg_abs[31]_i_4__2_n_0 ;
  wire \reg_abs[31]_i_5__2_n_0 ;
  wire \reg_abs[4]_i_3__2_n_0 ;
  wire \reg_abs[4]_i_4__2_n_0 ;
  wire \reg_abs[4]_i_5__2_n_0 ;
  wire \reg_abs[4]_i_6__2_n_0 ;
  wire \reg_abs[4]_i_7__2_n_0 ;
  wire \reg_abs[8]_i_3__2_n_0 ;
  wire \reg_abs[8]_i_4__2_n_0 ;
  wire \reg_abs[8]_i_5__2_n_0 ;
  wire \reg_abs[8]_i_6__2_n_0 ;
  wire \reg_abs_reg[12]_i_2__5_n_0 ;
  wire \reg_abs_reg[12]_i_2__5_n_1 ;
  wire \reg_abs_reg[12]_i_2__5_n_2 ;
  wire \reg_abs_reg[12]_i_2__5_n_3 ;
  wire \reg_abs_reg[16]_i_2__5_n_0 ;
  wire \reg_abs_reg[16]_i_2__5_n_1 ;
  wire \reg_abs_reg[16]_i_2__5_n_2 ;
  wire \reg_abs_reg[16]_i_2__5_n_3 ;
  wire \reg_abs_reg[20]_i_2__5_n_0 ;
  wire \reg_abs_reg[20]_i_2__5_n_1 ;
  wire \reg_abs_reg[20]_i_2__5_n_2 ;
  wire \reg_abs_reg[20]_i_2__5_n_3 ;
  wire \reg_abs_reg[24]_i_2__5_n_0 ;
  wire \reg_abs_reg[24]_i_2__5_n_1 ;
  wire \reg_abs_reg[24]_i_2__5_n_2 ;
  wire \reg_abs_reg[24]_i_2__5_n_3 ;
  wire \reg_abs_reg[28]_i_2__5_n_0 ;
  wire \reg_abs_reg[28]_i_2__5_n_1 ;
  wire \reg_abs_reg[28]_i_2__5_n_2 ;
  wire \reg_abs_reg[28]_i_2__5_n_3 ;
  wire \reg_abs_reg[31]_i_2__5_n_2 ;
  wire \reg_abs_reg[31]_i_2__5_n_3 ;
  wire \reg_abs_reg[4]_i_2__5_n_0 ;
  wire \reg_abs_reg[4]_i_2__5_n_1 ;
  wire \reg_abs_reg[4]_i_2__5_n_2 ;
  wire \reg_abs_reg[4]_i_2__5_n_3 ;
  wire \reg_abs_reg[8]_i_2__5_n_0 ;
  wire \reg_abs_reg[8]_i_2__5_n_1 ;
  wire \reg_abs_reg[8]_i_2__5_n_2 ;
  wire \reg_abs_reg[8]_i_2__5_n_3 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire [15:0]reg_y_delay_1;
  wire [15:0]reg_y_delay_2;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__5_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__5_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__2 
       (.I0(reg_sub_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__2 
       (.I0(reg_sub_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__2 
       (.I0(reg_sub_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__2 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__2 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__2 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__2 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__2 
       (.I0(reg_sub_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__2 
       (.I0(reg_sub_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__2 
       (.I0(reg_sub_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__2 
       (.I0(reg_sub_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__2 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__2 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__2 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__2 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__2 
       (.I0(reg_sub_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__2 
       (.I0(reg_sub_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__2 
       (.I0(reg_sub_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__2 
       (.I0(reg_sub_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__2 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__2 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__2 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__2 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__2 
       (.I0(reg_sub_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__2 
       (.I0(reg_sub_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__2 
       (.I0(reg_sub_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__2 
       (.I0(reg_sub_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__2 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__2 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__2 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__2 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__2 
       (.I0(reg_sub_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__2 
       (.I0(reg_sub_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__2 
       (.I0(reg_sub_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__2 
       (.I0(reg_sub_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__2 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__2 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__2 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__2 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__2 
       (.I0(reg_sub_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__2 
       (.I0(reg_sub_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__5 
       (.I0(reg_sub_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\reg_abs[31]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__2 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__2 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__2 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__2 
       (.I0(reg_sub_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__2 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__2 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__2 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__2 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__2 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__2 
       (.I0(reg_sub_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__2 
       (.I0(reg_sub_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__2 
       (.I0(reg_sub_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__2 
       (.I0(reg_sub_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__2 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__2 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__2 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__2 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__2 
       (.I0(reg_sub_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[10]),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[11]),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[12]),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__5 
       (.CI(\reg_abs_reg[8]_i_2__5_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__5_n_0 ,\reg_abs_reg[12]_i_2__5_n_1 ,\reg_abs_reg[12]_i_2__5_n_2 ,\reg_abs_reg[12]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\reg_abs[12]_i_3__2_n_0 ,\reg_abs[12]_i_4__2_n_0 ,\reg_abs[12]_i_5__2_n_0 ,\reg_abs[12]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[13]),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[14]),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[15]),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[16]),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__5 
       (.CI(\reg_abs_reg[12]_i_2__5_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__5_n_0 ,\reg_abs_reg[16]_i_2__5_n_1 ,\reg_abs_reg[16]_i_2__5_n_2 ,\reg_abs_reg[16]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\reg_abs[16]_i_3__2_n_0 ,\reg_abs[16]_i_4__2_n_0 ,\reg_abs[16]_i_5__2_n_0 ,\reg_abs[16]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[17]),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[18]),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[19]),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[20]),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__5 
       (.CI(\reg_abs_reg[16]_i_2__5_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__5_n_0 ,\reg_abs_reg[20]_i_2__5_n_1 ,\reg_abs_reg[20]_i_2__5_n_2 ,\reg_abs_reg[20]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\reg_abs[20]_i_3__2_n_0 ,\reg_abs[20]_i_4__2_n_0 ,\reg_abs[20]_i_5__2_n_0 ,\reg_abs[20]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[21]),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[22]),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[23]),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[24]),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__5 
       (.CI(\reg_abs_reg[20]_i_2__5_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__5_n_0 ,\reg_abs_reg[24]_i_2__5_n_1 ,\reg_abs_reg[24]_i_2__5_n_2 ,\reg_abs_reg[24]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\reg_abs[24]_i_3__2_n_0 ,\reg_abs[24]_i_4__2_n_0 ,\reg_abs[24]_i_5__2_n_0 ,\reg_abs[24]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[25]),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[26]),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[27]),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[28]),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__5 
       (.CI(\reg_abs_reg[24]_i_2__5_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__5_n_0 ,\reg_abs_reg[28]_i_2__5_n_1 ,\reg_abs_reg[28]_i_2__5_n_2 ,\reg_abs_reg[28]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\reg_abs[28]_i_3__2_n_0 ,\reg_abs[28]_i_4__2_n_0 ,\reg_abs[28]_i_5__2_n_0 ,\reg_abs[28]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[29]),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[30]),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__5_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__5 
       (.CI(\reg_abs_reg[28]_i_2__5_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__5_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__5_n_2 ,\reg_abs_reg[31]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__5_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\reg_abs[31]_i_3__2_n_0 ,\reg_abs[31]_i_4__2_n_0 ,\reg_abs[31]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[4]),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__5 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__5_n_0 ,\reg_abs_reg[4]_i_2__5_n_1 ,\reg_abs_reg[4]_i_2__5_n_2 ,\reg_abs_reg[4]_i_2__5_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_reg_abs_reg[4]_i_2__5_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__2_n_0 ,\reg_abs[4]_i_5__2_n_0 ,\reg_abs[4]_i_6__2_n_0 ,\reg_abs[4]_i_7__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[5]),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[6]),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[7]),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[8]),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__5 
       (.CI(\reg_abs_reg[4]_i_2__5_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__5_n_0 ,\reg_abs_reg[8]_i_2__5_n_1 ,\reg_abs_reg[8]_i_2__5_n_2 ,\reg_abs_reg[8]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\reg_abs[8]_i_3__2_n_0 ,\reg_abs[8]_i_4__2_n_0 ,\reg_abs[8]_i_5__2_n_0 ,\reg_abs[8]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[9]),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[31],DOB[31],DOB[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2:1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1:0],A[0],A[0],A[0],A[0],p_0_in[14:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_in[9:0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[0]),
        .Q(reg_y_delay_1[0]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[10]),
        .Q(reg_y_delay_1[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[11]),
        .Q(reg_y_delay_1[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[12]),
        .Q(reg_y_delay_1[12]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[13]),
        .Q(reg_y_delay_1[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[14]),
        .Q(reg_y_delay_1[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[15]),
        .Q(reg_y_delay_1[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[1]),
        .Q(reg_y_delay_1[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[2]),
        .Q(reg_y_delay_1[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[3]),
        .Q(reg_y_delay_1[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[4]),
        .Q(reg_y_delay_1[4]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[5]),
        .Q(reg_y_delay_1[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[6]),
        .Q(reg_y_delay_1[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[7]),
        .Q(reg_y_delay_1[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[8]),
        .Q(reg_y_delay_1[8]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEC),
        .D(DOB[9]),
        .Q(reg_y_delay_1[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[0]),
        .Q(reg_y_delay_2[0]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[10]),
        .Q(reg_y_delay_2[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[11]),
        .Q(reg_y_delay_2[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[12]),
        .Q(reg_y_delay_2[12]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[13]),
        .Q(reg_y_delay_2[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[14]),
        .Q(reg_y_delay_2[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[15]),
        .Q(reg_y_delay_2[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[1]),
        .Q(reg_y_delay_2[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[2]),
        .Q(reg_y_delay_2[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[3]),
        .Q(reg_y_delay_2[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[4]),
        .Q(reg_y_delay_2[4]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[5]),
        .Q(reg_y_delay_2[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[6]),
        .Q(reg_y_delay_2[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[7]),
        .Q(reg_y_delay_2[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[8]),
        .Q(reg_y_delay_2[8]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_y_delay_2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(reg_y_delay_1[9]),
        .Q(reg_y_delay_2[9]),
        .R(reg_sum));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_16
   (Q,
    CEA2_0,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOA,
    reg_add_reg_0,
    reg_add_reg_1,
    B,
    A);
  output [27:0]Q;
  input CEA2_0;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOA;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEA2_0;
  wire CEC;
  wire [15:0]DOA;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire \reg_abs[10]_i_1__1_n_0 ;
  wire \reg_abs[11]_i_1__1_n_0 ;
  wire \reg_abs[12]_i_1__1_n_0 ;
  wire \reg_abs[12]_i_3__1_n_0 ;
  wire \reg_abs[12]_i_4__1_n_0 ;
  wire \reg_abs[12]_i_5__1_n_0 ;
  wire \reg_abs[12]_i_6__1_n_0 ;
  wire \reg_abs[13]_i_1__1_n_0 ;
  wire \reg_abs[14]_i_1__1_n_0 ;
  wire \reg_abs[15]_i_1__1_n_0 ;
  wire \reg_abs[16]_i_1__1_n_0 ;
  wire \reg_abs[16]_i_3__1_n_0 ;
  wire \reg_abs[16]_i_4__1_n_0 ;
  wire \reg_abs[16]_i_5__1_n_0 ;
  wire \reg_abs[16]_i_6__1_n_0 ;
  wire \reg_abs[17]_i_1__1_n_0 ;
  wire \reg_abs[18]_i_1__1_n_0 ;
  wire \reg_abs[19]_i_1__1_n_0 ;
  wire \reg_abs[20]_i_1__1_n_0 ;
  wire \reg_abs[20]_i_3__1_n_0 ;
  wire \reg_abs[20]_i_4__1_n_0 ;
  wire \reg_abs[20]_i_5__1_n_0 ;
  wire \reg_abs[20]_i_6__1_n_0 ;
  wire \reg_abs[21]_i_1__1_n_0 ;
  wire \reg_abs[22]_i_1__1_n_0 ;
  wire \reg_abs[23]_i_1__1_n_0 ;
  wire \reg_abs[24]_i_1__1_n_0 ;
  wire \reg_abs[24]_i_3__1_n_0 ;
  wire \reg_abs[24]_i_4__1_n_0 ;
  wire \reg_abs[24]_i_5__1_n_0 ;
  wire \reg_abs[24]_i_6__1_n_0 ;
  wire \reg_abs[25]_i_1__1_n_0 ;
  wire \reg_abs[26]_i_1__1_n_0 ;
  wire \reg_abs[27]_i_1__1_n_0 ;
  wire \reg_abs[28]_i_1__1_n_0 ;
  wire \reg_abs[28]_i_3__1_n_0 ;
  wire \reg_abs[28]_i_4__1_n_0 ;
  wire \reg_abs[28]_i_5__1_n_0 ;
  wire \reg_abs[28]_i_6__1_n_0 ;
  wire \reg_abs[29]_i_1__1_n_0 ;
  wire \reg_abs[30]_i_1__1_n_0 ;
  wire \reg_abs[31]_i_1__4_n_0 ;
  wire \reg_abs[31]_i_3__1_n_0 ;
  wire \reg_abs[31]_i_4__1_n_0 ;
  wire \reg_abs[31]_i_5__1_n_0 ;
  wire \reg_abs[4]_i_1__1_n_0 ;
  wire \reg_abs[4]_i_3__1_n_0 ;
  wire \reg_abs[4]_i_4__1_n_0 ;
  wire \reg_abs[4]_i_5__1_n_0 ;
  wire \reg_abs[4]_i_6__1_n_0 ;
  wire \reg_abs[4]_i_7__1_n_0 ;
  wire \reg_abs[5]_i_1__1_n_0 ;
  wire \reg_abs[6]_i_1__1_n_0 ;
  wire \reg_abs[7]_i_1__1_n_0 ;
  wire \reg_abs[8]_i_1__1_n_0 ;
  wire \reg_abs[8]_i_3__1_n_0 ;
  wire \reg_abs[8]_i_4__1_n_0 ;
  wire \reg_abs[8]_i_5__1_n_0 ;
  wire \reg_abs[8]_i_6__1_n_0 ;
  wire \reg_abs[9]_i_1__1_n_0 ;
  wire \reg_abs_reg[12]_i_2__4_n_0 ;
  wire \reg_abs_reg[12]_i_2__4_n_1 ;
  wire \reg_abs_reg[12]_i_2__4_n_2 ;
  wire \reg_abs_reg[12]_i_2__4_n_3 ;
  wire \reg_abs_reg[12]_i_2__4_n_4 ;
  wire \reg_abs_reg[12]_i_2__4_n_5 ;
  wire \reg_abs_reg[12]_i_2__4_n_6 ;
  wire \reg_abs_reg[12]_i_2__4_n_7 ;
  wire \reg_abs_reg[16]_i_2__4_n_0 ;
  wire \reg_abs_reg[16]_i_2__4_n_1 ;
  wire \reg_abs_reg[16]_i_2__4_n_2 ;
  wire \reg_abs_reg[16]_i_2__4_n_3 ;
  wire \reg_abs_reg[16]_i_2__4_n_4 ;
  wire \reg_abs_reg[16]_i_2__4_n_5 ;
  wire \reg_abs_reg[16]_i_2__4_n_6 ;
  wire \reg_abs_reg[16]_i_2__4_n_7 ;
  wire \reg_abs_reg[20]_i_2__4_n_0 ;
  wire \reg_abs_reg[20]_i_2__4_n_1 ;
  wire \reg_abs_reg[20]_i_2__4_n_2 ;
  wire \reg_abs_reg[20]_i_2__4_n_3 ;
  wire \reg_abs_reg[20]_i_2__4_n_4 ;
  wire \reg_abs_reg[20]_i_2__4_n_5 ;
  wire \reg_abs_reg[20]_i_2__4_n_6 ;
  wire \reg_abs_reg[20]_i_2__4_n_7 ;
  wire \reg_abs_reg[24]_i_2__4_n_0 ;
  wire \reg_abs_reg[24]_i_2__4_n_1 ;
  wire \reg_abs_reg[24]_i_2__4_n_2 ;
  wire \reg_abs_reg[24]_i_2__4_n_3 ;
  wire \reg_abs_reg[24]_i_2__4_n_4 ;
  wire \reg_abs_reg[24]_i_2__4_n_5 ;
  wire \reg_abs_reg[24]_i_2__4_n_6 ;
  wire \reg_abs_reg[24]_i_2__4_n_7 ;
  wire \reg_abs_reg[28]_i_2__4_n_0 ;
  wire \reg_abs_reg[28]_i_2__4_n_1 ;
  wire \reg_abs_reg[28]_i_2__4_n_2 ;
  wire \reg_abs_reg[28]_i_2__4_n_3 ;
  wire \reg_abs_reg[28]_i_2__4_n_4 ;
  wire \reg_abs_reg[28]_i_2__4_n_5 ;
  wire \reg_abs_reg[28]_i_2__4_n_6 ;
  wire \reg_abs_reg[28]_i_2__4_n_7 ;
  wire \reg_abs_reg[31]_i_2__4_n_2 ;
  wire \reg_abs_reg[31]_i_2__4_n_3 ;
  wire \reg_abs_reg[31]_i_2__4_n_5 ;
  wire \reg_abs_reg[31]_i_2__4_n_6 ;
  wire \reg_abs_reg[31]_i_2__4_n_7 ;
  wire \reg_abs_reg[4]_i_2__4_n_0 ;
  wire \reg_abs_reg[4]_i_2__4_n_1 ;
  wire \reg_abs_reg[4]_i_2__4_n_2 ;
  wire \reg_abs_reg[4]_i_2__4_n_3 ;
  wire \reg_abs_reg[4]_i_2__4_n_4 ;
  wire \reg_abs_reg[8]_i_2__4_n_0 ;
  wire \reg_abs_reg[8]_i_2__4_n_1 ;
  wire \reg_abs_reg[8]_i_2__4_n_2 ;
  wire \reg_abs_reg[8]_i_2__4_n_3 ;
  wire \reg_abs_reg[8]_i_2__4_n_4 ;
  wire \reg_abs_reg[8]_i_2__4_n_5 ;
  wire \reg_abs_reg[8]_i_2__4_n_6 ;
  wire \reg_abs_reg[8]_i_2__4_n_7 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__4_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__4_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__1 
       (.I0(reg_sub_reg__0[10]),
        .I1(\reg_abs_reg[12]_i_2__4_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__1 
       (.I0(reg_sub_reg__0[11]),
        .I1(\reg_abs_reg[12]_i_2__4_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__1 
       (.I0(reg_sub_reg__0[12]),
        .I1(\reg_abs_reg[12]_i_2__4_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__1 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__1 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__1 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__1 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__1 
       (.I0(reg_sub_reg__0[13]),
        .I1(\reg_abs_reg[16]_i_2__4_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__1 
       (.I0(reg_sub_reg__0[14]),
        .I1(\reg_abs_reg[16]_i_2__4_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__1 
       (.I0(reg_sub_reg__0[15]),
        .I1(\reg_abs_reg[16]_i_2__4_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__1 
       (.I0(reg_sub_reg__0[16]),
        .I1(\reg_abs_reg[16]_i_2__4_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[16]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__1 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__1 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__1 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__1 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__1 
       (.I0(reg_sub_reg__0[17]),
        .I1(\reg_abs_reg[20]_i_2__4_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__1 
       (.I0(reg_sub_reg__0[18]),
        .I1(\reg_abs_reg[20]_i_2__4_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__1 
       (.I0(reg_sub_reg__0[19]),
        .I1(\reg_abs_reg[20]_i_2__4_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__1 
       (.I0(reg_sub_reg__0[20]),
        .I1(\reg_abs_reg[20]_i_2__4_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[20]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__1 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__1 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__1 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__1 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__1 
       (.I0(reg_sub_reg__0[21]),
        .I1(\reg_abs_reg[24]_i_2__4_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__1 
       (.I0(reg_sub_reg__0[22]),
        .I1(\reg_abs_reg[24]_i_2__4_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__1 
       (.I0(reg_sub_reg__0[23]),
        .I1(\reg_abs_reg[24]_i_2__4_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__1 
       (.I0(reg_sub_reg__0[24]),
        .I1(\reg_abs_reg[24]_i_2__4_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[24]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__1 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__1 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__1 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__1 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__1 
       (.I0(reg_sub_reg__0[25]),
        .I1(\reg_abs_reg[28]_i_2__4_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__1 
       (.I0(reg_sub_reg__0[26]),
        .I1(\reg_abs_reg[28]_i_2__4_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__1 
       (.I0(reg_sub_reg__0[27]),
        .I1(\reg_abs_reg[28]_i_2__4_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__1 
       (.I0(reg_sub_reg__0[28]),
        .I1(\reg_abs_reg[28]_i_2__4_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[28]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__1 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__1 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__1 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__1 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__1 
       (.I0(reg_sub_reg__0[29]),
        .I1(\reg_abs_reg[31]_i_2__4_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__1 
       (.I0(reg_sub_reg__0[30]),
        .I1(\reg_abs_reg[31]_i_2__4_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__4 
       (.I0(reg_sub_reg__0[31]),
        .I1(\reg_abs_reg[31]_i_2__4_n_5 ),
        .O(\reg_abs[31]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__1 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__1 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__1 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__1 
       (.I0(reg_sub_reg__0[4]),
        .I1(\reg_abs_reg[4]_i_2__4_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__1 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__1 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__1 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__1 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__1 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__1 
       (.I0(reg_sub_reg__0[5]),
        .I1(\reg_abs_reg[8]_i_2__4_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__1 
       (.I0(reg_sub_reg__0[6]),
        .I1(\reg_abs_reg[8]_i_2__4_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__1 
       (.I0(reg_sub_reg__0[7]),
        .I1(\reg_abs_reg[8]_i_2__4_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__1 
       (.I0(reg_sub_reg__0[8]),
        .I1(\reg_abs_reg[8]_i_2__4_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__1 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__1 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__1 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__1 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__1 
       (.I0(reg_sub_reg__0[9]),
        .I1(\reg_abs_reg[12]_i_2__4_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[10]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[11]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[12]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__4 
       (.CI(\reg_abs_reg[8]_i_2__4_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__4_n_0 ,\reg_abs_reg[12]_i_2__4_n_1 ,\reg_abs_reg[12]_i_2__4_n_2 ,\reg_abs_reg[12]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[12]_i_2__4_n_4 ,\reg_abs_reg[12]_i_2__4_n_5 ,\reg_abs_reg[12]_i_2__4_n_6 ,\reg_abs_reg[12]_i_2__4_n_7 }),
        .S({\reg_abs[12]_i_3__1_n_0 ,\reg_abs[12]_i_4__1_n_0 ,\reg_abs[12]_i_5__1_n_0 ,\reg_abs[12]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[13]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[14]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[15]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[16]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__4 
       (.CI(\reg_abs_reg[12]_i_2__4_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__4_n_0 ,\reg_abs_reg[16]_i_2__4_n_1 ,\reg_abs_reg[16]_i_2__4_n_2 ,\reg_abs_reg[16]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[16]_i_2__4_n_4 ,\reg_abs_reg[16]_i_2__4_n_5 ,\reg_abs_reg[16]_i_2__4_n_6 ,\reg_abs_reg[16]_i_2__4_n_7 }),
        .S({\reg_abs[16]_i_3__1_n_0 ,\reg_abs[16]_i_4__1_n_0 ,\reg_abs[16]_i_5__1_n_0 ,\reg_abs[16]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[17]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[18]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[19]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[20]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__4 
       (.CI(\reg_abs_reg[16]_i_2__4_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__4_n_0 ,\reg_abs_reg[20]_i_2__4_n_1 ,\reg_abs_reg[20]_i_2__4_n_2 ,\reg_abs_reg[20]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[20]_i_2__4_n_4 ,\reg_abs_reg[20]_i_2__4_n_5 ,\reg_abs_reg[20]_i_2__4_n_6 ,\reg_abs_reg[20]_i_2__4_n_7 }),
        .S({\reg_abs[20]_i_3__1_n_0 ,\reg_abs[20]_i_4__1_n_0 ,\reg_abs[20]_i_5__1_n_0 ,\reg_abs[20]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[21]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[22]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[23]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[24]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__4 
       (.CI(\reg_abs_reg[20]_i_2__4_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__4_n_0 ,\reg_abs_reg[24]_i_2__4_n_1 ,\reg_abs_reg[24]_i_2__4_n_2 ,\reg_abs_reg[24]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[24]_i_2__4_n_4 ,\reg_abs_reg[24]_i_2__4_n_5 ,\reg_abs_reg[24]_i_2__4_n_6 ,\reg_abs_reg[24]_i_2__4_n_7 }),
        .S({\reg_abs[24]_i_3__1_n_0 ,\reg_abs[24]_i_4__1_n_0 ,\reg_abs[24]_i_5__1_n_0 ,\reg_abs[24]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[25]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[26]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[27]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[28]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__4 
       (.CI(\reg_abs_reg[24]_i_2__4_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__4_n_0 ,\reg_abs_reg[28]_i_2__4_n_1 ,\reg_abs_reg[28]_i_2__4_n_2 ,\reg_abs_reg[28]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[28]_i_2__4_n_4 ,\reg_abs_reg[28]_i_2__4_n_5 ,\reg_abs_reg[28]_i_2__4_n_6 ,\reg_abs_reg[28]_i_2__4_n_7 }),
        .S({\reg_abs[28]_i_3__1_n_0 ,\reg_abs[28]_i_4__1_n_0 ,\reg_abs[28]_i_5__1_n_0 ,\reg_abs[28]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[29]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[30]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__4_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__4 
       (.CI(\reg_abs_reg[28]_i_2__4_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__4_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__4_n_2 ,\reg_abs_reg[31]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__4_O_UNCONNECTED [3],\reg_abs_reg[31]_i_2__4_n_5 ,\reg_abs_reg[31]_i_2__4_n_6 ,\reg_abs_reg[31]_i_2__4_n_7 }),
        .S({1'b0,\reg_abs[31]_i_3__1_n_0 ,\reg_abs[31]_i_4__1_n_0 ,\reg_abs[31]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[4]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__4 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__4_n_0 ,\reg_abs_reg[4]_i_2__4_n_1 ,\reg_abs_reg[4]_i_2__4_n_2 ,\reg_abs_reg[4]_i_2__4_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[4]_i_2__4_n_4 ,\NLW_reg_abs_reg[4]_i_2__4_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__1_n_0 ,\reg_abs[4]_i_5__1_n_0 ,\reg_abs[4]_i_6__1_n_0 ,\reg_abs[4]_i_7__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[5]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[6]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[7]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[8]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__4 
       (.CI(\reg_abs_reg[4]_i_2__4_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__4_n_0 ,\reg_abs_reg[8]_i_2__4_n_1 ,\reg_abs_reg[8]_i_2__4_n_2 ,\reg_abs_reg[8]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[8]_i_2__4_n_4 ,\reg_abs_reg[8]_i_2__4_n_5 ,\reg_abs_reg[8]_i_2__4_n_6 ,\reg_abs_reg[8]_i_2__4_n_7 }),
        .S({\reg_abs[8]_i_3__1_n_0 ,\reg_abs[8]_i_4__1_n_0 ,\reg_abs[8]_i_5__1_n_0 ,\reg_abs[8]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[9]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_17
   (Q,
    CEA2_0,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOB,
    reg_add_reg_0,
    reg_add_reg_1,
    p_0_in,
    reg_sub_reg_0);
  output [27:0]Q;
  input CEA2_0;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [14:0]p_0_in;
  input [2:0]reg_sub_reg_0;

  wire CEA2_0;
  wire CEC;
  wire [15:0]DOB;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire [14:0]p_0_in;
  wire \reg_abs[12]_i_3__1_n_0 ;
  wire \reg_abs[12]_i_4__1_n_0 ;
  wire \reg_abs[12]_i_5__1_n_0 ;
  wire \reg_abs[12]_i_6__1_n_0 ;
  wire \reg_abs[16]_i_3__1_n_0 ;
  wire \reg_abs[16]_i_4__1_n_0 ;
  wire \reg_abs[16]_i_5__1_n_0 ;
  wire \reg_abs[16]_i_6__1_n_0 ;
  wire \reg_abs[20]_i_3__1_n_0 ;
  wire \reg_abs[20]_i_4__1_n_0 ;
  wire \reg_abs[20]_i_5__1_n_0 ;
  wire \reg_abs[20]_i_6__1_n_0 ;
  wire \reg_abs[24]_i_3__1_n_0 ;
  wire \reg_abs[24]_i_4__1_n_0 ;
  wire \reg_abs[24]_i_5__1_n_0 ;
  wire \reg_abs[24]_i_6__1_n_0 ;
  wire \reg_abs[28]_i_3__1_n_0 ;
  wire \reg_abs[28]_i_4__1_n_0 ;
  wire \reg_abs[28]_i_5__1_n_0 ;
  wire \reg_abs[28]_i_6__1_n_0 ;
  wire \reg_abs[31]_i_1__3_n_0 ;
  wire \reg_abs[31]_i_3__1_n_0 ;
  wire \reg_abs[31]_i_4__1_n_0 ;
  wire \reg_abs[31]_i_5__1_n_0 ;
  wire \reg_abs[4]_i_3__1_n_0 ;
  wire \reg_abs[4]_i_4__1_n_0 ;
  wire \reg_abs[4]_i_5__1_n_0 ;
  wire \reg_abs[4]_i_6__1_n_0 ;
  wire \reg_abs[4]_i_7__1_n_0 ;
  wire \reg_abs[8]_i_3__1_n_0 ;
  wire \reg_abs[8]_i_4__1_n_0 ;
  wire \reg_abs[8]_i_5__1_n_0 ;
  wire \reg_abs[8]_i_6__1_n_0 ;
  wire \reg_abs_reg[12]_i_2__3_n_0 ;
  wire \reg_abs_reg[12]_i_2__3_n_1 ;
  wire \reg_abs_reg[12]_i_2__3_n_2 ;
  wire \reg_abs_reg[12]_i_2__3_n_3 ;
  wire \reg_abs_reg[16]_i_2__3_n_0 ;
  wire \reg_abs_reg[16]_i_2__3_n_1 ;
  wire \reg_abs_reg[16]_i_2__3_n_2 ;
  wire \reg_abs_reg[16]_i_2__3_n_3 ;
  wire \reg_abs_reg[20]_i_2__3_n_0 ;
  wire \reg_abs_reg[20]_i_2__3_n_1 ;
  wire \reg_abs_reg[20]_i_2__3_n_2 ;
  wire \reg_abs_reg[20]_i_2__3_n_3 ;
  wire \reg_abs_reg[24]_i_2__3_n_0 ;
  wire \reg_abs_reg[24]_i_2__3_n_1 ;
  wire \reg_abs_reg[24]_i_2__3_n_2 ;
  wire \reg_abs_reg[24]_i_2__3_n_3 ;
  wire \reg_abs_reg[28]_i_2__3_n_0 ;
  wire \reg_abs_reg[28]_i_2__3_n_1 ;
  wire \reg_abs_reg[28]_i_2__3_n_2 ;
  wire \reg_abs_reg[28]_i_2__3_n_3 ;
  wire \reg_abs_reg[31]_i_2__3_n_2 ;
  wire \reg_abs_reg[31]_i_2__3_n_3 ;
  wire \reg_abs_reg[4]_i_2__3_n_0 ;
  wire \reg_abs_reg[4]_i_2__3_n_1 ;
  wire \reg_abs_reg[4]_i_2__3_n_2 ;
  wire \reg_abs_reg[4]_i_2__3_n_3 ;
  wire \reg_abs_reg[8]_i_2__3_n_0 ;
  wire \reg_abs_reg[8]_i_2__3_n_1 ;
  wire \reg_abs_reg[8]_i_2__3_n_2 ;
  wire \reg_abs_reg[8]_i_2__3_n_3 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [2:0]reg_sub_reg_0;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__3_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__3_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__1 
       (.I0(reg_sub_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__1 
       (.I0(reg_sub_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__1 
       (.I0(reg_sub_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__1 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__1 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__1 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__1 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__1 
       (.I0(reg_sub_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__1 
       (.I0(reg_sub_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__1 
       (.I0(reg_sub_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__1 
       (.I0(reg_sub_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__1 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__1 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__1 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__1 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__1 
       (.I0(reg_sub_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__1 
       (.I0(reg_sub_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__1 
       (.I0(reg_sub_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__1 
       (.I0(reg_sub_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__1 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__1 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__1 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__1 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__1 
       (.I0(reg_sub_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__1 
       (.I0(reg_sub_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__1 
       (.I0(reg_sub_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__1 
       (.I0(reg_sub_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__1 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__1 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__1 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__1 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__1 
       (.I0(reg_sub_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__1 
       (.I0(reg_sub_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__1 
       (.I0(reg_sub_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__1 
       (.I0(reg_sub_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__1 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__1 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__1 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__1 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__1 
       (.I0(reg_sub_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__1 
       (.I0(reg_sub_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__3 
       (.I0(reg_sub_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\reg_abs[31]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__1 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__1 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__1 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__1 
       (.I0(reg_sub_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__1 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__1 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__1 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__1 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__1 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__1 
       (.I0(reg_sub_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__1 
       (.I0(reg_sub_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__1 
       (.I0(reg_sub_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__1 
       (.I0(reg_sub_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__1 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__1 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__1 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__1 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__1 
       (.I0(reg_sub_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[10]),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[11]),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[12]),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__3 
       (.CI(\reg_abs_reg[8]_i_2__3_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__3_n_0 ,\reg_abs_reg[12]_i_2__3_n_1 ,\reg_abs_reg[12]_i_2__3_n_2 ,\reg_abs_reg[12]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\reg_abs[12]_i_3__1_n_0 ,\reg_abs[12]_i_4__1_n_0 ,\reg_abs[12]_i_5__1_n_0 ,\reg_abs[12]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[13]),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[14]),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[15]),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[16]),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__3 
       (.CI(\reg_abs_reg[12]_i_2__3_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__3_n_0 ,\reg_abs_reg[16]_i_2__3_n_1 ,\reg_abs_reg[16]_i_2__3_n_2 ,\reg_abs_reg[16]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\reg_abs[16]_i_3__1_n_0 ,\reg_abs[16]_i_4__1_n_0 ,\reg_abs[16]_i_5__1_n_0 ,\reg_abs[16]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[17]),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[18]),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[19]),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[20]),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__3 
       (.CI(\reg_abs_reg[16]_i_2__3_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__3_n_0 ,\reg_abs_reg[20]_i_2__3_n_1 ,\reg_abs_reg[20]_i_2__3_n_2 ,\reg_abs_reg[20]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\reg_abs[20]_i_3__1_n_0 ,\reg_abs[20]_i_4__1_n_0 ,\reg_abs[20]_i_5__1_n_0 ,\reg_abs[20]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[21]),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[22]),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[23]),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[24]),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__3 
       (.CI(\reg_abs_reg[20]_i_2__3_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__3_n_0 ,\reg_abs_reg[24]_i_2__3_n_1 ,\reg_abs_reg[24]_i_2__3_n_2 ,\reg_abs_reg[24]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\reg_abs[24]_i_3__1_n_0 ,\reg_abs[24]_i_4__1_n_0 ,\reg_abs[24]_i_5__1_n_0 ,\reg_abs[24]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[25]),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[26]),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[27]),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[28]),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__3 
       (.CI(\reg_abs_reg[24]_i_2__3_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__3_n_0 ,\reg_abs_reg[28]_i_2__3_n_1 ,\reg_abs_reg[28]_i_2__3_n_2 ,\reg_abs_reg[28]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\reg_abs[28]_i_3__1_n_0 ,\reg_abs[28]_i_4__1_n_0 ,\reg_abs[28]_i_5__1_n_0 ,\reg_abs[28]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[29]),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[30]),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__3 
       (.CI(\reg_abs_reg[28]_i_2__3_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__3_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__3_n_2 ,\reg_abs_reg[31]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__3_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\reg_abs[31]_i_3__1_n_0 ,\reg_abs[31]_i_4__1_n_0 ,\reg_abs[31]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[4]),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__3 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__3_n_0 ,\reg_abs_reg[4]_i_2__3_n_1 ,\reg_abs_reg[4]_i_2__3_n_2 ,\reg_abs_reg[4]_i_2__3_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_reg_abs_reg[4]_i_2__3_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__1_n_0 ,\reg_abs[4]_i_5__1_n_0 ,\reg_abs[4]_i_6__1_n_0 ,\reg_abs[4]_i_7__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[5]),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[6]),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[7]),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[8]),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__3 
       (.CI(\reg_abs_reg[4]_i_2__3_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__3_n_0 ,\reg_abs_reg[8]_i_2__3_n_1 ,\reg_abs_reg[8]_i_2__3_n_2 ,\reg_abs_reg[8]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\reg_abs[8]_i_3__1_n_0 ,\reg_abs[8]_i_4__1_n_0 ,\reg_abs[8]_i_5__1_n_0 ,\reg_abs[8]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[9]),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2:1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1:0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],p_0_in[14:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_in[9:0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_18
   (Q,
    CEA2,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOA,
    reg_add_reg_0,
    reg_add_reg_1,
    B,
    reg_sub_reg_0);
  output [27:0]Q;
  input CEA2;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOA;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [9:0]B;
  input [7:0]reg_sub_reg_0;

  wire [9:0]B;
  wire CEA2;
  wire CEC;
  wire [15:0]DOA;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire \reg_abs[10]_i_1__0_n_0 ;
  wire \reg_abs[11]_i_1__0_n_0 ;
  wire \reg_abs[12]_i_1__0_n_0 ;
  wire \reg_abs[12]_i_3__0_n_0 ;
  wire \reg_abs[12]_i_4__0_n_0 ;
  wire \reg_abs[12]_i_5__0_n_0 ;
  wire \reg_abs[12]_i_6__0_n_0 ;
  wire \reg_abs[13]_i_1__0_n_0 ;
  wire \reg_abs[14]_i_1__0_n_0 ;
  wire \reg_abs[15]_i_1__0_n_0 ;
  wire \reg_abs[16]_i_1__0_n_0 ;
  wire \reg_abs[16]_i_3__0_n_0 ;
  wire \reg_abs[16]_i_4__0_n_0 ;
  wire \reg_abs[16]_i_5__0_n_0 ;
  wire \reg_abs[16]_i_6__0_n_0 ;
  wire \reg_abs[17]_i_1__0_n_0 ;
  wire \reg_abs[18]_i_1__0_n_0 ;
  wire \reg_abs[19]_i_1__0_n_0 ;
  wire \reg_abs[20]_i_1__0_n_0 ;
  wire \reg_abs[20]_i_3__0_n_0 ;
  wire \reg_abs[20]_i_4__0_n_0 ;
  wire \reg_abs[20]_i_5__0_n_0 ;
  wire \reg_abs[20]_i_6__0_n_0 ;
  wire \reg_abs[21]_i_1__0_n_0 ;
  wire \reg_abs[22]_i_1__0_n_0 ;
  wire \reg_abs[23]_i_1__0_n_0 ;
  wire \reg_abs[24]_i_1__0_n_0 ;
  wire \reg_abs[24]_i_3__0_n_0 ;
  wire \reg_abs[24]_i_4__0_n_0 ;
  wire \reg_abs[24]_i_5__0_n_0 ;
  wire \reg_abs[24]_i_6__0_n_0 ;
  wire \reg_abs[25]_i_1__0_n_0 ;
  wire \reg_abs[26]_i_1__0_n_0 ;
  wire \reg_abs[27]_i_1__0_n_0 ;
  wire \reg_abs[28]_i_1__0_n_0 ;
  wire \reg_abs[28]_i_3__0_n_0 ;
  wire \reg_abs[28]_i_4__0_n_0 ;
  wire \reg_abs[28]_i_5__0_n_0 ;
  wire \reg_abs[28]_i_6__0_n_0 ;
  wire \reg_abs[29]_i_1__0_n_0 ;
  wire \reg_abs[30]_i_1__0_n_0 ;
  wire \reg_abs[31]_i_1__2_n_0 ;
  wire \reg_abs[31]_i_3__0_n_0 ;
  wire \reg_abs[31]_i_4__0_n_0 ;
  wire \reg_abs[31]_i_5__0_n_0 ;
  wire \reg_abs[4]_i_1__0_n_0 ;
  wire \reg_abs[4]_i_3__0_n_0 ;
  wire \reg_abs[4]_i_4__0_n_0 ;
  wire \reg_abs[4]_i_5__0_n_0 ;
  wire \reg_abs[4]_i_6__0_n_0 ;
  wire \reg_abs[4]_i_7__0_n_0 ;
  wire \reg_abs[5]_i_1__0_n_0 ;
  wire \reg_abs[6]_i_1__0_n_0 ;
  wire \reg_abs[7]_i_1__0_n_0 ;
  wire \reg_abs[8]_i_1__0_n_0 ;
  wire \reg_abs[8]_i_3__0_n_0 ;
  wire \reg_abs[8]_i_4__0_n_0 ;
  wire \reg_abs[8]_i_5__0_n_0 ;
  wire \reg_abs[8]_i_6__0_n_0 ;
  wire \reg_abs[9]_i_1__0_n_0 ;
  wire \reg_abs_reg[12]_i_2__2_n_0 ;
  wire \reg_abs_reg[12]_i_2__2_n_1 ;
  wire \reg_abs_reg[12]_i_2__2_n_2 ;
  wire \reg_abs_reg[12]_i_2__2_n_3 ;
  wire \reg_abs_reg[12]_i_2__2_n_4 ;
  wire \reg_abs_reg[12]_i_2__2_n_5 ;
  wire \reg_abs_reg[12]_i_2__2_n_6 ;
  wire \reg_abs_reg[12]_i_2__2_n_7 ;
  wire \reg_abs_reg[16]_i_2__2_n_0 ;
  wire \reg_abs_reg[16]_i_2__2_n_1 ;
  wire \reg_abs_reg[16]_i_2__2_n_2 ;
  wire \reg_abs_reg[16]_i_2__2_n_3 ;
  wire \reg_abs_reg[16]_i_2__2_n_4 ;
  wire \reg_abs_reg[16]_i_2__2_n_5 ;
  wire \reg_abs_reg[16]_i_2__2_n_6 ;
  wire \reg_abs_reg[16]_i_2__2_n_7 ;
  wire \reg_abs_reg[20]_i_2__2_n_0 ;
  wire \reg_abs_reg[20]_i_2__2_n_1 ;
  wire \reg_abs_reg[20]_i_2__2_n_2 ;
  wire \reg_abs_reg[20]_i_2__2_n_3 ;
  wire \reg_abs_reg[20]_i_2__2_n_4 ;
  wire \reg_abs_reg[20]_i_2__2_n_5 ;
  wire \reg_abs_reg[20]_i_2__2_n_6 ;
  wire \reg_abs_reg[20]_i_2__2_n_7 ;
  wire \reg_abs_reg[24]_i_2__2_n_0 ;
  wire \reg_abs_reg[24]_i_2__2_n_1 ;
  wire \reg_abs_reg[24]_i_2__2_n_2 ;
  wire \reg_abs_reg[24]_i_2__2_n_3 ;
  wire \reg_abs_reg[24]_i_2__2_n_4 ;
  wire \reg_abs_reg[24]_i_2__2_n_5 ;
  wire \reg_abs_reg[24]_i_2__2_n_6 ;
  wire \reg_abs_reg[24]_i_2__2_n_7 ;
  wire \reg_abs_reg[28]_i_2__2_n_0 ;
  wire \reg_abs_reg[28]_i_2__2_n_1 ;
  wire \reg_abs_reg[28]_i_2__2_n_2 ;
  wire \reg_abs_reg[28]_i_2__2_n_3 ;
  wire \reg_abs_reg[28]_i_2__2_n_4 ;
  wire \reg_abs_reg[28]_i_2__2_n_5 ;
  wire \reg_abs_reg[28]_i_2__2_n_6 ;
  wire \reg_abs_reg[28]_i_2__2_n_7 ;
  wire \reg_abs_reg[31]_i_2__2_n_2 ;
  wire \reg_abs_reg[31]_i_2__2_n_3 ;
  wire \reg_abs_reg[31]_i_2__2_n_5 ;
  wire \reg_abs_reg[31]_i_2__2_n_6 ;
  wire \reg_abs_reg[31]_i_2__2_n_7 ;
  wire \reg_abs_reg[4]_i_2__2_n_0 ;
  wire \reg_abs_reg[4]_i_2__2_n_1 ;
  wire \reg_abs_reg[4]_i_2__2_n_2 ;
  wire \reg_abs_reg[4]_i_2__2_n_3 ;
  wire \reg_abs_reg[4]_i_2__2_n_4 ;
  wire \reg_abs_reg[8]_i_2__2_n_0 ;
  wire \reg_abs_reg[8]_i_2__2_n_1 ;
  wire \reg_abs_reg[8]_i_2__2_n_2 ;
  wire \reg_abs_reg[8]_i_2__2_n_3 ;
  wire \reg_abs_reg[8]_i_2__2_n_4 ;
  wire \reg_abs_reg[8]_i_2__2_n_5 ;
  wire \reg_abs_reg[8]_i_2__2_n_6 ;
  wire \reg_abs_reg[8]_i_2__2_n_7 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [7:0]reg_sub_reg_0;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__2_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__2_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__0 
       (.I0(reg_sub_reg__0[10]),
        .I1(\reg_abs_reg[12]_i_2__2_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__0 
       (.I0(reg_sub_reg__0[11]),
        .I1(\reg_abs_reg[12]_i_2__2_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__0 
       (.I0(reg_sub_reg__0[12]),
        .I1(\reg_abs_reg[12]_i_2__2_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__0 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__0 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__0 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__0 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__0 
       (.I0(reg_sub_reg__0[13]),
        .I1(\reg_abs_reg[16]_i_2__2_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__0 
       (.I0(reg_sub_reg__0[14]),
        .I1(\reg_abs_reg[16]_i_2__2_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__0 
       (.I0(reg_sub_reg__0[15]),
        .I1(\reg_abs_reg[16]_i_2__2_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__0 
       (.I0(reg_sub_reg__0[16]),
        .I1(\reg_abs_reg[16]_i_2__2_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[16]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__0 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__0 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__0 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__0 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__0 
       (.I0(reg_sub_reg__0[17]),
        .I1(\reg_abs_reg[20]_i_2__2_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__0 
       (.I0(reg_sub_reg__0[18]),
        .I1(\reg_abs_reg[20]_i_2__2_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__0 
       (.I0(reg_sub_reg__0[19]),
        .I1(\reg_abs_reg[20]_i_2__2_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__0 
       (.I0(reg_sub_reg__0[20]),
        .I1(\reg_abs_reg[20]_i_2__2_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[20]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__0 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__0 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__0 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__0 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__0 
       (.I0(reg_sub_reg__0[21]),
        .I1(\reg_abs_reg[24]_i_2__2_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__0 
       (.I0(reg_sub_reg__0[22]),
        .I1(\reg_abs_reg[24]_i_2__2_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__0 
       (.I0(reg_sub_reg__0[23]),
        .I1(\reg_abs_reg[24]_i_2__2_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__0 
       (.I0(reg_sub_reg__0[24]),
        .I1(\reg_abs_reg[24]_i_2__2_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[24]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__0 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__0 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__0 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__0 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__0 
       (.I0(reg_sub_reg__0[25]),
        .I1(\reg_abs_reg[28]_i_2__2_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__0 
       (.I0(reg_sub_reg__0[26]),
        .I1(\reg_abs_reg[28]_i_2__2_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__0 
       (.I0(reg_sub_reg__0[27]),
        .I1(\reg_abs_reg[28]_i_2__2_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__0 
       (.I0(reg_sub_reg__0[28]),
        .I1(\reg_abs_reg[28]_i_2__2_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[28]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__0 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__0 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__0 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__0 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__0 
       (.I0(reg_sub_reg__0[29]),
        .I1(\reg_abs_reg[31]_i_2__2_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__0 
       (.I0(reg_sub_reg__0[30]),
        .I1(\reg_abs_reg[31]_i_2__2_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__2 
       (.I0(reg_sub_reg__0[31]),
        .I1(\reg_abs_reg[31]_i_2__2_n_5 ),
        .O(\reg_abs[31]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__0 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__0 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__0 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__0 
       (.I0(reg_sub_reg__0[4]),
        .I1(\reg_abs_reg[4]_i_2__2_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__0 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__0 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__0 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__0 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__0 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__0 
       (.I0(reg_sub_reg__0[5]),
        .I1(\reg_abs_reg[8]_i_2__2_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__0 
       (.I0(reg_sub_reg__0[6]),
        .I1(\reg_abs_reg[8]_i_2__2_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__0 
       (.I0(reg_sub_reg__0[7]),
        .I1(\reg_abs_reg[8]_i_2__2_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__0 
       (.I0(reg_sub_reg__0[8]),
        .I1(\reg_abs_reg[8]_i_2__2_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__0 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__0 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__0 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__0 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__0 
       (.I0(reg_sub_reg__0[9]),
        .I1(\reg_abs_reg[12]_i_2__2_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[10]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[11]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[12]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__2 
       (.CI(\reg_abs_reg[8]_i_2__2_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__2_n_0 ,\reg_abs_reg[12]_i_2__2_n_1 ,\reg_abs_reg[12]_i_2__2_n_2 ,\reg_abs_reg[12]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[12]_i_2__2_n_4 ,\reg_abs_reg[12]_i_2__2_n_5 ,\reg_abs_reg[12]_i_2__2_n_6 ,\reg_abs_reg[12]_i_2__2_n_7 }),
        .S({\reg_abs[12]_i_3__0_n_0 ,\reg_abs[12]_i_4__0_n_0 ,\reg_abs[12]_i_5__0_n_0 ,\reg_abs[12]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[13]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[14]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[15]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[16]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__2 
       (.CI(\reg_abs_reg[12]_i_2__2_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__2_n_0 ,\reg_abs_reg[16]_i_2__2_n_1 ,\reg_abs_reg[16]_i_2__2_n_2 ,\reg_abs_reg[16]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[16]_i_2__2_n_4 ,\reg_abs_reg[16]_i_2__2_n_5 ,\reg_abs_reg[16]_i_2__2_n_6 ,\reg_abs_reg[16]_i_2__2_n_7 }),
        .S({\reg_abs[16]_i_3__0_n_0 ,\reg_abs[16]_i_4__0_n_0 ,\reg_abs[16]_i_5__0_n_0 ,\reg_abs[16]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[17]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[18]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[19]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[20]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__2 
       (.CI(\reg_abs_reg[16]_i_2__2_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__2_n_0 ,\reg_abs_reg[20]_i_2__2_n_1 ,\reg_abs_reg[20]_i_2__2_n_2 ,\reg_abs_reg[20]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[20]_i_2__2_n_4 ,\reg_abs_reg[20]_i_2__2_n_5 ,\reg_abs_reg[20]_i_2__2_n_6 ,\reg_abs_reg[20]_i_2__2_n_7 }),
        .S({\reg_abs[20]_i_3__0_n_0 ,\reg_abs[20]_i_4__0_n_0 ,\reg_abs[20]_i_5__0_n_0 ,\reg_abs[20]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[21]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[22]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[23]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[24]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__2 
       (.CI(\reg_abs_reg[20]_i_2__2_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__2_n_0 ,\reg_abs_reg[24]_i_2__2_n_1 ,\reg_abs_reg[24]_i_2__2_n_2 ,\reg_abs_reg[24]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[24]_i_2__2_n_4 ,\reg_abs_reg[24]_i_2__2_n_5 ,\reg_abs_reg[24]_i_2__2_n_6 ,\reg_abs_reg[24]_i_2__2_n_7 }),
        .S({\reg_abs[24]_i_3__0_n_0 ,\reg_abs[24]_i_4__0_n_0 ,\reg_abs[24]_i_5__0_n_0 ,\reg_abs[24]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[25]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[26]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[27]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[28]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__2 
       (.CI(\reg_abs_reg[24]_i_2__2_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__2_n_0 ,\reg_abs_reg[28]_i_2__2_n_1 ,\reg_abs_reg[28]_i_2__2_n_2 ,\reg_abs_reg[28]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[28]_i_2__2_n_4 ,\reg_abs_reg[28]_i_2__2_n_5 ,\reg_abs_reg[28]_i_2__2_n_6 ,\reg_abs_reg[28]_i_2__2_n_7 }),
        .S({\reg_abs[28]_i_3__0_n_0 ,\reg_abs[28]_i_4__0_n_0 ,\reg_abs[28]_i_5__0_n_0 ,\reg_abs[28]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[29]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[30]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__2_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__2 
       (.CI(\reg_abs_reg[28]_i_2__2_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__2_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__2_n_2 ,\reg_abs_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__2_O_UNCONNECTED [3],\reg_abs_reg[31]_i_2__2_n_5 ,\reg_abs_reg[31]_i_2__2_n_6 ,\reg_abs_reg[31]_i_2__2_n_7 }),
        .S({1'b0,\reg_abs[31]_i_3__0_n_0 ,\reg_abs[31]_i_4__0_n_0 ,\reg_abs[31]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[4]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__2_n_0 ,\reg_abs_reg[4]_i_2__2_n_1 ,\reg_abs_reg[4]_i_2__2_n_2 ,\reg_abs_reg[4]_i_2__2_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[4]_i_2__2_n_4 ,\NLW_reg_abs_reg[4]_i_2__2_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__0_n_0 ,\reg_abs[4]_i_5__0_n_0 ,\reg_abs[4]_i_6__0_n_0 ,\reg_abs[4]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[5]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[6]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[7]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[8]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__2 
       (.CI(\reg_abs_reg[4]_i_2__2_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__2_n_0 ,\reg_abs_reg[8]_i_2__2_n_1 ,\reg_abs_reg[8]_i_2__2_n_2 ,\reg_abs_reg[8]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[8]_i_2__2_n_4 ,\reg_abs_reg[8]_i_2__2_n_5 ,\reg_abs_reg[8]_i_2__2_n_6 ,\reg_abs_reg[8]_i_2__2_n_7 }),
        .S({\reg_abs[8]_i_3__0_n_0 ,\reg_abs[8]_i_4__0_n_0 ,\reg_abs[8]_i_5__0_n_0 ,\reg_abs[8]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[9]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7:6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6:5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_19
   (Q,
    CEA2,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOB,
    reg_add_reg_0,
    reg_add_reg_1,
    p_0_in,
    A);
  output [27:0]Q;
  input CEA2;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [14:0]p_0_in;
  input [2:0]A;

  wire [2:0]A;
  wire CEA2;
  wire CEC;
  wire [15:0]DOB;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire [14:0]p_0_in;
  wire \reg_abs[12]_i_3__0_n_0 ;
  wire \reg_abs[12]_i_4__0_n_0 ;
  wire \reg_abs[12]_i_5__0_n_0 ;
  wire \reg_abs[12]_i_6__0_n_0 ;
  wire \reg_abs[16]_i_3__0_n_0 ;
  wire \reg_abs[16]_i_4__0_n_0 ;
  wire \reg_abs[16]_i_5__0_n_0 ;
  wire \reg_abs[16]_i_6__0_n_0 ;
  wire \reg_abs[20]_i_3__0_n_0 ;
  wire \reg_abs[20]_i_4__0_n_0 ;
  wire \reg_abs[20]_i_5__0_n_0 ;
  wire \reg_abs[20]_i_6__0_n_0 ;
  wire \reg_abs[24]_i_3__0_n_0 ;
  wire \reg_abs[24]_i_4__0_n_0 ;
  wire \reg_abs[24]_i_5__0_n_0 ;
  wire \reg_abs[24]_i_6__0_n_0 ;
  wire \reg_abs[28]_i_3__0_n_0 ;
  wire \reg_abs[28]_i_4__0_n_0 ;
  wire \reg_abs[28]_i_5__0_n_0 ;
  wire \reg_abs[28]_i_6__0_n_0 ;
  wire \reg_abs[31]_i_1__1_n_0 ;
  wire \reg_abs[31]_i_3__0_n_0 ;
  wire \reg_abs[31]_i_4__0_n_0 ;
  wire \reg_abs[31]_i_5__0_n_0 ;
  wire \reg_abs[4]_i_3__0_n_0 ;
  wire \reg_abs[4]_i_4__0_n_0 ;
  wire \reg_abs[4]_i_5__0_n_0 ;
  wire \reg_abs[4]_i_6__0_n_0 ;
  wire \reg_abs[4]_i_7__0_n_0 ;
  wire \reg_abs[8]_i_3__0_n_0 ;
  wire \reg_abs[8]_i_4__0_n_0 ;
  wire \reg_abs[8]_i_5__0_n_0 ;
  wire \reg_abs[8]_i_6__0_n_0 ;
  wire \reg_abs_reg[12]_i_2__1_n_0 ;
  wire \reg_abs_reg[12]_i_2__1_n_1 ;
  wire \reg_abs_reg[12]_i_2__1_n_2 ;
  wire \reg_abs_reg[12]_i_2__1_n_3 ;
  wire \reg_abs_reg[16]_i_2__1_n_0 ;
  wire \reg_abs_reg[16]_i_2__1_n_1 ;
  wire \reg_abs_reg[16]_i_2__1_n_2 ;
  wire \reg_abs_reg[16]_i_2__1_n_3 ;
  wire \reg_abs_reg[20]_i_2__1_n_0 ;
  wire \reg_abs_reg[20]_i_2__1_n_1 ;
  wire \reg_abs_reg[20]_i_2__1_n_2 ;
  wire \reg_abs_reg[20]_i_2__1_n_3 ;
  wire \reg_abs_reg[24]_i_2__1_n_0 ;
  wire \reg_abs_reg[24]_i_2__1_n_1 ;
  wire \reg_abs_reg[24]_i_2__1_n_2 ;
  wire \reg_abs_reg[24]_i_2__1_n_3 ;
  wire \reg_abs_reg[28]_i_2__1_n_0 ;
  wire \reg_abs_reg[28]_i_2__1_n_1 ;
  wire \reg_abs_reg[28]_i_2__1_n_2 ;
  wire \reg_abs_reg[28]_i_2__1_n_3 ;
  wire \reg_abs_reg[31]_i_2__1_n_2 ;
  wire \reg_abs_reg[31]_i_2__1_n_3 ;
  wire \reg_abs_reg[4]_i_2__1_n_0 ;
  wire \reg_abs_reg[4]_i_2__1_n_1 ;
  wire \reg_abs_reg[4]_i_2__1_n_2 ;
  wire \reg_abs_reg[4]_i_2__1_n_3 ;
  wire \reg_abs_reg[8]_i_2__1_n_0 ;
  wire \reg_abs_reg[8]_i_2__1_n_1 ;
  wire \reg_abs_reg[8]_i_2__1_n_2 ;
  wire \reg_abs_reg[8]_i_2__1_n_3 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__1_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__0 
       (.I0(reg_sub_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__0 
       (.I0(reg_sub_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__0 
       (.I0(reg_sub_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__0 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__0 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__0 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__0 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__0 
       (.I0(reg_sub_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__0 
       (.I0(reg_sub_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__0 
       (.I0(reg_sub_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__0 
       (.I0(reg_sub_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__0 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__0 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__0 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__0 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__0 
       (.I0(reg_sub_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__0 
       (.I0(reg_sub_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__0 
       (.I0(reg_sub_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__0 
       (.I0(reg_sub_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__0 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__0 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__0 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__0 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__0 
       (.I0(reg_sub_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__0 
       (.I0(reg_sub_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__0 
       (.I0(reg_sub_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__0 
       (.I0(reg_sub_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__0 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__0 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__0 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__0 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__0 
       (.I0(reg_sub_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__0 
       (.I0(reg_sub_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__0 
       (.I0(reg_sub_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__0 
       (.I0(reg_sub_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__0 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__0 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__0 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__0 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__0 
       (.I0(reg_sub_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__0 
       (.I0(reg_sub_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__1 
       (.I0(reg_sub_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\reg_abs[31]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__0 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__0 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__0 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__0 
       (.I0(reg_sub_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__0 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__0 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__0 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__0 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__0 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__0 
       (.I0(reg_sub_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__0 
       (.I0(reg_sub_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__0 
       (.I0(reg_sub_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__0 
       (.I0(reg_sub_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__0 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__0 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__0 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__0 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__0 
       (.I0(reg_sub_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[10]),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[11]),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[12]),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__1 
       (.CI(\reg_abs_reg[8]_i_2__1_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__1_n_0 ,\reg_abs_reg[12]_i_2__1_n_1 ,\reg_abs_reg[12]_i_2__1_n_2 ,\reg_abs_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\reg_abs[12]_i_3__0_n_0 ,\reg_abs[12]_i_4__0_n_0 ,\reg_abs[12]_i_5__0_n_0 ,\reg_abs[12]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[13]),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[14]),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[15]),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[16]),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__1 
       (.CI(\reg_abs_reg[12]_i_2__1_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__1_n_0 ,\reg_abs_reg[16]_i_2__1_n_1 ,\reg_abs_reg[16]_i_2__1_n_2 ,\reg_abs_reg[16]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\reg_abs[16]_i_3__0_n_0 ,\reg_abs[16]_i_4__0_n_0 ,\reg_abs[16]_i_5__0_n_0 ,\reg_abs[16]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[17]),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[18]),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[19]),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[20]),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__1 
       (.CI(\reg_abs_reg[16]_i_2__1_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__1_n_0 ,\reg_abs_reg[20]_i_2__1_n_1 ,\reg_abs_reg[20]_i_2__1_n_2 ,\reg_abs_reg[20]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\reg_abs[20]_i_3__0_n_0 ,\reg_abs[20]_i_4__0_n_0 ,\reg_abs[20]_i_5__0_n_0 ,\reg_abs[20]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[21]),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[22]),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[23]),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[24]),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__1 
       (.CI(\reg_abs_reg[20]_i_2__1_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__1_n_0 ,\reg_abs_reg[24]_i_2__1_n_1 ,\reg_abs_reg[24]_i_2__1_n_2 ,\reg_abs_reg[24]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\reg_abs[24]_i_3__0_n_0 ,\reg_abs[24]_i_4__0_n_0 ,\reg_abs[24]_i_5__0_n_0 ,\reg_abs[24]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[25]),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[26]),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[27]),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[28]),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__1 
       (.CI(\reg_abs_reg[24]_i_2__1_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__1_n_0 ,\reg_abs_reg[28]_i_2__1_n_1 ,\reg_abs_reg[28]_i_2__1_n_2 ,\reg_abs_reg[28]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\reg_abs[28]_i_3__0_n_0 ,\reg_abs[28]_i_4__0_n_0 ,\reg_abs[28]_i_5__0_n_0 ,\reg_abs[28]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[29]),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[30]),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__1 
       (.CI(\reg_abs_reg[28]_i_2__1_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__1_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__1_n_2 ,\reg_abs_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__1_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\reg_abs[31]_i_3__0_n_0 ,\reg_abs[31]_i_4__0_n_0 ,\reg_abs[31]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[4]),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__1_n_0 ,\reg_abs_reg[4]_i_2__1_n_1 ,\reg_abs_reg[4]_i_2__1_n_2 ,\reg_abs_reg[4]_i_2__1_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_reg_abs_reg[4]_i_2__1_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__0_n_0 ,\reg_abs[4]_i_5__0_n_0 ,\reg_abs[4]_i_6__0_n_0 ,\reg_abs[4]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[5]),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[6]),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[7]),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[8]),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__1 
       (.CI(\reg_abs_reg[4]_i_2__1_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__1_n_0 ,\reg_abs_reg[8]_i_2__1_n_1 ,\reg_abs_reg[8]_i_2__1_n_2 ,\reg_abs_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\reg_abs[8]_i_3__0_n_0 ,\reg_abs[8]_i_4__0_n_0 ,\reg_abs[8]_i_5__0_n_0 ,\reg_abs[8]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[9]),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2:1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1:0],A[0],A[0],A[0],A[0],p_0_in[14:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_in[9:0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_20
   (Q,
    CEA2,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOA,
    reg_add_reg_0,
    C,
    B,
    reg_sub_reg_0);
  output [27:0]Q;
  input CEA2;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOA;
  input [15:0]reg_add_reg_0;
  input [15:0]C;
  input [9:0]B;
  input [7:0]reg_sub_reg_0;

  wire [9:0]B;
  wire [15:0]C;
  wire CEA2;
  wire CEC;
  wire [15:0]DOA;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire \reg_abs[10]_i_1_n_0 ;
  wire \reg_abs[11]_i_1_n_0 ;
  wire \reg_abs[12]_i_1_n_0 ;
  wire \reg_abs[12]_i_3_n_0 ;
  wire \reg_abs[12]_i_4_n_0 ;
  wire \reg_abs[12]_i_5_n_0 ;
  wire \reg_abs[12]_i_6_n_0 ;
  wire \reg_abs[13]_i_1_n_0 ;
  wire \reg_abs[14]_i_1_n_0 ;
  wire \reg_abs[15]_i_1_n_0 ;
  wire \reg_abs[16]_i_1_n_0 ;
  wire \reg_abs[16]_i_3_n_0 ;
  wire \reg_abs[16]_i_4_n_0 ;
  wire \reg_abs[16]_i_5_n_0 ;
  wire \reg_abs[16]_i_6_n_0 ;
  wire \reg_abs[17]_i_1_n_0 ;
  wire \reg_abs[18]_i_1_n_0 ;
  wire \reg_abs[19]_i_1_n_0 ;
  wire \reg_abs[20]_i_1_n_0 ;
  wire \reg_abs[20]_i_3_n_0 ;
  wire \reg_abs[20]_i_4_n_0 ;
  wire \reg_abs[20]_i_5_n_0 ;
  wire \reg_abs[20]_i_6_n_0 ;
  wire \reg_abs[21]_i_1_n_0 ;
  wire \reg_abs[22]_i_1_n_0 ;
  wire \reg_abs[23]_i_1_n_0 ;
  wire \reg_abs[24]_i_1_n_0 ;
  wire \reg_abs[24]_i_3_n_0 ;
  wire \reg_abs[24]_i_4_n_0 ;
  wire \reg_abs[24]_i_5_n_0 ;
  wire \reg_abs[24]_i_6_n_0 ;
  wire \reg_abs[25]_i_1_n_0 ;
  wire \reg_abs[26]_i_1_n_0 ;
  wire \reg_abs[27]_i_1_n_0 ;
  wire \reg_abs[28]_i_1_n_0 ;
  wire \reg_abs[28]_i_3_n_0 ;
  wire \reg_abs[28]_i_4_n_0 ;
  wire \reg_abs[28]_i_5_n_0 ;
  wire \reg_abs[28]_i_6_n_0 ;
  wire \reg_abs[29]_i_1_n_0 ;
  wire \reg_abs[30]_i_1_n_0 ;
  wire \reg_abs[31]_i_1__0_n_0 ;
  wire \reg_abs[31]_i_3_n_0 ;
  wire \reg_abs[31]_i_4_n_0 ;
  wire \reg_abs[31]_i_5_n_0 ;
  wire \reg_abs[4]_i_1_n_0 ;
  wire \reg_abs[4]_i_3_n_0 ;
  wire \reg_abs[4]_i_4_n_0 ;
  wire \reg_abs[4]_i_5_n_0 ;
  wire \reg_abs[4]_i_6_n_0 ;
  wire \reg_abs[4]_i_7_n_0 ;
  wire \reg_abs[5]_i_1_n_0 ;
  wire \reg_abs[6]_i_1_n_0 ;
  wire \reg_abs[7]_i_1_n_0 ;
  wire \reg_abs[8]_i_1_n_0 ;
  wire \reg_abs[8]_i_3_n_0 ;
  wire \reg_abs[8]_i_4_n_0 ;
  wire \reg_abs[8]_i_5_n_0 ;
  wire \reg_abs[8]_i_6_n_0 ;
  wire \reg_abs[9]_i_1_n_0 ;
  wire \reg_abs_reg[12]_i_2__0_n_0 ;
  wire \reg_abs_reg[12]_i_2__0_n_1 ;
  wire \reg_abs_reg[12]_i_2__0_n_2 ;
  wire \reg_abs_reg[12]_i_2__0_n_3 ;
  wire \reg_abs_reg[12]_i_2__0_n_4 ;
  wire \reg_abs_reg[12]_i_2__0_n_5 ;
  wire \reg_abs_reg[12]_i_2__0_n_6 ;
  wire \reg_abs_reg[12]_i_2__0_n_7 ;
  wire \reg_abs_reg[16]_i_2__0_n_0 ;
  wire \reg_abs_reg[16]_i_2__0_n_1 ;
  wire \reg_abs_reg[16]_i_2__0_n_2 ;
  wire \reg_abs_reg[16]_i_2__0_n_3 ;
  wire \reg_abs_reg[16]_i_2__0_n_4 ;
  wire \reg_abs_reg[16]_i_2__0_n_5 ;
  wire \reg_abs_reg[16]_i_2__0_n_6 ;
  wire \reg_abs_reg[16]_i_2__0_n_7 ;
  wire \reg_abs_reg[20]_i_2__0_n_0 ;
  wire \reg_abs_reg[20]_i_2__0_n_1 ;
  wire \reg_abs_reg[20]_i_2__0_n_2 ;
  wire \reg_abs_reg[20]_i_2__0_n_3 ;
  wire \reg_abs_reg[20]_i_2__0_n_4 ;
  wire \reg_abs_reg[20]_i_2__0_n_5 ;
  wire \reg_abs_reg[20]_i_2__0_n_6 ;
  wire \reg_abs_reg[20]_i_2__0_n_7 ;
  wire \reg_abs_reg[24]_i_2__0_n_0 ;
  wire \reg_abs_reg[24]_i_2__0_n_1 ;
  wire \reg_abs_reg[24]_i_2__0_n_2 ;
  wire \reg_abs_reg[24]_i_2__0_n_3 ;
  wire \reg_abs_reg[24]_i_2__0_n_4 ;
  wire \reg_abs_reg[24]_i_2__0_n_5 ;
  wire \reg_abs_reg[24]_i_2__0_n_6 ;
  wire \reg_abs_reg[24]_i_2__0_n_7 ;
  wire \reg_abs_reg[28]_i_2__0_n_0 ;
  wire \reg_abs_reg[28]_i_2__0_n_1 ;
  wire \reg_abs_reg[28]_i_2__0_n_2 ;
  wire \reg_abs_reg[28]_i_2__0_n_3 ;
  wire \reg_abs_reg[28]_i_2__0_n_4 ;
  wire \reg_abs_reg[28]_i_2__0_n_5 ;
  wire \reg_abs_reg[28]_i_2__0_n_6 ;
  wire \reg_abs_reg[28]_i_2__0_n_7 ;
  wire \reg_abs_reg[31]_i_2__0_n_2 ;
  wire \reg_abs_reg[31]_i_2__0_n_3 ;
  wire \reg_abs_reg[31]_i_2__0_n_5 ;
  wire \reg_abs_reg[31]_i_2__0_n_6 ;
  wire \reg_abs_reg[31]_i_2__0_n_7 ;
  wire \reg_abs_reg[4]_i_2__0_n_0 ;
  wire \reg_abs_reg[4]_i_2__0_n_1 ;
  wire \reg_abs_reg[4]_i_2__0_n_2 ;
  wire \reg_abs_reg[4]_i_2__0_n_3 ;
  wire \reg_abs_reg[4]_i_2__0_n_4 ;
  wire \reg_abs_reg[8]_i_2__0_n_0 ;
  wire \reg_abs_reg[8]_i_2__0_n_1 ;
  wire \reg_abs_reg[8]_i_2__0_n_2 ;
  wire \reg_abs_reg[8]_i_2__0_n_3 ;
  wire \reg_abs_reg[8]_i_2__0_n_4 ;
  wire \reg_abs_reg[8]_i_2__0_n_5 ;
  wire \reg_abs_reg[8]_i_2__0_n_6 ;
  wire \reg_abs_reg[8]_i_2__0_n_7 ;
  wire [15:0]reg_add_reg_0;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [7:0]reg_sub_reg_0;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__0_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1 
       (.I0(reg_sub_reg__0[10]),
        .I1(\reg_abs_reg[12]_i_2__0_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1 
       (.I0(reg_sub_reg__0[11]),
        .I1(\reg_abs_reg[12]_i_2__0_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1 
       (.I0(reg_sub_reg__0[12]),
        .I1(\reg_abs_reg[12]_i_2__0_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1 
       (.I0(reg_sub_reg__0[13]),
        .I1(\reg_abs_reg[16]_i_2__0_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1 
       (.I0(reg_sub_reg__0[14]),
        .I1(\reg_abs_reg[16]_i_2__0_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1 
       (.I0(reg_sub_reg__0[15]),
        .I1(\reg_abs_reg[16]_i_2__0_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1 
       (.I0(reg_sub_reg__0[16]),
        .I1(\reg_abs_reg[16]_i_2__0_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1 
       (.I0(reg_sub_reg__0[17]),
        .I1(\reg_abs_reg[20]_i_2__0_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1 
       (.I0(reg_sub_reg__0[18]),
        .I1(\reg_abs_reg[20]_i_2__0_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1 
       (.I0(reg_sub_reg__0[19]),
        .I1(\reg_abs_reg[20]_i_2__0_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1 
       (.I0(reg_sub_reg__0[20]),
        .I1(\reg_abs_reg[20]_i_2__0_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1 
       (.I0(reg_sub_reg__0[21]),
        .I1(\reg_abs_reg[24]_i_2__0_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1 
       (.I0(reg_sub_reg__0[22]),
        .I1(\reg_abs_reg[24]_i_2__0_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1 
       (.I0(reg_sub_reg__0[23]),
        .I1(\reg_abs_reg[24]_i_2__0_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1 
       (.I0(reg_sub_reg__0[24]),
        .I1(\reg_abs_reg[24]_i_2__0_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1 
       (.I0(reg_sub_reg__0[25]),
        .I1(\reg_abs_reg[28]_i_2__0_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1 
       (.I0(reg_sub_reg__0[26]),
        .I1(\reg_abs_reg[28]_i_2__0_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1 
       (.I0(reg_sub_reg__0[27]),
        .I1(\reg_abs_reg[28]_i_2__0_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1 
       (.I0(reg_sub_reg__0[28]),
        .I1(\reg_abs_reg[28]_i_2__0_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1 
       (.I0(reg_sub_reg__0[29]),
        .I1(\reg_abs_reg[31]_i_2__0_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1 
       (.I0(reg_sub_reg__0[30]),
        .I1(\reg_abs_reg[31]_i_2__0_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__0 
       (.I0(reg_sub_reg__0[31]),
        .I1(\reg_abs_reg[31]_i_2__0_n_5 ),
        .O(\reg_abs[31]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1 
       (.I0(reg_sub_reg__0[4]),
        .I1(\reg_abs_reg[4]_i_2__0_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1 
       (.I0(reg_sub_reg__0[5]),
        .I1(\reg_abs_reg[8]_i_2__0_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1 
       (.I0(reg_sub_reg__0[6]),
        .I1(\reg_abs_reg[8]_i_2__0_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1 
       (.I0(reg_sub_reg__0[7]),
        .I1(\reg_abs_reg[8]_i_2__0_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1 
       (.I0(reg_sub_reg__0[8]),
        .I1(\reg_abs_reg[8]_i_2__0_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1 
       (.I0(reg_sub_reg__0[9]),
        .I1(\reg_abs_reg[12]_i_2__0_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[10]_i_1_n_0 ),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[11]_i_1_n_0 ),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[12]_i_1_n_0 ),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__0 
       (.CI(\reg_abs_reg[8]_i_2__0_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__0_n_0 ,\reg_abs_reg[12]_i_2__0_n_1 ,\reg_abs_reg[12]_i_2__0_n_2 ,\reg_abs_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[12]_i_2__0_n_4 ,\reg_abs_reg[12]_i_2__0_n_5 ,\reg_abs_reg[12]_i_2__0_n_6 ,\reg_abs_reg[12]_i_2__0_n_7 }),
        .S({\reg_abs[12]_i_3_n_0 ,\reg_abs[12]_i_4_n_0 ,\reg_abs[12]_i_5_n_0 ,\reg_abs[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[13]_i_1_n_0 ),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[14]_i_1_n_0 ),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[15]_i_1_n_0 ),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[16]_i_1_n_0 ),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__0 
       (.CI(\reg_abs_reg[12]_i_2__0_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__0_n_0 ,\reg_abs_reg[16]_i_2__0_n_1 ,\reg_abs_reg[16]_i_2__0_n_2 ,\reg_abs_reg[16]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[16]_i_2__0_n_4 ,\reg_abs_reg[16]_i_2__0_n_5 ,\reg_abs_reg[16]_i_2__0_n_6 ,\reg_abs_reg[16]_i_2__0_n_7 }),
        .S({\reg_abs[16]_i_3_n_0 ,\reg_abs[16]_i_4_n_0 ,\reg_abs[16]_i_5_n_0 ,\reg_abs[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[17]_i_1_n_0 ),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[18]_i_1_n_0 ),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[19]_i_1_n_0 ),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[20]_i_1_n_0 ),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__0 
       (.CI(\reg_abs_reg[16]_i_2__0_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__0_n_0 ,\reg_abs_reg[20]_i_2__0_n_1 ,\reg_abs_reg[20]_i_2__0_n_2 ,\reg_abs_reg[20]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[20]_i_2__0_n_4 ,\reg_abs_reg[20]_i_2__0_n_5 ,\reg_abs_reg[20]_i_2__0_n_6 ,\reg_abs_reg[20]_i_2__0_n_7 }),
        .S({\reg_abs[20]_i_3_n_0 ,\reg_abs[20]_i_4_n_0 ,\reg_abs[20]_i_5_n_0 ,\reg_abs[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[21]_i_1_n_0 ),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[22]_i_1_n_0 ),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[23]_i_1_n_0 ),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[24]_i_1_n_0 ),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__0 
       (.CI(\reg_abs_reg[20]_i_2__0_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__0_n_0 ,\reg_abs_reg[24]_i_2__0_n_1 ,\reg_abs_reg[24]_i_2__0_n_2 ,\reg_abs_reg[24]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[24]_i_2__0_n_4 ,\reg_abs_reg[24]_i_2__0_n_5 ,\reg_abs_reg[24]_i_2__0_n_6 ,\reg_abs_reg[24]_i_2__0_n_7 }),
        .S({\reg_abs[24]_i_3_n_0 ,\reg_abs[24]_i_4_n_0 ,\reg_abs[24]_i_5_n_0 ,\reg_abs[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[25]_i_1_n_0 ),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[26]_i_1_n_0 ),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[27]_i_1_n_0 ),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[28]_i_1_n_0 ),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__0 
       (.CI(\reg_abs_reg[24]_i_2__0_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__0_n_0 ,\reg_abs_reg[28]_i_2__0_n_1 ,\reg_abs_reg[28]_i_2__0_n_2 ,\reg_abs_reg[28]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[28]_i_2__0_n_4 ,\reg_abs_reg[28]_i_2__0_n_5 ,\reg_abs_reg[28]_i_2__0_n_6 ,\reg_abs_reg[28]_i_2__0_n_7 }),
        .S({\reg_abs[28]_i_3_n_0 ,\reg_abs[28]_i_4_n_0 ,\reg_abs[28]_i_5_n_0 ,\reg_abs[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[29]_i_1_n_0 ),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[30]_i_1_n_0 ),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__0 
       (.CI(\reg_abs_reg[28]_i_2__0_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__0_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__0_n_2 ,\reg_abs_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__0_O_UNCONNECTED [3],\reg_abs_reg[31]_i_2__0_n_5 ,\reg_abs_reg[31]_i_2__0_n_6 ,\reg_abs_reg[31]_i_2__0_n_7 }),
        .S({1'b0,\reg_abs[31]_i_3_n_0 ,\reg_abs[31]_i_4_n_0 ,\reg_abs[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[4]_i_1_n_0 ),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__0_n_0 ,\reg_abs_reg[4]_i_2__0_n_1 ,\reg_abs_reg[4]_i_2__0_n_2 ,\reg_abs_reg[4]_i_2__0_n_3 }),
        .CYINIT(\reg_abs[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[4]_i_2__0_n_4 ,\NLW_reg_abs_reg[4]_i_2__0_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4_n_0 ,\reg_abs[4]_i_5_n_0 ,\reg_abs[4]_i_6_n_0 ,\reg_abs[4]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[5]_i_1_n_0 ),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[6]_i_1_n_0 ),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[7]_i_1_n_0 ),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[8]_i_1_n_0 ),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__0 
       (.CI(\reg_abs_reg[4]_i_2__0_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__0_n_0 ,\reg_abs_reg[8]_i_2__0_n_1 ,\reg_abs_reg[8]_i_2__0_n_2 ,\reg_abs_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[8]_i_2__0_n_4 ,\reg_abs_reg[8]_i_2__0_n_5 ,\reg_abs_reg[8]_i_2__0_n_6 ,\reg_abs_reg[8]_i_2__0_n_7 }),
        .S({\reg_abs[8]_i_3_n_0 ,\reg_abs[8]_i_4_n_0 ,\reg_abs[8]_i_5_n_0 ,\reg_abs[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[9]_i_1_n_0 ),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7],reg_sub_reg_0[7:6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6],reg_sub_reg_0[6:5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5],reg_sub_reg_0[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_21
   (Q,
    CEA2,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOB,
    reg_add_reg_0,
    C,
    p_0_in,
    A);
  output [27:0]Q;
  input CEA2;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg_0;
  input [15:0]C;
  input [14:0]p_0_in;
  input [2:0]A;

  wire [2:0]A;
  wire [15:0]C;
  wire CEA2;
  wire CEC;
  wire [15:0]DOB;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire [14:0]p_0_in;
  wire \reg_abs[12]_i_3_n_0 ;
  wire \reg_abs[12]_i_4_n_0 ;
  wire \reg_abs[12]_i_5_n_0 ;
  wire \reg_abs[12]_i_6_n_0 ;
  wire \reg_abs[16]_i_3_n_0 ;
  wire \reg_abs[16]_i_4_n_0 ;
  wire \reg_abs[16]_i_5_n_0 ;
  wire \reg_abs[16]_i_6_n_0 ;
  wire \reg_abs[20]_i_3_n_0 ;
  wire \reg_abs[20]_i_4_n_0 ;
  wire \reg_abs[20]_i_5_n_0 ;
  wire \reg_abs[20]_i_6_n_0 ;
  wire \reg_abs[24]_i_3_n_0 ;
  wire \reg_abs[24]_i_4_n_0 ;
  wire \reg_abs[24]_i_5_n_0 ;
  wire \reg_abs[24]_i_6_n_0 ;
  wire \reg_abs[28]_i_3_n_0 ;
  wire \reg_abs[28]_i_4_n_0 ;
  wire \reg_abs[28]_i_5_n_0 ;
  wire \reg_abs[28]_i_6_n_0 ;
  wire \reg_abs[31]_i_1_n_0 ;
  wire \reg_abs[31]_i_3_n_0 ;
  wire \reg_abs[31]_i_4_n_0 ;
  wire \reg_abs[31]_i_5_n_0 ;
  wire \reg_abs[4]_i_3_n_0 ;
  wire \reg_abs[4]_i_4_n_0 ;
  wire \reg_abs[4]_i_5_n_0 ;
  wire \reg_abs[4]_i_6_n_0 ;
  wire \reg_abs[4]_i_7_n_0 ;
  wire \reg_abs[8]_i_3_n_0 ;
  wire \reg_abs[8]_i_4_n_0 ;
  wire \reg_abs[8]_i_5_n_0 ;
  wire \reg_abs[8]_i_6_n_0 ;
  wire \reg_abs_reg[12]_i_2_n_0 ;
  wire \reg_abs_reg[12]_i_2_n_1 ;
  wire \reg_abs_reg[12]_i_2_n_2 ;
  wire \reg_abs_reg[12]_i_2_n_3 ;
  wire \reg_abs_reg[16]_i_2_n_0 ;
  wire \reg_abs_reg[16]_i_2_n_1 ;
  wire \reg_abs_reg[16]_i_2_n_2 ;
  wire \reg_abs_reg[16]_i_2_n_3 ;
  wire \reg_abs_reg[20]_i_2_n_0 ;
  wire \reg_abs_reg[20]_i_2_n_1 ;
  wire \reg_abs_reg[20]_i_2_n_2 ;
  wire \reg_abs_reg[20]_i_2_n_3 ;
  wire \reg_abs_reg[24]_i_2_n_0 ;
  wire \reg_abs_reg[24]_i_2_n_1 ;
  wire \reg_abs_reg[24]_i_2_n_2 ;
  wire \reg_abs_reg[24]_i_2_n_3 ;
  wire \reg_abs_reg[28]_i_2_n_0 ;
  wire \reg_abs_reg[28]_i_2_n_1 ;
  wire \reg_abs_reg[28]_i_2_n_2 ;
  wire \reg_abs_reg[28]_i_2_n_3 ;
  wire \reg_abs_reg[31]_i_2_n_2 ;
  wire \reg_abs_reg[31]_i_2_n_3 ;
  wire \reg_abs_reg[4]_i_2_n_0 ;
  wire \reg_abs_reg[4]_i_2_n_1 ;
  wire \reg_abs_reg[4]_i_2_n_2 ;
  wire \reg_abs_reg[4]_i_2_n_3 ;
  wire \reg_abs_reg[8]_i_2_n_0 ;
  wire \reg_abs_reg[8]_i_2_n_1 ;
  wire \reg_abs_reg[8]_i_2_n_2 ;
  wire \reg_abs_reg[8]_i_2_n_3 ;
  wire [15:0]reg_add_reg_0;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1 
       (.I0(reg_sub_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1 
       (.I0(reg_sub_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1 
       (.I0(reg_sub_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1 
       (.I0(reg_sub_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1 
       (.I0(reg_sub_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1 
       (.I0(reg_sub_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1 
       (.I0(reg_sub_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1 
       (.I0(reg_sub_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1 
       (.I0(reg_sub_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1 
       (.I0(reg_sub_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1 
       (.I0(reg_sub_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1 
       (.I0(reg_sub_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1 
       (.I0(reg_sub_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1 
       (.I0(reg_sub_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1 
       (.I0(reg_sub_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1 
       (.I0(reg_sub_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1 
       (.I0(reg_sub_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1 
       (.I0(reg_sub_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1 
       (.I0(reg_sub_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1 
       (.I0(reg_sub_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1 
       (.I0(reg_sub_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1 
       (.I0(reg_sub_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\reg_abs[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1 
       (.I0(reg_sub_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1 
       (.I0(reg_sub_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1 
       (.I0(reg_sub_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1 
       (.I0(reg_sub_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1 
       (.I0(reg_sub_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1 
       (.I0(reg_sub_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[10]),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[11]),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[12]),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2 
       (.CI(\reg_abs_reg[8]_i_2_n_0 ),
        .CO({\reg_abs_reg[12]_i_2_n_0 ,\reg_abs_reg[12]_i_2_n_1 ,\reg_abs_reg[12]_i_2_n_2 ,\reg_abs_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\reg_abs[12]_i_3_n_0 ,\reg_abs[12]_i_4_n_0 ,\reg_abs[12]_i_5_n_0 ,\reg_abs[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[13]),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[14]),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[15]),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[16]),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2 
       (.CI(\reg_abs_reg[12]_i_2_n_0 ),
        .CO({\reg_abs_reg[16]_i_2_n_0 ,\reg_abs_reg[16]_i_2_n_1 ,\reg_abs_reg[16]_i_2_n_2 ,\reg_abs_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\reg_abs[16]_i_3_n_0 ,\reg_abs[16]_i_4_n_0 ,\reg_abs[16]_i_5_n_0 ,\reg_abs[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[17]),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[18]),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[19]),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[20]),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2 
       (.CI(\reg_abs_reg[16]_i_2_n_0 ),
        .CO({\reg_abs_reg[20]_i_2_n_0 ,\reg_abs_reg[20]_i_2_n_1 ,\reg_abs_reg[20]_i_2_n_2 ,\reg_abs_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\reg_abs[20]_i_3_n_0 ,\reg_abs[20]_i_4_n_0 ,\reg_abs[20]_i_5_n_0 ,\reg_abs[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[21]),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[22]),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[23]),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[24]),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2 
       (.CI(\reg_abs_reg[20]_i_2_n_0 ),
        .CO({\reg_abs_reg[24]_i_2_n_0 ,\reg_abs_reg[24]_i_2_n_1 ,\reg_abs_reg[24]_i_2_n_2 ,\reg_abs_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\reg_abs[24]_i_3_n_0 ,\reg_abs[24]_i_4_n_0 ,\reg_abs[24]_i_5_n_0 ,\reg_abs[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[25]),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[26]),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[27]),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[28]),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2 
       (.CI(\reg_abs_reg[24]_i_2_n_0 ),
        .CO({\reg_abs_reg[28]_i_2_n_0 ,\reg_abs_reg[28]_i_2_n_1 ,\reg_abs_reg[28]_i_2_n_2 ,\reg_abs_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\reg_abs[28]_i_3_n_0 ,\reg_abs[28]_i_4_n_0 ,\reg_abs[28]_i_5_n_0 ,\reg_abs[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[29]),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[30]),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2 
       (.CI(\reg_abs_reg[28]_i_2_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2_n_2 ,\reg_abs_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\reg_abs[31]_i_3_n_0 ,\reg_abs[31]_i_4_n_0 ,\reg_abs[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[4]),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2_n_0 ,\reg_abs_reg[4]_i_2_n_1 ,\reg_abs_reg[4]_i_2_n_2 ,\reg_abs_reg[4]_i_2_n_3 }),
        .CYINIT(\reg_abs[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_reg_abs_reg[4]_i_2_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4_n_0 ,\reg_abs[4]_i_5_n_0 ,\reg_abs[4]_i_6_n_0 ,\reg_abs[4]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[5]),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[6]),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[7]),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[8]),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2 
       (.CI(\reg_abs_reg[4]_i_2_n_0 ),
        .CO({\reg_abs_reg[8]_i_2_n_0 ,\reg_abs_reg[8]_i_2_n_1 ,\reg_abs_reg[8]_i_2_n_2 ,\reg_abs_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\reg_abs[8]_i_3_n_0 ,\reg_abs[8]_i_4_n_0 ,\reg_abs[8]_i_5_n_0 ,\reg_abs[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[9]),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({A[2],A[2],A[2],A[2],A[2:1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1:0],A[0],A[0],A[0],A[0],A[0],A[0],A[0],A[0],A[0],p_0_in[14:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_in[9:0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_7
   (Q,
    CEA2_2,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOB,
    reg_add_reg_0,
    reg_add_reg_1,
    p_0_in,
    A);
  output [27:0]Q;
  input CEA2_2;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [14:0]p_0_in;
  input [2:0]A;

  wire [2:0]A;
  wire CEA2_2;
  wire CEC;
  wire [15:0]DOB;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire [14:0]p_0_in;
  wire \reg_abs[12]_i_3__6_n_0 ;
  wire \reg_abs[12]_i_4__6_n_0 ;
  wire \reg_abs[12]_i_5__6_n_0 ;
  wire \reg_abs[12]_i_6__6_n_0 ;
  wire \reg_abs[16]_i_3__6_n_0 ;
  wire \reg_abs[16]_i_4__6_n_0 ;
  wire \reg_abs[16]_i_5__6_n_0 ;
  wire \reg_abs[16]_i_6__6_n_0 ;
  wire \reg_abs[20]_i_3__6_n_0 ;
  wire \reg_abs[20]_i_4__6_n_0 ;
  wire \reg_abs[20]_i_5__6_n_0 ;
  wire \reg_abs[20]_i_6__6_n_0 ;
  wire \reg_abs[24]_i_3__6_n_0 ;
  wire \reg_abs[24]_i_4__6_n_0 ;
  wire \reg_abs[24]_i_5__6_n_0 ;
  wire \reg_abs[24]_i_6__6_n_0 ;
  wire \reg_abs[28]_i_3__6_n_0 ;
  wire \reg_abs[28]_i_4__6_n_0 ;
  wire \reg_abs[28]_i_5__6_n_0 ;
  wire \reg_abs[28]_i_6__6_n_0 ;
  wire \reg_abs[31]_i_1__13_n_0 ;
  wire \reg_abs[31]_i_3__6_n_0 ;
  wire \reg_abs[31]_i_4__6_n_0 ;
  wire \reg_abs[31]_i_5__6_n_0 ;
  wire \reg_abs[4]_i_3__6_n_0 ;
  wire \reg_abs[4]_i_4__6_n_0 ;
  wire \reg_abs[4]_i_5__6_n_0 ;
  wire \reg_abs[4]_i_6__6_n_0 ;
  wire \reg_abs[4]_i_7__6_n_0 ;
  wire \reg_abs[8]_i_3__6_n_0 ;
  wire \reg_abs[8]_i_4__6_n_0 ;
  wire \reg_abs[8]_i_5__6_n_0 ;
  wire \reg_abs[8]_i_6__6_n_0 ;
  wire \reg_abs_reg[12]_i_2__13_n_0 ;
  wire \reg_abs_reg[12]_i_2__13_n_1 ;
  wire \reg_abs_reg[12]_i_2__13_n_2 ;
  wire \reg_abs_reg[12]_i_2__13_n_3 ;
  wire \reg_abs_reg[16]_i_2__13_n_0 ;
  wire \reg_abs_reg[16]_i_2__13_n_1 ;
  wire \reg_abs_reg[16]_i_2__13_n_2 ;
  wire \reg_abs_reg[16]_i_2__13_n_3 ;
  wire \reg_abs_reg[20]_i_2__13_n_0 ;
  wire \reg_abs_reg[20]_i_2__13_n_1 ;
  wire \reg_abs_reg[20]_i_2__13_n_2 ;
  wire \reg_abs_reg[20]_i_2__13_n_3 ;
  wire \reg_abs_reg[24]_i_2__13_n_0 ;
  wire \reg_abs_reg[24]_i_2__13_n_1 ;
  wire \reg_abs_reg[24]_i_2__13_n_2 ;
  wire \reg_abs_reg[24]_i_2__13_n_3 ;
  wire \reg_abs_reg[28]_i_2__13_n_0 ;
  wire \reg_abs_reg[28]_i_2__13_n_1 ;
  wire \reg_abs_reg[28]_i_2__13_n_2 ;
  wire \reg_abs_reg[28]_i_2__13_n_3 ;
  wire \reg_abs_reg[31]_i_2__13_n_2 ;
  wire \reg_abs_reg[31]_i_2__13_n_3 ;
  wire \reg_abs_reg[4]_i_2__13_n_0 ;
  wire \reg_abs_reg[4]_i_2__13_n_1 ;
  wire \reg_abs_reg[4]_i_2__13_n_2 ;
  wire \reg_abs_reg[4]_i_2__13_n_3 ;
  wire \reg_abs_reg[8]_i_2__13_n_0 ;
  wire \reg_abs_reg[8]_i_2__13_n_1 ;
  wire \reg_abs_reg[8]_i_2__13_n_2 ;
  wire \reg_abs_reg[8]_i_2__13_n_3 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__13_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__13_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__13_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__6 
       (.I0(reg_sub_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__6 
       (.I0(reg_sub_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__6 
       (.I0(reg_sub_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__6 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__6 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__6 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__6 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__6 
       (.I0(reg_sub_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__6 
       (.I0(reg_sub_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__6 
       (.I0(reg_sub_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__6 
       (.I0(reg_sub_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__6 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__6 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__6 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__6 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__6 
       (.I0(reg_sub_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__6 
       (.I0(reg_sub_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__6 
       (.I0(reg_sub_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__6 
       (.I0(reg_sub_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__6 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__6 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__6 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__6 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__6 
       (.I0(reg_sub_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__6 
       (.I0(reg_sub_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__6 
       (.I0(reg_sub_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__6 
       (.I0(reg_sub_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__6 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__6 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__6 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__6 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__6 
       (.I0(reg_sub_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__6 
       (.I0(reg_sub_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__6 
       (.I0(reg_sub_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__6 
       (.I0(reg_sub_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__6 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__6 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__6 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__6 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__6 
       (.I0(reg_sub_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__6 
       (.I0(reg_sub_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__13 
       (.I0(reg_sub_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\reg_abs[31]_i_1__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__6 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__6 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__6 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__6 
       (.I0(reg_sub_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__6 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__6 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__6 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__6 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__6 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__6 
       (.I0(reg_sub_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__6 
       (.I0(reg_sub_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__6 
       (.I0(reg_sub_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__6 
       (.I0(reg_sub_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__6 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__6 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__6 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__6 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__6 
       (.I0(reg_sub_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[10]),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[11]),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[12]),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__13 
       (.CI(\reg_abs_reg[8]_i_2__13_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__13_n_0 ,\reg_abs_reg[12]_i_2__13_n_1 ,\reg_abs_reg[12]_i_2__13_n_2 ,\reg_abs_reg[12]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\reg_abs[12]_i_3__6_n_0 ,\reg_abs[12]_i_4__6_n_0 ,\reg_abs[12]_i_5__6_n_0 ,\reg_abs[12]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[13]),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[14]),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[15]),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[16]),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__13 
       (.CI(\reg_abs_reg[12]_i_2__13_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__13_n_0 ,\reg_abs_reg[16]_i_2__13_n_1 ,\reg_abs_reg[16]_i_2__13_n_2 ,\reg_abs_reg[16]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\reg_abs[16]_i_3__6_n_0 ,\reg_abs[16]_i_4__6_n_0 ,\reg_abs[16]_i_5__6_n_0 ,\reg_abs[16]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[17]),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[18]),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[19]),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[20]),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__13 
       (.CI(\reg_abs_reg[16]_i_2__13_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__13_n_0 ,\reg_abs_reg[20]_i_2__13_n_1 ,\reg_abs_reg[20]_i_2__13_n_2 ,\reg_abs_reg[20]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\reg_abs[20]_i_3__6_n_0 ,\reg_abs[20]_i_4__6_n_0 ,\reg_abs[20]_i_5__6_n_0 ,\reg_abs[20]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[21]),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[22]),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[23]),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[24]),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__13 
       (.CI(\reg_abs_reg[20]_i_2__13_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__13_n_0 ,\reg_abs_reg[24]_i_2__13_n_1 ,\reg_abs_reg[24]_i_2__13_n_2 ,\reg_abs_reg[24]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\reg_abs[24]_i_3__6_n_0 ,\reg_abs[24]_i_4__6_n_0 ,\reg_abs[24]_i_5__6_n_0 ,\reg_abs[24]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[25]),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[26]),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[27]),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[28]),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__13 
       (.CI(\reg_abs_reg[24]_i_2__13_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__13_n_0 ,\reg_abs_reg[28]_i_2__13_n_1 ,\reg_abs_reg[28]_i_2__13_n_2 ,\reg_abs_reg[28]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\reg_abs[28]_i_3__6_n_0 ,\reg_abs[28]_i_4__6_n_0 ,\reg_abs[28]_i_5__6_n_0 ,\reg_abs[28]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[29]),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[30]),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__13_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__13 
       (.CI(\reg_abs_reg[28]_i_2__13_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__13_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__13_n_2 ,\reg_abs_reg[31]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__13_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\reg_abs[31]_i_3__6_n_0 ,\reg_abs[31]_i_4__6_n_0 ,\reg_abs[31]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[4]),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__13 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__13_n_0 ,\reg_abs_reg[4]_i_2__13_n_1 ,\reg_abs_reg[4]_i_2__13_n_2 ,\reg_abs_reg[4]_i_2__13_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__6_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_reg_abs_reg[4]_i_2__13_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__6_n_0 ,\reg_abs[4]_i_5__6_n_0 ,\reg_abs[4]_i_6__6_n_0 ,\reg_abs[4]_i_7__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[5]),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[6]),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[7]),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[8]),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__13 
       (.CI(\reg_abs_reg[4]_i_2__13_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__13_n_0 ,\reg_abs_reg[8]_i_2__13_n_1 ,\reg_abs_reg[8]_i_2__13_n_2 ,\reg_abs_reg[8]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\reg_abs[8]_i_3__6_n_0 ,\reg_abs[8]_i_4__6_n_0 ,\reg_abs[8]_i_5__6_n_0 ,\reg_abs[8]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[9]),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2],A[2:1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1:0],A[0],A[0],A[0],A[0],p_0_in[14:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_in[9:0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_8
   (Q,
    CEA2_2,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOA,
    reg_add_reg_0,
    reg_add_reg_1,
    B,
    A);
  output [27:0]Q;
  input CEA2_2;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOA;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEA2_2;
  wire CEC;
  wire [15:0]DOA;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire \reg_abs[10]_i_1__5_n_0 ;
  wire \reg_abs[11]_i_1__5_n_0 ;
  wire \reg_abs[12]_i_1__5_n_0 ;
  wire \reg_abs[12]_i_3__5_n_0 ;
  wire \reg_abs[12]_i_4__5_n_0 ;
  wire \reg_abs[12]_i_5__5_n_0 ;
  wire \reg_abs[12]_i_6__5_n_0 ;
  wire \reg_abs[13]_i_1__5_n_0 ;
  wire \reg_abs[14]_i_1__5_n_0 ;
  wire \reg_abs[15]_i_1__5_n_0 ;
  wire \reg_abs[16]_i_1__5_n_0 ;
  wire \reg_abs[16]_i_3__5_n_0 ;
  wire \reg_abs[16]_i_4__5_n_0 ;
  wire \reg_abs[16]_i_5__5_n_0 ;
  wire \reg_abs[16]_i_6__5_n_0 ;
  wire \reg_abs[17]_i_1__5_n_0 ;
  wire \reg_abs[18]_i_1__5_n_0 ;
  wire \reg_abs[19]_i_1__5_n_0 ;
  wire \reg_abs[20]_i_1__5_n_0 ;
  wire \reg_abs[20]_i_3__5_n_0 ;
  wire \reg_abs[20]_i_4__5_n_0 ;
  wire \reg_abs[20]_i_5__5_n_0 ;
  wire \reg_abs[20]_i_6__5_n_0 ;
  wire \reg_abs[21]_i_1__5_n_0 ;
  wire \reg_abs[22]_i_1__5_n_0 ;
  wire \reg_abs[23]_i_1__5_n_0 ;
  wire \reg_abs[24]_i_1__5_n_0 ;
  wire \reg_abs[24]_i_3__5_n_0 ;
  wire \reg_abs[24]_i_4__5_n_0 ;
  wire \reg_abs[24]_i_5__5_n_0 ;
  wire \reg_abs[24]_i_6__5_n_0 ;
  wire \reg_abs[25]_i_1__5_n_0 ;
  wire \reg_abs[26]_i_1__5_n_0 ;
  wire \reg_abs[27]_i_1__5_n_0 ;
  wire \reg_abs[28]_i_1__5_n_0 ;
  wire \reg_abs[28]_i_3__5_n_0 ;
  wire \reg_abs[28]_i_4__5_n_0 ;
  wire \reg_abs[28]_i_5__5_n_0 ;
  wire \reg_abs[28]_i_6__5_n_0 ;
  wire \reg_abs[29]_i_1__5_n_0 ;
  wire \reg_abs[30]_i_1__5_n_0 ;
  wire \reg_abs[31]_i_1__12_n_0 ;
  wire \reg_abs[31]_i_3__5_n_0 ;
  wire \reg_abs[31]_i_4__5_n_0 ;
  wire \reg_abs[31]_i_5__5_n_0 ;
  wire \reg_abs[4]_i_1__5_n_0 ;
  wire \reg_abs[4]_i_3__5_n_0 ;
  wire \reg_abs[4]_i_4__5_n_0 ;
  wire \reg_abs[4]_i_5__5_n_0 ;
  wire \reg_abs[4]_i_6__5_n_0 ;
  wire \reg_abs[4]_i_7__5_n_0 ;
  wire \reg_abs[5]_i_1__5_n_0 ;
  wire \reg_abs[6]_i_1__5_n_0 ;
  wire \reg_abs[7]_i_1__5_n_0 ;
  wire \reg_abs[8]_i_1__5_n_0 ;
  wire \reg_abs[8]_i_3__5_n_0 ;
  wire \reg_abs[8]_i_4__5_n_0 ;
  wire \reg_abs[8]_i_5__5_n_0 ;
  wire \reg_abs[8]_i_6__5_n_0 ;
  wire \reg_abs[9]_i_1__5_n_0 ;
  wire \reg_abs_reg[12]_i_2__12_n_0 ;
  wire \reg_abs_reg[12]_i_2__12_n_1 ;
  wire \reg_abs_reg[12]_i_2__12_n_2 ;
  wire \reg_abs_reg[12]_i_2__12_n_3 ;
  wire \reg_abs_reg[12]_i_2__12_n_4 ;
  wire \reg_abs_reg[12]_i_2__12_n_5 ;
  wire \reg_abs_reg[12]_i_2__12_n_6 ;
  wire \reg_abs_reg[12]_i_2__12_n_7 ;
  wire \reg_abs_reg[16]_i_2__12_n_0 ;
  wire \reg_abs_reg[16]_i_2__12_n_1 ;
  wire \reg_abs_reg[16]_i_2__12_n_2 ;
  wire \reg_abs_reg[16]_i_2__12_n_3 ;
  wire \reg_abs_reg[16]_i_2__12_n_4 ;
  wire \reg_abs_reg[16]_i_2__12_n_5 ;
  wire \reg_abs_reg[16]_i_2__12_n_6 ;
  wire \reg_abs_reg[16]_i_2__12_n_7 ;
  wire \reg_abs_reg[20]_i_2__12_n_0 ;
  wire \reg_abs_reg[20]_i_2__12_n_1 ;
  wire \reg_abs_reg[20]_i_2__12_n_2 ;
  wire \reg_abs_reg[20]_i_2__12_n_3 ;
  wire \reg_abs_reg[20]_i_2__12_n_4 ;
  wire \reg_abs_reg[20]_i_2__12_n_5 ;
  wire \reg_abs_reg[20]_i_2__12_n_6 ;
  wire \reg_abs_reg[20]_i_2__12_n_7 ;
  wire \reg_abs_reg[24]_i_2__12_n_0 ;
  wire \reg_abs_reg[24]_i_2__12_n_1 ;
  wire \reg_abs_reg[24]_i_2__12_n_2 ;
  wire \reg_abs_reg[24]_i_2__12_n_3 ;
  wire \reg_abs_reg[24]_i_2__12_n_4 ;
  wire \reg_abs_reg[24]_i_2__12_n_5 ;
  wire \reg_abs_reg[24]_i_2__12_n_6 ;
  wire \reg_abs_reg[24]_i_2__12_n_7 ;
  wire \reg_abs_reg[28]_i_2__12_n_0 ;
  wire \reg_abs_reg[28]_i_2__12_n_1 ;
  wire \reg_abs_reg[28]_i_2__12_n_2 ;
  wire \reg_abs_reg[28]_i_2__12_n_3 ;
  wire \reg_abs_reg[28]_i_2__12_n_4 ;
  wire \reg_abs_reg[28]_i_2__12_n_5 ;
  wire \reg_abs_reg[28]_i_2__12_n_6 ;
  wire \reg_abs_reg[28]_i_2__12_n_7 ;
  wire \reg_abs_reg[31]_i_2__12_n_2 ;
  wire \reg_abs_reg[31]_i_2__12_n_3 ;
  wire \reg_abs_reg[31]_i_2__12_n_5 ;
  wire \reg_abs_reg[31]_i_2__12_n_6 ;
  wire \reg_abs_reg[31]_i_2__12_n_7 ;
  wire \reg_abs_reg[4]_i_2__12_n_0 ;
  wire \reg_abs_reg[4]_i_2__12_n_1 ;
  wire \reg_abs_reg[4]_i_2__12_n_2 ;
  wire \reg_abs_reg[4]_i_2__12_n_3 ;
  wire \reg_abs_reg[4]_i_2__12_n_4 ;
  wire \reg_abs_reg[8]_i_2__12_n_0 ;
  wire \reg_abs_reg[8]_i_2__12_n_1 ;
  wire \reg_abs_reg[8]_i_2__12_n_2 ;
  wire \reg_abs_reg[8]_i_2__12_n_3 ;
  wire \reg_abs_reg[8]_i_2__12_n_4 ;
  wire \reg_abs_reg[8]_i_2__12_n_5 ;
  wire \reg_abs_reg[8]_i_2__12_n_6 ;
  wire \reg_abs_reg[8]_i_2__12_n_7 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__12_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__12_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__12_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__5 
       (.I0(reg_sub_reg__0[10]),
        .I1(\reg_abs_reg[12]_i_2__12_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[10]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__5 
       (.I0(reg_sub_reg__0[11]),
        .I1(\reg_abs_reg[12]_i_2__12_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[11]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__5 
       (.I0(reg_sub_reg__0[12]),
        .I1(\reg_abs_reg[12]_i_2__12_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[12]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__5 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__5 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__5 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__5 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__5 
       (.I0(reg_sub_reg__0[13]),
        .I1(\reg_abs_reg[16]_i_2__12_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[13]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__5 
       (.I0(reg_sub_reg__0[14]),
        .I1(\reg_abs_reg[16]_i_2__12_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[14]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__5 
       (.I0(reg_sub_reg__0[15]),
        .I1(\reg_abs_reg[16]_i_2__12_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[15]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__5 
       (.I0(reg_sub_reg__0[16]),
        .I1(\reg_abs_reg[16]_i_2__12_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[16]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__5 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__5 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__5 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__5 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__5 
       (.I0(reg_sub_reg__0[17]),
        .I1(\reg_abs_reg[20]_i_2__12_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[17]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__5 
       (.I0(reg_sub_reg__0[18]),
        .I1(\reg_abs_reg[20]_i_2__12_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[18]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__5 
       (.I0(reg_sub_reg__0[19]),
        .I1(\reg_abs_reg[20]_i_2__12_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[19]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__5 
       (.I0(reg_sub_reg__0[20]),
        .I1(\reg_abs_reg[20]_i_2__12_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[20]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__5 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__5 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__5 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__5 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__5 
       (.I0(reg_sub_reg__0[21]),
        .I1(\reg_abs_reg[24]_i_2__12_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[21]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__5 
       (.I0(reg_sub_reg__0[22]),
        .I1(\reg_abs_reg[24]_i_2__12_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[22]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__5 
       (.I0(reg_sub_reg__0[23]),
        .I1(\reg_abs_reg[24]_i_2__12_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[23]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__5 
       (.I0(reg_sub_reg__0[24]),
        .I1(\reg_abs_reg[24]_i_2__12_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[24]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__5 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__5 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__5 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__5 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__5 
       (.I0(reg_sub_reg__0[25]),
        .I1(\reg_abs_reg[28]_i_2__12_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[25]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__5 
       (.I0(reg_sub_reg__0[26]),
        .I1(\reg_abs_reg[28]_i_2__12_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[26]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__5 
       (.I0(reg_sub_reg__0[27]),
        .I1(\reg_abs_reg[28]_i_2__12_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[27]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__5 
       (.I0(reg_sub_reg__0[28]),
        .I1(\reg_abs_reg[28]_i_2__12_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[28]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__5 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__5 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__5 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__5 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__5 
       (.I0(reg_sub_reg__0[29]),
        .I1(\reg_abs_reg[31]_i_2__12_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[29]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__5 
       (.I0(reg_sub_reg__0[30]),
        .I1(\reg_abs_reg[31]_i_2__12_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[30]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__12 
       (.I0(reg_sub_reg__0[31]),
        .I1(\reg_abs_reg[31]_i_2__12_n_5 ),
        .O(\reg_abs[31]_i_1__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__5 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__5 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__5 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__5 
       (.I0(reg_sub_reg__0[4]),
        .I1(\reg_abs_reg[4]_i_2__12_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[4]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__5 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__5 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__5 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__5 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__5 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__5 
       (.I0(reg_sub_reg__0[5]),
        .I1(\reg_abs_reg[8]_i_2__12_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__5 
       (.I0(reg_sub_reg__0[6]),
        .I1(\reg_abs_reg[8]_i_2__12_n_6 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__5 
       (.I0(reg_sub_reg__0[7]),
        .I1(\reg_abs_reg[8]_i_2__12_n_5 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__5 
       (.I0(reg_sub_reg__0[8]),
        .I1(\reg_abs_reg[8]_i_2__12_n_4 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[8]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__5 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__5 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__5 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__5 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__5 
       (.I0(reg_sub_reg__0[9]),
        .I1(\reg_abs_reg[12]_i_2__12_n_7 ),
        .I2(reg_sub_reg__0[31]),
        .O(\reg_abs[9]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[10]_i_1__5_n_0 ),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[11]_i_1__5_n_0 ),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[12]_i_1__5_n_0 ),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__12 
       (.CI(\reg_abs_reg[8]_i_2__12_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__12_n_0 ,\reg_abs_reg[12]_i_2__12_n_1 ,\reg_abs_reg[12]_i_2__12_n_2 ,\reg_abs_reg[12]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[12]_i_2__12_n_4 ,\reg_abs_reg[12]_i_2__12_n_5 ,\reg_abs_reg[12]_i_2__12_n_6 ,\reg_abs_reg[12]_i_2__12_n_7 }),
        .S({\reg_abs[12]_i_3__5_n_0 ,\reg_abs[12]_i_4__5_n_0 ,\reg_abs[12]_i_5__5_n_0 ,\reg_abs[12]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[13]_i_1__5_n_0 ),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[14]_i_1__5_n_0 ),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[15]_i_1__5_n_0 ),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[16]_i_1__5_n_0 ),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__12 
       (.CI(\reg_abs_reg[12]_i_2__12_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__12_n_0 ,\reg_abs_reg[16]_i_2__12_n_1 ,\reg_abs_reg[16]_i_2__12_n_2 ,\reg_abs_reg[16]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[16]_i_2__12_n_4 ,\reg_abs_reg[16]_i_2__12_n_5 ,\reg_abs_reg[16]_i_2__12_n_6 ,\reg_abs_reg[16]_i_2__12_n_7 }),
        .S({\reg_abs[16]_i_3__5_n_0 ,\reg_abs[16]_i_4__5_n_0 ,\reg_abs[16]_i_5__5_n_0 ,\reg_abs[16]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[17]_i_1__5_n_0 ),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[18]_i_1__5_n_0 ),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[19]_i_1__5_n_0 ),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[20]_i_1__5_n_0 ),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__12 
       (.CI(\reg_abs_reg[16]_i_2__12_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__12_n_0 ,\reg_abs_reg[20]_i_2__12_n_1 ,\reg_abs_reg[20]_i_2__12_n_2 ,\reg_abs_reg[20]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[20]_i_2__12_n_4 ,\reg_abs_reg[20]_i_2__12_n_5 ,\reg_abs_reg[20]_i_2__12_n_6 ,\reg_abs_reg[20]_i_2__12_n_7 }),
        .S({\reg_abs[20]_i_3__5_n_0 ,\reg_abs[20]_i_4__5_n_0 ,\reg_abs[20]_i_5__5_n_0 ,\reg_abs[20]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[21]_i_1__5_n_0 ),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[22]_i_1__5_n_0 ),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[23]_i_1__5_n_0 ),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[24]_i_1__5_n_0 ),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__12 
       (.CI(\reg_abs_reg[20]_i_2__12_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__12_n_0 ,\reg_abs_reg[24]_i_2__12_n_1 ,\reg_abs_reg[24]_i_2__12_n_2 ,\reg_abs_reg[24]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[24]_i_2__12_n_4 ,\reg_abs_reg[24]_i_2__12_n_5 ,\reg_abs_reg[24]_i_2__12_n_6 ,\reg_abs_reg[24]_i_2__12_n_7 }),
        .S({\reg_abs[24]_i_3__5_n_0 ,\reg_abs[24]_i_4__5_n_0 ,\reg_abs[24]_i_5__5_n_0 ,\reg_abs[24]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[25]_i_1__5_n_0 ),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[26]_i_1__5_n_0 ),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[27]_i_1__5_n_0 ),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[28]_i_1__5_n_0 ),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__12 
       (.CI(\reg_abs_reg[24]_i_2__12_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__12_n_0 ,\reg_abs_reg[28]_i_2__12_n_1 ,\reg_abs_reg[28]_i_2__12_n_2 ,\reg_abs_reg[28]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[28]_i_2__12_n_4 ,\reg_abs_reg[28]_i_2__12_n_5 ,\reg_abs_reg[28]_i_2__12_n_6 ,\reg_abs_reg[28]_i_2__12_n_7 }),
        .S({\reg_abs[28]_i_3__5_n_0 ,\reg_abs[28]_i_4__5_n_0 ,\reg_abs[28]_i_5__5_n_0 ,\reg_abs[28]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[29]_i_1__5_n_0 ),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[30]_i_1__5_n_0 ),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__12_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__12 
       (.CI(\reg_abs_reg[28]_i_2__12_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__12_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__12_n_2 ,\reg_abs_reg[31]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__12_O_UNCONNECTED [3],\reg_abs_reg[31]_i_2__12_n_5 ,\reg_abs_reg[31]_i_2__12_n_6 ,\reg_abs_reg[31]_i_2__12_n_7 }),
        .S({1'b0,\reg_abs[31]_i_3__5_n_0 ,\reg_abs[31]_i_4__5_n_0 ,\reg_abs[31]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[4]_i_1__5_n_0 ),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__12 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__12_n_0 ,\reg_abs_reg[4]_i_2__12_n_1 ,\reg_abs_reg[4]_i_2__12_n_2 ,\reg_abs_reg[4]_i_2__12_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__5_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[4]_i_2__12_n_4 ,\NLW_reg_abs_reg[4]_i_2__12_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__5_n_0 ,\reg_abs[4]_i_5__5_n_0 ,\reg_abs[4]_i_6__5_n_0 ,\reg_abs[4]_i_7__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[5]_i_1__5_n_0 ),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[6]_i_1__5_n_0 ),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[7]_i_1__5_n_0 ),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[8]_i_1__5_n_0 ),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__12 
       (.CI(\reg_abs_reg[4]_i_2__12_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__12_n_0 ,\reg_abs_reg[8]_i_2__12_n_1 ,\reg_abs_reg[8]_i_2__12_n_2 ,\reg_abs_reg[8]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reg_abs_reg[8]_i_2__12_n_4 ,\reg_abs_reg[8]_i_2__12_n_5 ,\reg_abs_reg[8]_i_2__12_n_6 ,\reg_abs_reg[8]_i_2__12_n_7 }),
        .S({\reg_abs[8]_i_3__5_n_0 ,\reg_abs[8]_i_4__5_n_0 ,\reg_abs[8]_i_5__5_n_0 ,\reg_abs[8]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[9]_i_1__5_n_0 ),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOA[15],DOA[15],DOA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({A[7],A[7],A[7],A[7],A[7:6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6:5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "linecalc" *) 
module linecalc_9
   (Q,
    CEA2_2,
    CEC,
    sel,
    clk_IBUF_BUFG,
    reg_sum,
    DOB,
    reg_add_reg_0,
    reg_add_reg_1,
    p_0_in,
    reg_sub_reg_0);
  output [27:0]Q;
  input CEA2_2;
  input CEC;
  input sel;
  input clk_IBUF_BUFG;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg_0;
  input [15:0]reg_add_reg_1;
  input [14:0]p_0_in;
  input [2:0]reg_sub_reg_0;

  wire CEA2_2;
  wire CEC;
  wire [15:0]DOB;
  wire [27:0]Q;
  wire clk_IBUF_BUFG;
  wire [30:4]do_abs;
  wire [31:4]do_abs0;
  wire [14:0]p_0_in;
  wire \reg_abs[12]_i_3__5_n_0 ;
  wire \reg_abs[12]_i_4__5_n_0 ;
  wire \reg_abs[12]_i_5__5_n_0 ;
  wire \reg_abs[12]_i_6__5_n_0 ;
  wire \reg_abs[16]_i_3__5_n_0 ;
  wire \reg_abs[16]_i_4__5_n_0 ;
  wire \reg_abs[16]_i_5__5_n_0 ;
  wire \reg_abs[16]_i_6__5_n_0 ;
  wire \reg_abs[20]_i_3__5_n_0 ;
  wire \reg_abs[20]_i_4__5_n_0 ;
  wire \reg_abs[20]_i_5__5_n_0 ;
  wire \reg_abs[20]_i_6__5_n_0 ;
  wire \reg_abs[24]_i_3__5_n_0 ;
  wire \reg_abs[24]_i_4__5_n_0 ;
  wire \reg_abs[24]_i_5__5_n_0 ;
  wire \reg_abs[24]_i_6__5_n_0 ;
  wire \reg_abs[28]_i_3__5_n_0 ;
  wire \reg_abs[28]_i_4__5_n_0 ;
  wire \reg_abs[28]_i_5__5_n_0 ;
  wire \reg_abs[28]_i_6__5_n_0 ;
  wire \reg_abs[31]_i_1__11_n_0 ;
  wire \reg_abs[31]_i_3__5_n_0 ;
  wire \reg_abs[31]_i_4__5_n_0 ;
  wire \reg_abs[31]_i_5__5_n_0 ;
  wire \reg_abs[4]_i_3__5_n_0 ;
  wire \reg_abs[4]_i_4__5_n_0 ;
  wire \reg_abs[4]_i_5__5_n_0 ;
  wire \reg_abs[4]_i_6__5_n_0 ;
  wire \reg_abs[4]_i_7__5_n_0 ;
  wire \reg_abs[8]_i_3__5_n_0 ;
  wire \reg_abs[8]_i_4__5_n_0 ;
  wire \reg_abs[8]_i_5__5_n_0 ;
  wire \reg_abs[8]_i_6__5_n_0 ;
  wire \reg_abs_reg[12]_i_2__11_n_0 ;
  wire \reg_abs_reg[12]_i_2__11_n_1 ;
  wire \reg_abs_reg[12]_i_2__11_n_2 ;
  wire \reg_abs_reg[12]_i_2__11_n_3 ;
  wire \reg_abs_reg[16]_i_2__11_n_0 ;
  wire \reg_abs_reg[16]_i_2__11_n_1 ;
  wire \reg_abs_reg[16]_i_2__11_n_2 ;
  wire \reg_abs_reg[16]_i_2__11_n_3 ;
  wire \reg_abs_reg[20]_i_2__11_n_0 ;
  wire \reg_abs_reg[20]_i_2__11_n_1 ;
  wire \reg_abs_reg[20]_i_2__11_n_2 ;
  wire \reg_abs_reg[20]_i_2__11_n_3 ;
  wire \reg_abs_reg[24]_i_2__11_n_0 ;
  wire \reg_abs_reg[24]_i_2__11_n_1 ;
  wire \reg_abs_reg[24]_i_2__11_n_2 ;
  wire \reg_abs_reg[24]_i_2__11_n_3 ;
  wire \reg_abs_reg[28]_i_2__11_n_0 ;
  wire \reg_abs_reg[28]_i_2__11_n_1 ;
  wire \reg_abs_reg[28]_i_2__11_n_2 ;
  wire \reg_abs_reg[28]_i_2__11_n_3 ;
  wire \reg_abs_reg[31]_i_2__11_n_2 ;
  wire \reg_abs_reg[31]_i_2__11_n_3 ;
  wire \reg_abs_reg[4]_i_2__11_n_0 ;
  wire \reg_abs_reg[4]_i_2__11_n_1 ;
  wire \reg_abs_reg[4]_i_2__11_n_2 ;
  wire \reg_abs_reg[4]_i_2__11_n_3 ;
  wire \reg_abs_reg[8]_i_2__11_n_0 ;
  wire \reg_abs_reg[8]_i_2__11_n_1 ;
  wire \reg_abs_reg[8]_i_2__11_n_2 ;
  wire \reg_abs_reg[8]_i_2__11_n_3 ;
  wire [15:0]reg_add_reg_0;
  wire [15:0]reg_add_reg_1;
  wire reg_add_reg_n_106;
  wire reg_add_reg_n_107;
  wire reg_add_reg_n_108;
  wire reg_add_reg_n_109;
  wire reg_add_reg_n_110;
  wire reg_add_reg_n_111;
  wire reg_add_reg_n_112;
  wire reg_add_reg_n_113;
  wire reg_add_reg_n_114;
  wire reg_add_reg_n_115;
  wire reg_add_reg_n_116;
  wire reg_add_reg_n_117;
  wire reg_add_reg_n_118;
  wire reg_add_reg_n_119;
  wire reg_add_reg_n_120;
  wire reg_add_reg_n_121;
  wire reg_add_reg_n_122;
  wire reg_add_reg_n_123;
  wire reg_add_reg_n_124;
  wire reg_add_reg_n_125;
  wire reg_add_reg_n_126;
  wire reg_add_reg_n_127;
  wire reg_add_reg_n_128;
  wire reg_add_reg_n_129;
  wire reg_add_reg_n_130;
  wire reg_add_reg_n_131;
  wire reg_add_reg_n_132;
  wire reg_add_reg_n_133;
  wire reg_add_reg_n_134;
  wire reg_add_reg_n_135;
  wire reg_add_reg_n_136;
  wire reg_add_reg_n_137;
  wire reg_add_reg_n_138;
  wire reg_add_reg_n_139;
  wire reg_add_reg_n_140;
  wire reg_add_reg_n_141;
  wire reg_add_reg_n_142;
  wire reg_add_reg_n_143;
  wire reg_add_reg_n_144;
  wire reg_add_reg_n_145;
  wire reg_add_reg_n_146;
  wire reg_add_reg_n_147;
  wire reg_add_reg_n_148;
  wire reg_add_reg_n_149;
  wire reg_add_reg_n_150;
  wire reg_add_reg_n_151;
  wire reg_add_reg_n_152;
  wire reg_add_reg_n_153;
  wire [2:0]reg_sub_reg_0;
  wire [31:0]reg_sub_reg__0;
  wire reg_sum;
  wire sel;
  wire [3:2]\NLW_reg_abs_reg[31]_i_2__11_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_abs_reg[31]_i_2__11_O_UNCONNECTED ;
  wire [2:0]\NLW_reg_abs_reg[4]_i_2__11_O_UNCONNECTED ;
  wire NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_add_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_add_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_add_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_add_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_add_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_reg_add_reg_P_UNCONNECTED;
  wire NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_sub_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_sub_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_sub_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_sub_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_reg_sub_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_sub_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[10]_i_1__5 
       (.I0(reg_sub_reg__0[10]),
        .I1(do_abs0[10]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[10]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[11]_i_1__5 
       (.I0(reg_sub_reg__0[11]),
        .I1(do_abs0[11]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[11]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[12]_i_1__5 
       (.I0(reg_sub_reg__0[12]),
        .I1(do_abs0[12]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_3__5 
       (.I0(reg_sub_reg__0[12]),
        .O(\reg_abs[12]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_4__5 
       (.I0(reg_sub_reg__0[11]),
        .O(\reg_abs[12]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_5__5 
       (.I0(reg_sub_reg__0[10]),
        .O(\reg_abs[12]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[12]_i_6__5 
       (.I0(reg_sub_reg__0[9]),
        .O(\reg_abs[12]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[13]_i_1__5 
       (.I0(reg_sub_reg__0[13]),
        .I1(do_abs0[13]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[14]_i_1__5 
       (.I0(reg_sub_reg__0[14]),
        .I1(do_abs0[14]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[14]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[15]_i_1__5 
       (.I0(reg_sub_reg__0[15]),
        .I1(do_abs0[15]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[15]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[16]_i_1__5 
       (.I0(reg_sub_reg__0[16]),
        .I1(do_abs0[16]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_3__5 
       (.I0(reg_sub_reg__0[16]),
        .O(\reg_abs[16]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_4__5 
       (.I0(reg_sub_reg__0[15]),
        .O(\reg_abs[16]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_5__5 
       (.I0(reg_sub_reg__0[14]),
        .O(\reg_abs[16]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[16]_i_6__5 
       (.I0(reg_sub_reg__0[13]),
        .O(\reg_abs[16]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[17]_i_1__5 
       (.I0(reg_sub_reg__0[17]),
        .I1(do_abs0[17]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[17]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[18]_i_1__5 
       (.I0(reg_sub_reg__0[18]),
        .I1(do_abs0[18]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[18]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[19]_i_1__5 
       (.I0(reg_sub_reg__0[19]),
        .I1(do_abs0[19]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[19]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[20]_i_1__5 
       (.I0(reg_sub_reg__0[20]),
        .I1(do_abs0[20]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_3__5 
       (.I0(reg_sub_reg__0[20]),
        .O(\reg_abs[20]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_4__5 
       (.I0(reg_sub_reg__0[19]),
        .O(\reg_abs[20]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_5__5 
       (.I0(reg_sub_reg__0[18]),
        .O(\reg_abs[20]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[20]_i_6__5 
       (.I0(reg_sub_reg__0[17]),
        .O(\reg_abs[20]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[21]_i_1__5 
       (.I0(reg_sub_reg__0[21]),
        .I1(do_abs0[21]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[21]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[22]_i_1__5 
       (.I0(reg_sub_reg__0[22]),
        .I1(do_abs0[22]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[22]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[23]_i_1__5 
       (.I0(reg_sub_reg__0[23]),
        .I1(do_abs0[23]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[23]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[24]_i_1__5 
       (.I0(reg_sub_reg__0[24]),
        .I1(do_abs0[24]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_3__5 
       (.I0(reg_sub_reg__0[24]),
        .O(\reg_abs[24]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_4__5 
       (.I0(reg_sub_reg__0[23]),
        .O(\reg_abs[24]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_5__5 
       (.I0(reg_sub_reg__0[22]),
        .O(\reg_abs[24]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[24]_i_6__5 
       (.I0(reg_sub_reg__0[21]),
        .O(\reg_abs[24]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[25]_i_1__5 
       (.I0(reg_sub_reg__0[25]),
        .I1(do_abs0[25]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[25]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[26]_i_1__5 
       (.I0(reg_sub_reg__0[26]),
        .I1(do_abs0[26]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[26]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[27]_i_1__5 
       (.I0(reg_sub_reg__0[27]),
        .I1(do_abs0[27]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[27]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[28]_i_1__5 
       (.I0(reg_sub_reg__0[28]),
        .I1(do_abs0[28]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_3__5 
       (.I0(reg_sub_reg__0[28]),
        .O(\reg_abs[28]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_4__5 
       (.I0(reg_sub_reg__0[27]),
        .O(\reg_abs[28]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_5__5 
       (.I0(reg_sub_reg__0[26]),
        .O(\reg_abs[28]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[28]_i_6__5 
       (.I0(reg_sub_reg__0[25]),
        .O(\reg_abs[28]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[29]_i_1__5 
       (.I0(reg_sub_reg__0[29]),
        .I1(do_abs0[29]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[29]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[30]_i_1__5 
       (.I0(reg_sub_reg__0[30]),
        .I1(do_abs0[30]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[30]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_abs[31]_i_1__11 
       (.I0(reg_sub_reg__0[31]),
        .I1(do_abs0[31]),
        .O(\reg_abs[31]_i_1__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_3__5 
       (.I0(reg_sub_reg__0[31]),
        .O(\reg_abs[31]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_4__5 
       (.I0(reg_sub_reg__0[30]),
        .O(\reg_abs[31]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[31]_i_5__5 
       (.I0(reg_sub_reg__0[29]),
        .O(\reg_abs[31]_i_5__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[4]_i_1__5 
       (.I0(reg_sub_reg__0[4]),
        .I1(do_abs0[4]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_3__5 
       (.I0(reg_sub_reg__0[0]),
        .O(\reg_abs[4]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_4__5 
       (.I0(reg_sub_reg__0[4]),
        .O(\reg_abs[4]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_5__5 
       (.I0(reg_sub_reg__0[3]),
        .O(\reg_abs[4]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_6__5 
       (.I0(reg_sub_reg__0[2]),
        .O(\reg_abs[4]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[4]_i_7__5 
       (.I0(reg_sub_reg__0[1]),
        .O(\reg_abs[4]_i_7__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[5]_i_1__5 
       (.I0(reg_sub_reg__0[5]),
        .I1(do_abs0[5]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[6]_i_1__5 
       (.I0(reg_sub_reg__0[6]),
        .I1(do_abs0[6]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[7]_i_1__5 
       (.I0(reg_sub_reg__0[7]),
        .I1(do_abs0[7]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[8]_i_1__5 
       (.I0(reg_sub_reg__0[8]),
        .I1(do_abs0[8]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_3__5 
       (.I0(reg_sub_reg__0[8]),
        .O(\reg_abs[8]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_4__5 
       (.I0(reg_sub_reg__0[7]),
        .O(\reg_abs[8]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_5__5 
       (.I0(reg_sub_reg__0[6]),
        .O(\reg_abs[8]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_abs[8]_i_6__5 
       (.I0(reg_sub_reg__0[5]),
        .O(\reg_abs[8]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \reg_abs[9]_i_1__5 
       (.I0(reg_sub_reg__0[9]),
        .I1(do_abs0[9]),
        .I2(reg_sub_reg__0[31]),
        .O(do_abs[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[10]),
        .Q(Q[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[11]),
        .Q(Q[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[12]),
        .Q(Q[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[12]_i_2__11 
       (.CI(\reg_abs_reg[8]_i_2__11_n_0 ),
        .CO({\reg_abs_reg[12]_i_2__11_n_0 ,\reg_abs_reg[12]_i_2__11_n_1 ,\reg_abs_reg[12]_i_2__11_n_2 ,\reg_abs_reg[12]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[12:9]),
        .S({\reg_abs[12]_i_3__5_n_0 ,\reg_abs[12]_i_4__5_n_0 ,\reg_abs[12]_i_5__5_n_0 ,\reg_abs[12]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[13]),
        .Q(Q[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[14]),
        .Q(Q[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[15]),
        .Q(Q[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[16]),
        .Q(Q[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[16]_i_2__11 
       (.CI(\reg_abs_reg[12]_i_2__11_n_0 ),
        .CO({\reg_abs_reg[16]_i_2__11_n_0 ,\reg_abs_reg[16]_i_2__11_n_1 ,\reg_abs_reg[16]_i_2__11_n_2 ,\reg_abs_reg[16]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[16:13]),
        .S({\reg_abs[16]_i_3__5_n_0 ,\reg_abs[16]_i_4__5_n_0 ,\reg_abs[16]_i_5__5_n_0 ,\reg_abs[16]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[17]),
        .Q(Q[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[18]),
        .Q(Q[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[19]),
        .Q(Q[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[20]),
        .Q(Q[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[20]_i_2__11 
       (.CI(\reg_abs_reg[16]_i_2__11_n_0 ),
        .CO({\reg_abs_reg[20]_i_2__11_n_0 ,\reg_abs_reg[20]_i_2__11_n_1 ,\reg_abs_reg[20]_i_2__11_n_2 ,\reg_abs_reg[20]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[20:17]),
        .S({\reg_abs[20]_i_3__5_n_0 ,\reg_abs[20]_i_4__5_n_0 ,\reg_abs[20]_i_5__5_n_0 ,\reg_abs[20]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[21]),
        .Q(Q[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[22]),
        .Q(Q[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[23]),
        .Q(Q[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[24]),
        .Q(Q[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[24]_i_2__11 
       (.CI(\reg_abs_reg[20]_i_2__11_n_0 ),
        .CO({\reg_abs_reg[24]_i_2__11_n_0 ,\reg_abs_reg[24]_i_2__11_n_1 ,\reg_abs_reg[24]_i_2__11_n_2 ,\reg_abs_reg[24]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[24:21]),
        .S({\reg_abs[24]_i_3__5_n_0 ,\reg_abs[24]_i_4__5_n_0 ,\reg_abs[24]_i_5__5_n_0 ,\reg_abs[24]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[25]),
        .Q(Q[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[26]),
        .Q(Q[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[27]),
        .Q(Q[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[28]),
        .Q(Q[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[28]_i_2__11 
       (.CI(\reg_abs_reg[24]_i_2__11_n_0 ),
        .CO({\reg_abs_reg[28]_i_2__11_n_0 ,\reg_abs_reg[28]_i_2__11_n_1 ,\reg_abs_reg[28]_i_2__11_n_2 ,\reg_abs_reg[28]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[28:25]),
        .S({\reg_abs[28]_i_3__5_n_0 ,\reg_abs[28]_i_4__5_n_0 ,\reg_abs[28]_i_5__5_n_0 ,\reg_abs[28]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[29]),
        .Q(Q[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[30]),
        .Q(Q[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_abs[31]_i_1__11_n_0 ),
        .Q(Q[27]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[31]_i_2__11 
       (.CI(\reg_abs_reg[28]_i_2__11_n_0 ),
        .CO({\NLW_reg_abs_reg[31]_i_2__11_CO_UNCONNECTED [3:2],\reg_abs_reg[31]_i_2__11_n_2 ,\reg_abs_reg[31]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_abs_reg[31]_i_2__11_O_UNCONNECTED [3],do_abs0[31:29]}),
        .S({1'b0,\reg_abs[31]_i_3__5_n_0 ,\reg_abs[31]_i_4__5_n_0 ,\reg_abs[31]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[4]),
        .Q(Q[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[4]_i_2__11 
       (.CI(1'b0),
        .CO({\reg_abs_reg[4]_i_2__11_n_0 ,\reg_abs_reg[4]_i_2__11_n_1 ,\reg_abs_reg[4]_i_2__11_n_2 ,\reg_abs_reg[4]_i_2__11_n_3 }),
        .CYINIT(\reg_abs[4]_i_3__5_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({do_abs0[4],\NLW_reg_abs_reg[4]_i_2__11_O_UNCONNECTED [2:0]}),
        .S({\reg_abs[4]_i_4__5_n_0 ,\reg_abs[4]_i_5__5_n_0 ,\reg_abs[4]_i_6__5_n_0 ,\reg_abs[4]_i_7__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[5]),
        .Q(Q[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[6]),
        .Q(Q[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[7]),
        .Q(Q[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[8]),
        .Q(Q[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_abs_reg[8]_i_2__11 
       (.CI(\reg_abs_reg[4]_i_2__11_n_0 ),
        .CO({\reg_abs_reg[8]_i_2__11_n_0 ,\reg_abs_reg[8]_i_2__11_n_1 ,\reg_abs_reg[8]_i_2__11_n_2 ,\reg_abs_reg[8]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(do_abs0[8:5]),
        .S({\reg_abs[8]_i_3__5_n_0 ,\reg_abs[8]_i_4__5_n_0 ,\reg_abs[8]_i_5__5_n_0 ,\reg_abs[8]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_abs_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_abs[9]),
        .Q(Q[5]),
        .R(reg_sum));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_add_reg
       (.A({reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0[15],reg_add_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_add_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOB[15],DOB[15],DOB}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_add_reg_BCOUT_UNCONNECTED[17:0]),
        .C({reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1[15],reg_add_reg_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_add_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_add_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(CEC),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(sel),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_add_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_add_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_reg_add_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_reg_add_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_add_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(reg_sum),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_add_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    reg_sub_reg
       (.A({reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2],reg_sub_reg_0[2:1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1],reg_sub_reg_0[1:0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],reg_sub_reg_0[0],p_0_in[14:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_sub_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_in[9:0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_sub_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_sub_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_sub_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sel),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_sub_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_reg_sub_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_sub_reg_P_UNCONNECTED[47:32],reg_sub_reg__0}),
        .PATTERNBDETECT(NLW_reg_sub_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_sub_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({reg_add_reg_n_106,reg_add_reg_n_107,reg_add_reg_n_108,reg_add_reg_n_109,reg_add_reg_n_110,reg_add_reg_n_111,reg_add_reg_n_112,reg_add_reg_n_113,reg_add_reg_n_114,reg_add_reg_n_115,reg_add_reg_n_116,reg_add_reg_n_117,reg_add_reg_n_118,reg_add_reg_n_119,reg_add_reg_n_120,reg_add_reg_n_121,reg_add_reg_n_122,reg_add_reg_n_123,reg_add_reg_n_124,reg_add_reg_n_125,reg_add_reg_n_126,reg_add_reg_n_127,reg_add_reg_n_128,reg_add_reg_n_129,reg_add_reg_n_130,reg_add_reg_n_131,reg_add_reg_n_132,reg_add_reg_n_133,reg_add_reg_n_134,reg_add_reg_n_135,reg_add_reg_n_136,reg_add_reg_n_137,reg_add_reg_n_138,reg_add_reg_n_139,reg_add_reg_n_140,reg_add_reg_n_141,reg_add_reg_n_142,reg_add_reg_n_143,reg_add_reg_n_144,reg_add_reg_n_145,reg_add_reg_n_146,reg_add_reg_n_147,reg_add_reg_n_148,reg_add_reg_n_149,reg_add_reg_n_150,reg_add_reg_n_151,reg_add_reg_n_152,reg_add_reg_n_153}),
        .PCOUT(NLW_reg_sub_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(reg_sum),
        .UNDERFLOW(NLW_reg_sub_reg_UNDERFLOW_UNCONNECTED));
endmodule

module linecalc_pair
   (\reg_mb_reg[15]_0 ,
    \reg_mb_reg[14]_0 ,
    \reg_mb_reg[13]_0 ,
    \reg_mb_reg[12]_0 ,
    \reg_mb_reg[11]_0 ,
    \reg_mb_reg[10]_0 ,
    \reg_mb_reg[9]_0 ,
    \reg_mb_reg[8]_0 ,
    \reg_mb_reg[7]_0 ,
    \reg_mb_reg[6]_0 ,
    \reg_mb_reg[5]_0 ,
    \reg_mb_reg[4]_0 ,
    \reg_mb_reg[3]_0 ,
    \reg_mb_reg[2]_0 ,
    \reg_mb_reg[1]_0 ,
    \reg_mb_reg[0]_0 ,
    fit_err,
    \reg_mb_reg[0]_1 ,
    CEA2,
    DOA,
    clk_IBUF_BUFG,
    CEC,
    sel,
    reg_sum,
    DOB,
    reg_add_reg,
    C,
    p_0_in,
    A,
    B,
    reg_sub_reg);
  output \reg_mb_reg[15]_0 ;
  output \reg_mb_reg[14]_0 ;
  output \reg_mb_reg[13]_0 ;
  output \reg_mb_reg[12]_0 ;
  output \reg_mb_reg[11]_0 ;
  output \reg_mb_reg[10]_0 ;
  output \reg_mb_reg[9]_0 ;
  output \reg_mb_reg[8]_0 ;
  output \reg_mb_reg[7]_0 ;
  output \reg_mb_reg[6]_0 ;
  output \reg_mb_reg[5]_0 ;
  output \reg_mb_reg[4]_0 ;
  output \reg_mb_reg[3]_0 ;
  output \reg_mb_reg[2]_0 ;
  output \reg_mb_reg[1]_0 ;
  output \reg_mb_reg[0]_0 ;
  output [31:0]fit_err;
  input \reg_mb_reg[0]_1 ;
  input CEA2;
  input [31:0]DOA;
  input clk_IBUF_BUFG;
  input CEC;
  input sel;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg;
  input [15:0]C;
  input [14:0]p_0_in;
  input [2:0]A;
  input [9:0]B;
  input [7:0]reg_sub_reg;

  wire [2:0]A;
  wire [9:0]B;
  wire [15:0]C;
  wire CEA2;
  wire CEC;
  wire [31:0]DOA;
  wire [15:0]DOB;
  wire clk_IBUF_BUFG;
  wire [28:0]do_sum;
  wire [31:0]fit_err;
  wire inst_linecalc_1_n_0;
  wire inst_linecalc_1_n_1;
  wire inst_linecalc_1_n_10;
  wire inst_linecalc_1_n_11;
  wire inst_linecalc_1_n_12;
  wire inst_linecalc_1_n_13;
  wire inst_linecalc_1_n_14;
  wire inst_linecalc_1_n_15;
  wire inst_linecalc_1_n_16;
  wire inst_linecalc_1_n_17;
  wire inst_linecalc_1_n_18;
  wire inst_linecalc_1_n_19;
  wire inst_linecalc_1_n_2;
  wire inst_linecalc_1_n_20;
  wire inst_linecalc_1_n_21;
  wire inst_linecalc_1_n_22;
  wire inst_linecalc_1_n_23;
  wire inst_linecalc_1_n_24;
  wire inst_linecalc_1_n_25;
  wire inst_linecalc_1_n_26;
  wire inst_linecalc_1_n_27;
  wire inst_linecalc_1_n_3;
  wire inst_linecalc_1_n_4;
  wire inst_linecalc_1_n_5;
  wire inst_linecalc_1_n_6;
  wire inst_linecalc_1_n_7;
  wire inst_linecalc_1_n_8;
  wire inst_linecalc_1_n_9;
  wire [14:0]p_0_in;
  wire [31:4]reg_abs;
  wire \reg_accum[0]_i_2_n_0 ;
  wire \reg_accum[0]_i_3_n_0 ;
  wire \reg_accum[0]_i_4_n_0 ;
  wire \reg_accum[0]_i_5_n_0 ;
  wire \reg_accum[12]_i_2_n_0 ;
  wire \reg_accum[12]_i_3_n_0 ;
  wire \reg_accum[12]_i_4_n_0 ;
  wire \reg_accum[12]_i_5_n_0 ;
  wire \reg_accum[16]_i_2_n_0 ;
  wire \reg_accum[16]_i_3_n_0 ;
  wire \reg_accum[16]_i_4_n_0 ;
  wire \reg_accum[16]_i_5_n_0 ;
  wire \reg_accum[20]_i_2_n_0 ;
  wire \reg_accum[20]_i_3_n_0 ;
  wire \reg_accum[20]_i_4_n_0 ;
  wire \reg_accum[20]_i_5_n_0 ;
  wire \reg_accum[24]_i_2_n_0 ;
  wire \reg_accum[24]_i_3_n_0 ;
  wire \reg_accum[24]_i_4_n_0 ;
  wire \reg_accum[24]_i_5_n_0 ;
  wire \reg_accum[28]_i_2_n_0 ;
  wire \reg_accum[4]_i_2_n_0 ;
  wire \reg_accum[4]_i_3_n_0 ;
  wire \reg_accum[4]_i_4_n_0 ;
  wire \reg_accum[4]_i_5_n_0 ;
  wire \reg_accum[8]_i_2_n_0 ;
  wire \reg_accum[8]_i_3_n_0 ;
  wire \reg_accum[8]_i_4_n_0 ;
  wire \reg_accum[8]_i_5_n_0 ;
  wire \reg_accum_reg[0]_i_1_n_0 ;
  wire \reg_accum_reg[0]_i_1_n_1 ;
  wire \reg_accum_reg[0]_i_1_n_2 ;
  wire \reg_accum_reg[0]_i_1_n_3 ;
  wire \reg_accum_reg[0]_i_1_n_4 ;
  wire \reg_accum_reg[0]_i_1_n_5 ;
  wire \reg_accum_reg[0]_i_1_n_6 ;
  wire \reg_accum_reg[0]_i_1_n_7 ;
  wire \reg_accum_reg[12]_i_1_n_0 ;
  wire \reg_accum_reg[12]_i_1_n_1 ;
  wire \reg_accum_reg[12]_i_1_n_2 ;
  wire \reg_accum_reg[12]_i_1_n_3 ;
  wire \reg_accum_reg[12]_i_1_n_4 ;
  wire \reg_accum_reg[12]_i_1_n_5 ;
  wire \reg_accum_reg[12]_i_1_n_6 ;
  wire \reg_accum_reg[12]_i_1_n_7 ;
  wire \reg_accum_reg[16]_i_1_n_0 ;
  wire \reg_accum_reg[16]_i_1_n_1 ;
  wire \reg_accum_reg[16]_i_1_n_2 ;
  wire \reg_accum_reg[16]_i_1_n_3 ;
  wire \reg_accum_reg[16]_i_1_n_4 ;
  wire \reg_accum_reg[16]_i_1_n_5 ;
  wire \reg_accum_reg[16]_i_1_n_6 ;
  wire \reg_accum_reg[16]_i_1_n_7 ;
  wire \reg_accum_reg[20]_i_1_n_0 ;
  wire \reg_accum_reg[20]_i_1_n_1 ;
  wire \reg_accum_reg[20]_i_1_n_2 ;
  wire \reg_accum_reg[20]_i_1_n_3 ;
  wire \reg_accum_reg[20]_i_1_n_4 ;
  wire \reg_accum_reg[20]_i_1_n_5 ;
  wire \reg_accum_reg[20]_i_1_n_6 ;
  wire \reg_accum_reg[20]_i_1_n_7 ;
  wire \reg_accum_reg[24]_i_1_n_0 ;
  wire \reg_accum_reg[24]_i_1_n_1 ;
  wire \reg_accum_reg[24]_i_1_n_2 ;
  wire \reg_accum_reg[24]_i_1_n_3 ;
  wire \reg_accum_reg[24]_i_1_n_4 ;
  wire \reg_accum_reg[24]_i_1_n_5 ;
  wire \reg_accum_reg[24]_i_1_n_6 ;
  wire \reg_accum_reg[24]_i_1_n_7 ;
  wire \reg_accum_reg[28]_i_1_n_1 ;
  wire \reg_accum_reg[28]_i_1_n_2 ;
  wire \reg_accum_reg[28]_i_1_n_3 ;
  wire \reg_accum_reg[28]_i_1_n_4 ;
  wire \reg_accum_reg[28]_i_1_n_5 ;
  wire \reg_accum_reg[28]_i_1_n_6 ;
  wire \reg_accum_reg[28]_i_1_n_7 ;
  wire \reg_accum_reg[4]_i_1_n_0 ;
  wire \reg_accum_reg[4]_i_1_n_1 ;
  wire \reg_accum_reg[4]_i_1_n_2 ;
  wire \reg_accum_reg[4]_i_1_n_3 ;
  wire \reg_accum_reg[4]_i_1_n_4 ;
  wire \reg_accum_reg[4]_i_1_n_5 ;
  wire \reg_accum_reg[4]_i_1_n_6 ;
  wire \reg_accum_reg[4]_i_1_n_7 ;
  wire \reg_accum_reg[8]_i_1_n_0 ;
  wire \reg_accum_reg[8]_i_1_n_1 ;
  wire \reg_accum_reg[8]_i_1_n_2 ;
  wire \reg_accum_reg[8]_i_1_n_3 ;
  wire \reg_accum_reg[8]_i_1_n_4 ;
  wire \reg_accum_reg[8]_i_1_n_5 ;
  wire \reg_accum_reg[8]_i_1_n_6 ;
  wire \reg_accum_reg[8]_i_1_n_7 ;
  wire [15:0]reg_add_reg;
  wire \reg_mb_reg[0]_0 ;
  wire \reg_mb_reg[0]_1 ;
  wire \reg_mb_reg[10]_0 ;
  wire \reg_mb_reg[11]_0 ;
  wire \reg_mb_reg[12]_0 ;
  wire \reg_mb_reg[13]_0 ;
  wire \reg_mb_reg[14]_0 ;
  wire \reg_mb_reg[15]_0 ;
  wire \reg_mb_reg[1]_0 ;
  wire \reg_mb_reg[2]_0 ;
  wire \reg_mb_reg[3]_0 ;
  wire \reg_mb_reg[4]_0 ;
  wire \reg_mb_reg[5]_0 ;
  wire \reg_mb_reg[6]_0 ;
  wire \reg_mb_reg[7]_0 ;
  wire \reg_mb_reg[8]_0 ;
  wire \reg_mb_reg[9]_0 ;
  wire [7:0]reg_sub_reg;
  wire reg_sum;
  wire \reg_sum[11]_i_2_n_0 ;
  wire \reg_sum[11]_i_3_n_0 ;
  wire \reg_sum[11]_i_4_n_0 ;
  wire \reg_sum[11]_i_5_n_0 ;
  wire \reg_sum[15]_i_2_n_0 ;
  wire \reg_sum[15]_i_3_n_0 ;
  wire \reg_sum[15]_i_4_n_0 ;
  wire \reg_sum[15]_i_5_n_0 ;
  wire \reg_sum[19]_i_2_n_0 ;
  wire \reg_sum[19]_i_3_n_0 ;
  wire \reg_sum[19]_i_4_n_0 ;
  wire \reg_sum[19]_i_5_n_0 ;
  wire \reg_sum[23]_i_2_n_0 ;
  wire \reg_sum[23]_i_3_n_0 ;
  wire \reg_sum[23]_i_4_n_0 ;
  wire \reg_sum[23]_i_5_n_0 ;
  wire \reg_sum[27]_i_2_n_0 ;
  wire \reg_sum[27]_i_3_n_0 ;
  wire \reg_sum[27]_i_4_n_0 ;
  wire \reg_sum[27]_i_5_n_0 ;
  wire \reg_sum[3]_i_2_n_0 ;
  wire \reg_sum[3]_i_3_n_0 ;
  wire \reg_sum[3]_i_4_n_0 ;
  wire \reg_sum[3]_i_5_n_0 ;
  wire \reg_sum[7]_i_2_n_0 ;
  wire \reg_sum[7]_i_3_n_0 ;
  wire \reg_sum[7]_i_4_n_0 ;
  wire \reg_sum[7]_i_5_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_1 ;
  wire \reg_sum_reg[11]_i_1_n_2 ;
  wire \reg_sum_reg[11]_i_1_n_3 ;
  wire \reg_sum_reg[15]_i_1_n_0 ;
  wire \reg_sum_reg[15]_i_1_n_1 ;
  wire \reg_sum_reg[15]_i_1_n_2 ;
  wire \reg_sum_reg[15]_i_1_n_3 ;
  wire \reg_sum_reg[19]_i_1_n_0 ;
  wire \reg_sum_reg[19]_i_1_n_1 ;
  wire \reg_sum_reg[19]_i_1_n_2 ;
  wire \reg_sum_reg[19]_i_1_n_3 ;
  wire \reg_sum_reg[23]_i_1_n_0 ;
  wire \reg_sum_reg[23]_i_1_n_1 ;
  wire \reg_sum_reg[23]_i_1_n_2 ;
  wire \reg_sum_reg[23]_i_1_n_3 ;
  wire \reg_sum_reg[27]_i_1_n_0 ;
  wire \reg_sum_reg[27]_i_1_n_1 ;
  wire \reg_sum_reg[27]_i_1_n_2 ;
  wire \reg_sum_reg[27]_i_1_n_3 ;
  wire \reg_sum_reg[3]_i_1_n_0 ;
  wire \reg_sum_reg[3]_i_1_n_1 ;
  wire \reg_sum_reg[3]_i_1_n_2 ;
  wire \reg_sum_reg[3]_i_1_n_3 ;
  wire \reg_sum_reg[7]_i_1_n_0 ;
  wire \reg_sum_reg[7]_i_1_n_1 ;
  wire \reg_sum_reg[7]_i_1_n_2 ;
  wire \reg_sum_reg[7]_i_1_n_3 ;
  wire \reg_sum_reg_n_0_[0] ;
  wire \reg_sum_reg_n_0_[10] ;
  wire \reg_sum_reg_n_0_[11] ;
  wire \reg_sum_reg_n_0_[12] ;
  wire \reg_sum_reg_n_0_[13] ;
  wire \reg_sum_reg_n_0_[14] ;
  wire \reg_sum_reg_n_0_[15] ;
  wire \reg_sum_reg_n_0_[16] ;
  wire \reg_sum_reg_n_0_[17] ;
  wire \reg_sum_reg_n_0_[18] ;
  wire \reg_sum_reg_n_0_[19] ;
  wire \reg_sum_reg_n_0_[1] ;
  wire \reg_sum_reg_n_0_[20] ;
  wire \reg_sum_reg_n_0_[21] ;
  wire \reg_sum_reg_n_0_[22] ;
  wire \reg_sum_reg_n_0_[23] ;
  wire \reg_sum_reg_n_0_[24] ;
  wire \reg_sum_reg_n_0_[25] ;
  wire \reg_sum_reg_n_0_[26] ;
  wire \reg_sum_reg_n_0_[27] ;
  wire \reg_sum_reg_n_0_[28] ;
  wire \reg_sum_reg_n_0_[2] ;
  wire \reg_sum_reg_n_0_[3] ;
  wire \reg_sum_reg_n_0_[4] ;
  wire \reg_sum_reg_n_0_[5] ;
  wire \reg_sum_reg_n_0_[6] ;
  wire \reg_sum_reg_n_0_[7] ;
  wire \reg_sum_reg_n_0_[8] ;
  wire \reg_sum_reg_n_0_[9] ;
  wire sel;
  wire [3:3]\NLW_reg_accum_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED ;

  linecalc_20 inst_linecalc_1
       (.B(B),
        .C(C),
        .CEA2(CEA2),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .Q({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3,inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7,inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11,inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15,inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19,inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23,inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .reg_add_reg_0(reg_add_reg),
        .reg_sub_reg_0(reg_sub_reg),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_21 inst_linecalc_2
       (.A(A),
        .C(C),
        .CEA2(CEA2),
        .CEC(CEC),
        .DOB(DOB),
        .Q(reg_abs),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in(p_0_in),
        .reg_add_reg_0(reg_add_reg),
        .reg_sum(reg_sum),
        .sel(sel));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_2 
       (.I0(\reg_sum_reg_n_0_[3] ),
        .I1(fit_err[3]),
        .O(\reg_accum[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_3 
       (.I0(\reg_sum_reg_n_0_[2] ),
        .I1(fit_err[2]),
        .O(\reg_accum[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_4 
       (.I0(\reg_sum_reg_n_0_[1] ),
        .I1(fit_err[1]),
        .O(\reg_accum[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_5 
       (.I0(\reg_sum_reg_n_0_[0] ),
        .I1(fit_err[0]),
        .O(\reg_accum[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_2 
       (.I0(\reg_sum_reg_n_0_[15] ),
        .I1(fit_err[15]),
        .O(\reg_accum[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_3 
       (.I0(\reg_sum_reg_n_0_[14] ),
        .I1(fit_err[14]),
        .O(\reg_accum[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_4 
       (.I0(\reg_sum_reg_n_0_[13] ),
        .I1(fit_err[13]),
        .O(\reg_accum[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_5 
       (.I0(\reg_sum_reg_n_0_[12] ),
        .I1(fit_err[12]),
        .O(\reg_accum[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_2 
       (.I0(\reg_sum_reg_n_0_[19] ),
        .I1(fit_err[19]),
        .O(\reg_accum[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_3 
       (.I0(\reg_sum_reg_n_0_[18] ),
        .I1(fit_err[18]),
        .O(\reg_accum[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_4 
       (.I0(\reg_sum_reg_n_0_[17] ),
        .I1(fit_err[17]),
        .O(\reg_accum[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_5 
       (.I0(\reg_sum_reg_n_0_[16] ),
        .I1(fit_err[16]),
        .O(\reg_accum[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_2 
       (.I0(\reg_sum_reg_n_0_[23] ),
        .I1(fit_err[23]),
        .O(\reg_accum[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_3 
       (.I0(\reg_sum_reg_n_0_[22] ),
        .I1(fit_err[22]),
        .O(\reg_accum[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_4 
       (.I0(\reg_sum_reg_n_0_[21] ),
        .I1(fit_err[21]),
        .O(\reg_accum[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_5 
       (.I0(\reg_sum_reg_n_0_[20] ),
        .I1(fit_err[20]),
        .O(\reg_accum[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_2 
       (.I0(\reg_sum_reg_n_0_[27] ),
        .I1(fit_err[27]),
        .O(\reg_accum[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_3 
       (.I0(\reg_sum_reg_n_0_[26] ),
        .I1(fit_err[26]),
        .O(\reg_accum[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_4 
       (.I0(\reg_sum_reg_n_0_[25] ),
        .I1(fit_err[25]),
        .O(\reg_accum[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_5 
       (.I0(\reg_sum_reg_n_0_[24] ),
        .I1(fit_err[24]),
        .O(\reg_accum[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[28]_i_2 
       (.I0(\reg_sum_reg_n_0_[28] ),
        .I1(fit_err[28]),
        .O(\reg_accum[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_2 
       (.I0(\reg_sum_reg_n_0_[7] ),
        .I1(fit_err[7]),
        .O(\reg_accum[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_3 
       (.I0(\reg_sum_reg_n_0_[6] ),
        .I1(fit_err[6]),
        .O(\reg_accum[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_4 
       (.I0(\reg_sum_reg_n_0_[5] ),
        .I1(fit_err[5]),
        .O(\reg_accum[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_5 
       (.I0(\reg_sum_reg_n_0_[4] ),
        .I1(fit_err[4]),
        .O(\reg_accum[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_2 
       (.I0(\reg_sum_reg_n_0_[11] ),
        .I1(fit_err[11]),
        .O(\reg_accum[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_3 
       (.I0(\reg_sum_reg_n_0_[10] ),
        .I1(fit_err[10]),
        .O(\reg_accum[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_4 
       (.I0(\reg_sum_reg_n_0_[9] ),
        .I1(fit_err[9]),
        .O(\reg_accum[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_5 
       (.I0(\reg_sum_reg_n_0_[8] ),
        .I1(fit_err[8]),
        .O(\reg_accum[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1_n_7 ),
        .Q(fit_err[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\reg_accum_reg[0]_i_1_n_0 ,\reg_accum_reg[0]_i_1_n_1 ,\reg_accum_reg[0]_i_1_n_2 ,\reg_accum_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[3] ,\reg_sum_reg_n_0_[2] ,\reg_sum_reg_n_0_[1] ,\reg_sum_reg_n_0_[0] }),
        .O({\reg_accum_reg[0]_i_1_n_4 ,\reg_accum_reg[0]_i_1_n_5 ,\reg_accum_reg[0]_i_1_n_6 ,\reg_accum_reg[0]_i_1_n_7 }),
        .S({\reg_accum[0]_i_2_n_0 ,\reg_accum[0]_i_3_n_0 ,\reg_accum[0]_i_4_n_0 ,\reg_accum[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1_n_5 ),
        .Q(fit_err[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1_n_4 ),
        .Q(fit_err[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1_n_7 ),
        .Q(fit_err[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[12]_i_1 
       (.CI(\reg_accum_reg[8]_i_1_n_0 ),
        .CO({\reg_accum_reg[12]_i_1_n_0 ,\reg_accum_reg[12]_i_1_n_1 ,\reg_accum_reg[12]_i_1_n_2 ,\reg_accum_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[15] ,\reg_sum_reg_n_0_[14] ,\reg_sum_reg_n_0_[13] ,\reg_sum_reg_n_0_[12] }),
        .O({\reg_accum_reg[12]_i_1_n_4 ,\reg_accum_reg[12]_i_1_n_5 ,\reg_accum_reg[12]_i_1_n_6 ,\reg_accum_reg[12]_i_1_n_7 }),
        .S({\reg_accum[12]_i_2_n_0 ,\reg_accum[12]_i_3_n_0 ,\reg_accum[12]_i_4_n_0 ,\reg_accum[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1_n_6 ),
        .Q(fit_err[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1_n_5 ),
        .Q(fit_err[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1_n_4 ),
        .Q(fit_err[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1_n_7 ),
        .Q(fit_err[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[16]_i_1 
       (.CI(\reg_accum_reg[12]_i_1_n_0 ),
        .CO({\reg_accum_reg[16]_i_1_n_0 ,\reg_accum_reg[16]_i_1_n_1 ,\reg_accum_reg[16]_i_1_n_2 ,\reg_accum_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[19] ,\reg_sum_reg_n_0_[18] ,\reg_sum_reg_n_0_[17] ,\reg_sum_reg_n_0_[16] }),
        .O({\reg_accum_reg[16]_i_1_n_4 ,\reg_accum_reg[16]_i_1_n_5 ,\reg_accum_reg[16]_i_1_n_6 ,\reg_accum_reg[16]_i_1_n_7 }),
        .S({\reg_accum[16]_i_2_n_0 ,\reg_accum[16]_i_3_n_0 ,\reg_accum[16]_i_4_n_0 ,\reg_accum[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1_n_6 ),
        .Q(fit_err[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1_n_5 ),
        .Q(fit_err[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1_n_4 ),
        .Q(fit_err[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1_n_6 ),
        .Q(fit_err[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1_n_7 ),
        .Q(fit_err[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[20]_i_1 
       (.CI(\reg_accum_reg[16]_i_1_n_0 ),
        .CO({\reg_accum_reg[20]_i_1_n_0 ,\reg_accum_reg[20]_i_1_n_1 ,\reg_accum_reg[20]_i_1_n_2 ,\reg_accum_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[23] ,\reg_sum_reg_n_0_[22] ,\reg_sum_reg_n_0_[21] ,\reg_sum_reg_n_0_[20] }),
        .O({\reg_accum_reg[20]_i_1_n_4 ,\reg_accum_reg[20]_i_1_n_5 ,\reg_accum_reg[20]_i_1_n_6 ,\reg_accum_reg[20]_i_1_n_7 }),
        .S({\reg_accum[20]_i_2_n_0 ,\reg_accum[20]_i_3_n_0 ,\reg_accum[20]_i_4_n_0 ,\reg_accum[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1_n_6 ),
        .Q(fit_err[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1_n_5 ),
        .Q(fit_err[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1_n_4 ),
        .Q(fit_err[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1_n_7 ),
        .Q(fit_err[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[24]_i_1 
       (.CI(\reg_accum_reg[20]_i_1_n_0 ),
        .CO({\reg_accum_reg[24]_i_1_n_0 ,\reg_accum_reg[24]_i_1_n_1 ,\reg_accum_reg[24]_i_1_n_2 ,\reg_accum_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[27] ,\reg_sum_reg_n_0_[26] ,\reg_sum_reg_n_0_[25] ,\reg_sum_reg_n_0_[24] }),
        .O({\reg_accum_reg[24]_i_1_n_4 ,\reg_accum_reg[24]_i_1_n_5 ,\reg_accum_reg[24]_i_1_n_6 ,\reg_accum_reg[24]_i_1_n_7 }),
        .S({\reg_accum[24]_i_2_n_0 ,\reg_accum[24]_i_3_n_0 ,\reg_accum[24]_i_4_n_0 ,\reg_accum[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1_n_6 ),
        .Q(fit_err[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1_n_5 ),
        .Q(fit_err[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1_n_4 ),
        .Q(fit_err[27]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1_n_7 ),
        .Q(fit_err[28]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[28]_i_1 
       (.CI(\reg_accum_reg[24]_i_1_n_0 ),
        .CO({\NLW_reg_accum_reg[28]_i_1_CO_UNCONNECTED [3],\reg_accum_reg[28]_i_1_n_1 ,\reg_accum_reg[28]_i_1_n_2 ,\reg_accum_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_sum_reg_n_0_[28] }),
        .O({\reg_accum_reg[28]_i_1_n_4 ,\reg_accum_reg[28]_i_1_n_5 ,\reg_accum_reg[28]_i_1_n_6 ,\reg_accum_reg[28]_i_1_n_7 }),
        .S({fit_err[31:29],\reg_accum[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1_n_6 ),
        .Q(fit_err[29]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1_n_5 ),
        .Q(fit_err[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1_n_5 ),
        .Q(fit_err[30]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1_n_4 ),
        .Q(fit_err[31]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1_n_4 ),
        .Q(fit_err[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1_n_7 ),
        .Q(fit_err[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[4]_i_1 
       (.CI(\reg_accum_reg[0]_i_1_n_0 ),
        .CO({\reg_accum_reg[4]_i_1_n_0 ,\reg_accum_reg[4]_i_1_n_1 ,\reg_accum_reg[4]_i_1_n_2 ,\reg_accum_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[7] ,\reg_sum_reg_n_0_[6] ,\reg_sum_reg_n_0_[5] ,\reg_sum_reg_n_0_[4] }),
        .O({\reg_accum_reg[4]_i_1_n_4 ,\reg_accum_reg[4]_i_1_n_5 ,\reg_accum_reg[4]_i_1_n_6 ,\reg_accum_reg[4]_i_1_n_7 }),
        .S({\reg_accum[4]_i_2_n_0 ,\reg_accum[4]_i_3_n_0 ,\reg_accum[4]_i_4_n_0 ,\reg_accum[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1_n_6 ),
        .Q(fit_err[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1_n_5 ),
        .Q(fit_err[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1_n_4 ),
        .Q(fit_err[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1_n_7 ),
        .Q(fit_err[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[8]_i_1 
       (.CI(\reg_accum_reg[4]_i_1_n_0 ),
        .CO({\reg_accum_reg[8]_i_1_n_0 ,\reg_accum_reg[8]_i_1_n_1 ,\reg_accum_reg[8]_i_1_n_2 ,\reg_accum_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[11] ,\reg_sum_reg_n_0_[10] ,\reg_sum_reg_n_0_[9] ,\reg_sum_reg_n_0_[8] }),
        .O({\reg_accum_reg[8]_i_1_n_4 ,\reg_accum_reg[8]_i_1_n_5 ,\reg_accum_reg[8]_i_1_n_6 ,\reg_accum_reg[8]_i_1_n_7 }),
        .S({\reg_accum[8]_i_2_n_0 ,\reg_accum[8]_i_3_n_0 ,\reg_accum[8]_i_4_n_0 ,\reg_accum[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1_n_6 ),
        .Q(fit_err[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[0]),
        .Q(\reg_mb_reg[0]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[10]),
        .Q(\reg_mb_reg[10]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[11]),
        .Q(\reg_mb_reg[11]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[12]),
        .Q(\reg_mb_reg[12]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[13]),
        .Q(\reg_mb_reg[13]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[14]),
        .Q(\reg_mb_reg[14]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[15]),
        .Q(\reg_mb_reg[15]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[1]),
        .Q(\reg_mb_reg[1]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[2]),
        .Q(\reg_mb_reg[2]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[3]),
        .Q(\reg_mb_reg[3]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[4]),
        .Q(\reg_mb_reg[4]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[5]),
        .Q(\reg_mb_reg[5]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[6]),
        .Q(\reg_mb_reg[6]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[7]),
        .Q(\reg_mb_reg[7]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[8]),
        .Q(\reg_mb_reg[8]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOA[9]),
        .Q(\reg_mb_reg[9]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_2 
       (.I0(inst_linecalc_1_n_16),
        .I1(reg_abs[15]),
        .O(\reg_sum[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_3 
       (.I0(inst_linecalc_1_n_17),
        .I1(reg_abs[14]),
        .O(\reg_sum[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_4 
       (.I0(inst_linecalc_1_n_18),
        .I1(reg_abs[13]),
        .O(\reg_sum[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_5 
       (.I0(inst_linecalc_1_n_19),
        .I1(reg_abs[12]),
        .O(\reg_sum[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_2 
       (.I0(inst_linecalc_1_n_12),
        .I1(reg_abs[19]),
        .O(\reg_sum[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_3 
       (.I0(inst_linecalc_1_n_13),
        .I1(reg_abs[18]),
        .O(\reg_sum[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_4 
       (.I0(inst_linecalc_1_n_14),
        .I1(reg_abs[17]),
        .O(\reg_sum[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_5 
       (.I0(inst_linecalc_1_n_15),
        .I1(reg_abs[16]),
        .O(\reg_sum[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_2 
       (.I0(inst_linecalc_1_n_8),
        .I1(reg_abs[23]),
        .O(\reg_sum[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_3 
       (.I0(inst_linecalc_1_n_9),
        .I1(reg_abs[22]),
        .O(\reg_sum[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_4 
       (.I0(inst_linecalc_1_n_10),
        .I1(reg_abs[21]),
        .O(\reg_sum[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_5 
       (.I0(inst_linecalc_1_n_11),
        .I1(reg_abs[20]),
        .O(\reg_sum[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_2 
       (.I0(inst_linecalc_1_n_4),
        .I1(reg_abs[27]),
        .O(\reg_sum[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_3 
       (.I0(inst_linecalc_1_n_5),
        .I1(reg_abs[26]),
        .O(\reg_sum[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_4 
       (.I0(inst_linecalc_1_n_6),
        .I1(reg_abs[25]),
        .O(\reg_sum[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_5 
       (.I0(inst_linecalc_1_n_7),
        .I1(reg_abs[24]),
        .O(\reg_sum[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_2 
       (.I0(inst_linecalc_1_n_0),
        .I1(reg_abs[31]),
        .O(\reg_sum[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_3 
       (.I0(inst_linecalc_1_n_1),
        .I1(reg_abs[30]),
        .O(\reg_sum[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_4 
       (.I0(inst_linecalc_1_n_2),
        .I1(reg_abs[29]),
        .O(\reg_sum[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_5 
       (.I0(inst_linecalc_1_n_3),
        .I1(reg_abs[28]),
        .O(\reg_sum[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_2 
       (.I0(inst_linecalc_1_n_24),
        .I1(reg_abs[7]),
        .O(\reg_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_3 
       (.I0(inst_linecalc_1_n_25),
        .I1(reg_abs[6]),
        .O(\reg_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_4 
       (.I0(inst_linecalc_1_n_26),
        .I1(reg_abs[5]),
        .O(\reg_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_5 
       (.I0(inst_linecalc_1_n_27),
        .I1(reg_abs[4]),
        .O(\reg_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_2 
       (.I0(inst_linecalc_1_n_20),
        .I1(reg_abs[11]),
        .O(\reg_sum[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_3 
       (.I0(inst_linecalc_1_n_21),
        .I1(reg_abs[10]),
        .O(\reg_sum[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_4 
       (.I0(inst_linecalc_1_n_22),
        .I1(reg_abs[9]),
        .O(\reg_sum[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_5 
       (.I0(inst_linecalc_1_n_23),
        .I1(reg_abs[8]),
        .O(\reg_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[0]),
        .Q(\reg_sum_reg_n_0_[0] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[10]),
        .Q(\reg_sum_reg_n_0_[10] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[11]),
        .Q(\reg_sum_reg_n_0_[11] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[11]_i_1 
       (.CI(\reg_sum_reg[7]_i_1_n_0 ),
        .CO({\reg_sum_reg[11]_i_1_n_0 ,\reg_sum_reg[11]_i_1_n_1 ,\reg_sum_reg[11]_i_1_n_2 ,\reg_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19}),
        .O(do_sum[11:8]),
        .S({\reg_sum[11]_i_2_n_0 ,\reg_sum[11]_i_3_n_0 ,\reg_sum[11]_i_4_n_0 ,\reg_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[12]),
        .Q(\reg_sum_reg_n_0_[12] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[13]),
        .Q(\reg_sum_reg_n_0_[13] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[14]),
        .Q(\reg_sum_reg_n_0_[14] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[15]),
        .Q(\reg_sum_reg_n_0_[15] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[15]_i_1 
       (.CI(\reg_sum_reg[11]_i_1_n_0 ),
        .CO({\reg_sum_reg[15]_i_1_n_0 ,\reg_sum_reg[15]_i_1_n_1 ,\reg_sum_reg[15]_i_1_n_2 ,\reg_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15}),
        .O(do_sum[15:12]),
        .S({\reg_sum[15]_i_2_n_0 ,\reg_sum[15]_i_3_n_0 ,\reg_sum[15]_i_4_n_0 ,\reg_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[16]),
        .Q(\reg_sum_reg_n_0_[16] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[17]),
        .Q(\reg_sum_reg_n_0_[17] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[18]),
        .Q(\reg_sum_reg_n_0_[18] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[19]),
        .Q(\reg_sum_reg_n_0_[19] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[19]_i_1 
       (.CI(\reg_sum_reg[15]_i_1_n_0 ),
        .CO({\reg_sum_reg[19]_i_1_n_0 ,\reg_sum_reg[19]_i_1_n_1 ,\reg_sum_reg[19]_i_1_n_2 ,\reg_sum_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11}),
        .O(do_sum[19:16]),
        .S({\reg_sum[19]_i_2_n_0 ,\reg_sum[19]_i_3_n_0 ,\reg_sum[19]_i_4_n_0 ,\reg_sum[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[1]),
        .Q(\reg_sum_reg_n_0_[1] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[20]),
        .Q(\reg_sum_reg_n_0_[20] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[21]),
        .Q(\reg_sum_reg_n_0_[21] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[22]),
        .Q(\reg_sum_reg_n_0_[22] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[23]),
        .Q(\reg_sum_reg_n_0_[23] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[23]_i_1 
       (.CI(\reg_sum_reg[19]_i_1_n_0 ),
        .CO({\reg_sum_reg[23]_i_1_n_0 ,\reg_sum_reg[23]_i_1_n_1 ,\reg_sum_reg[23]_i_1_n_2 ,\reg_sum_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7}),
        .O(do_sum[23:20]),
        .S({\reg_sum[23]_i_2_n_0 ,\reg_sum[23]_i_3_n_0 ,\reg_sum[23]_i_4_n_0 ,\reg_sum[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[24]),
        .Q(\reg_sum_reg_n_0_[24] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[25]),
        .Q(\reg_sum_reg_n_0_[25] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[26]),
        .Q(\reg_sum_reg_n_0_[26] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[27]),
        .Q(\reg_sum_reg_n_0_[27] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[27]_i_1 
       (.CI(\reg_sum_reg[23]_i_1_n_0 ),
        .CO({\reg_sum_reg[27]_i_1_n_0 ,\reg_sum_reg[27]_i_1_n_1 ,\reg_sum_reg[27]_i_1_n_2 ,\reg_sum_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3}),
        .O(do_sum[27:24]),
        .S({\reg_sum[27]_i_2_n_0 ,\reg_sum[27]_i_3_n_0 ,\reg_sum[27]_i_4_n_0 ,\reg_sum[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[28]),
        .Q(\reg_sum_reg_n_0_[28] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[28]_i_1 
       (.CI(\reg_sum_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED [3:1],do_sum[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[2]),
        .Q(\reg_sum_reg_n_0_[2] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[3]),
        .Q(\reg_sum_reg_n_0_[3] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_sum_reg[3]_i_1_n_0 ,\reg_sum_reg[3]_i_1_n_1 ,\reg_sum_reg[3]_i_1_n_2 ,\reg_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .O(do_sum[3:0]),
        .S({\reg_sum[3]_i_2_n_0 ,\reg_sum[3]_i_3_n_0 ,\reg_sum[3]_i_4_n_0 ,\reg_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[4]),
        .Q(\reg_sum_reg_n_0_[4] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[5]),
        .Q(\reg_sum_reg_n_0_[5] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[6]),
        .Q(\reg_sum_reg_n_0_[6] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[7]),
        .Q(\reg_sum_reg_n_0_[7] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[7]_i_1 
       (.CI(\reg_sum_reg[3]_i_1_n_0 ),
        .CO({\reg_sum_reg[7]_i_1_n_0 ,\reg_sum_reg[7]_i_1_n_1 ,\reg_sum_reg[7]_i_1_n_2 ,\reg_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23}),
        .O(do_sum[7:4]),
        .S({\reg_sum[7]_i_2_n_0 ,\reg_sum[7]_i_3_n_0 ,\reg_sum[7]_i_4_n_0 ,\reg_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[8]),
        .Q(\reg_sum_reg_n_0_[8] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[9]),
        .Q(\reg_sum_reg_n_0_[9] ),
        .R(reg_sum));
endmodule

(* ORIG_REF_NAME = "linecalc_pair" *) 
module linecalc_pair_0
   (S,
    CO,
    \reg_accum_reg[14]_0 ,
    \reg_accum_reg[22]_0 ,
    \reg_accum_reg[30]_0 ,
    semi_1,
    quart_1,
    \reg_mb_reg[15]_0 ,
    \reg_mb_reg[14]_0 ,
    \reg_mb_reg[13]_0 ,
    \reg_mb_reg[12]_0 ,
    \reg_mb_reg[11]_0 ,
    \reg_mb_reg[10]_0 ,
    \reg_mb_reg[9]_0 ,
    \reg_mb_reg[8]_0 ,
    \reg_mb_reg[7]_0 ,
    \reg_mb_reg[6]_0 ,
    \reg_mb_reg[5]_0 ,
    \reg_mb_reg[4]_0 ,
    \reg_mb_reg[3]_0 ,
    \reg_mb_reg[2]_0 ,
    \reg_mb_reg[1]_0 ,
    \reg_mb_reg[0]_0 ,
    fit_err,
    quart_2,
    \led_OBUF[3]_inst_i_18_0 ,
    \led_OBUF[3]_inst_i_18_1 ,
    \led_OBUF[3]_inst_i_18_2 ,
    \res_reg[0] ,
    \reg_mb_reg[15]_1 ,
    CEA2,
    DOB,
    clk_IBUF_BUFG,
    CEC,
    sel,
    reg_sum,
    reg_add_reg,
    reg_add_reg_0,
    p_0_in,
    A,
    DOA,
    B,
    reg_sub_reg);
  output [3:0]S;
  output [0:0]CO;
  output [3:0]\reg_accum_reg[14]_0 ;
  output [3:0]\reg_accum_reg[22]_0 ;
  output [3:0]\reg_accum_reg[30]_0 ;
  output [31:0]semi_1;
  output [31:0]quart_1;
  output \reg_mb_reg[15]_0 ;
  output \reg_mb_reg[14]_0 ;
  output \reg_mb_reg[13]_0 ;
  output \reg_mb_reg[12]_0 ;
  output \reg_mb_reg[11]_0 ;
  output \reg_mb_reg[10]_0 ;
  output \reg_mb_reg[9]_0 ;
  output \reg_mb_reg[8]_0 ;
  output \reg_mb_reg[7]_0 ;
  output \reg_mb_reg[6]_0 ;
  output \reg_mb_reg[5]_0 ;
  output \reg_mb_reg[4]_0 ;
  output \reg_mb_reg[3]_0 ;
  output \reg_mb_reg[2]_0 ;
  output \reg_mb_reg[1]_0 ;
  output \reg_mb_reg[0]_0 ;
  input [31:0]fit_err;
  input [31:0]quart_2;
  input [0:0]\led_OBUF[3]_inst_i_18_0 ;
  input [15:0]\led_OBUF[3]_inst_i_18_1 ;
  input [15:0]\led_OBUF[3]_inst_i_18_2 ;
  input [0:0]\res_reg[0] ;
  input \reg_mb_reg[15]_1 ;
  input CEA2;
  input [31:0]DOB;
  input clk_IBUF_BUFG;
  input CEC;
  input sel;
  input reg_sum;
  input [15:0]reg_add_reg;
  input [15:0]reg_add_reg_0;
  input [14:0]p_0_in;
  input [2:0]A;
  input [15:0]DOA;
  input [9:0]B;
  input [7:0]reg_sub_reg;

  wire [2:0]A;
  wire [9:0]B;
  wire CEA2;
  wire CEC;
  wire [0:0]CO;
  wire [15:0]DOA;
  wire [31:0]DOB;
  wire [3:0]S;
  wire clk_IBUF_BUFG;
  wire [28:0]do_sum;
  wire [31:0]err_2;
  wire [31:0]fit_err;
  wire inst_linecalc_1_n_0;
  wire inst_linecalc_1_n_1;
  wire inst_linecalc_1_n_10;
  wire inst_linecalc_1_n_11;
  wire inst_linecalc_1_n_12;
  wire inst_linecalc_1_n_13;
  wire inst_linecalc_1_n_14;
  wire inst_linecalc_1_n_15;
  wire inst_linecalc_1_n_16;
  wire inst_linecalc_1_n_17;
  wire inst_linecalc_1_n_18;
  wire inst_linecalc_1_n_19;
  wire inst_linecalc_1_n_2;
  wire inst_linecalc_1_n_20;
  wire inst_linecalc_1_n_21;
  wire inst_linecalc_1_n_22;
  wire inst_linecalc_1_n_23;
  wire inst_linecalc_1_n_24;
  wire inst_linecalc_1_n_25;
  wire inst_linecalc_1_n_26;
  wire inst_linecalc_1_n_27;
  wire inst_linecalc_1_n_3;
  wire inst_linecalc_1_n_4;
  wire inst_linecalc_1_n_5;
  wire inst_linecalc_1_n_6;
  wire inst_linecalc_1_n_7;
  wire inst_linecalc_1_n_8;
  wire inst_linecalc_1_n_9;
  wire \led_OBUF[1]_inst_i_10_n_0 ;
  wire \led_OBUF[1]_inst_i_11_n_0 ;
  wire \led_OBUF[1]_inst_i_12_n_0 ;
  wire \led_OBUF[1]_inst_i_12_n_1 ;
  wire \led_OBUF[1]_inst_i_12_n_2 ;
  wire \led_OBUF[1]_inst_i_12_n_3 ;
  wire \led_OBUF[1]_inst_i_13_n_0 ;
  wire \led_OBUF[1]_inst_i_14_n_0 ;
  wire \led_OBUF[1]_inst_i_15_n_0 ;
  wire \led_OBUF[1]_inst_i_16_n_0 ;
  wire \led_OBUF[1]_inst_i_17_n_0 ;
  wire \led_OBUF[1]_inst_i_18_n_0 ;
  wire \led_OBUF[1]_inst_i_19_n_0 ;
  wire \led_OBUF[1]_inst_i_20_n_0 ;
  wire \led_OBUF[1]_inst_i_21_n_0 ;
  wire \led_OBUF[1]_inst_i_21_n_1 ;
  wire \led_OBUF[1]_inst_i_21_n_2 ;
  wire \led_OBUF[1]_inst_i_21_n_3 ;
  wire \led_OBUF[1]_inst_i_22_n_0 ;
  wire \led_OBUF[1]_inst_i_23_n_0 ;
  wire \led_OBUF[1]_inst_i_24_n_0 ;
  wire \led_OBUF[1]_inst_i_25_n_0 ;
  wire \led_OBUF[1]_inst_i_26_n_0 ;
  wire \led_OBUF[1]_inst_i_27_n_0 ;
  wire \led_OBUF[1]_inst_i_28_n_0 ;
  wire \led_OBUF[1]_inst_i_29_n_0 ;
  wire \led_OBUF[1]_inst_i_2_n_1 ;
  wire \led_OBUF[1]_inst_i_2_n_2 ;
  wire \led_OBUF[1]_inst_i_2_n_3 ;
  wire \led_OBUF[1]_inst_i_30_n_0 ;
  wire \led_OBUF[1]_inst_i_31_n_0 ;
  wire \led_OBUF[1]_inst_i_32_n_0 ;
  wire \led_OBUF[1]_inst_i_33_n_0 ;
  wire \led_OBUF[1]_inst_i_34_n_0 ;
  wire \led_OBUF[1]_inst_i_35_n_0 ;
  wire \led_OBUF[1]_inst_i_36_n_0 ;
  wire \led_OBUF[1]_inst_i_37_n_0 ;
  wire \led_OBUF[1]_inst_i_3_n_0 ;
  wire \led_OBUF[1]_inst_i_3_n_1 ;
  wire \led_OBUF[1]_inst_i_3_n_2 ;
  wire \led_OBUF[1]_inst_i_3_n_3 ;
  wire \led_OBUF[1]_inst_i_4_n_0 ;
  wire \led_OBUF[1]_inst_i_5_n_0 ;
  wire \led_OBUF[1]_inst_i_6_n_0 ;
  wire \led_OBUF[1]_inst_i_7_n_0 ;
  wire \led_OBUF[1]_inst_i_8_n_0 ;
  wire \led_OBUF[1]_inst_i_9_n_0 ;
  wire \led_OBUF[3]_inst_i_106_n_0 ;
  wire \led_OBUF[3]_inst_i_107_n_0 ;
  wire \led_OBUF[3]_inst_i_108_n_0 ;
  wire \led_OBUF[3]_inst_i_109_n_0 ;
  wire \led_OBUF[3]_inst_i_118_n_0 ;
  wire \led_OBUF[3]_inst_i_119_n_0 ;
  wire \led_OBUF[3]_inst_i_120_n_0 ;
  wire \led_OBUF[3]_inst_i_121_n_0 ;
  wire [0:0]\led_OBUF[3]_inst_i_18_0 ;
  wire [15:0]\led_OBUF[3]_inst_i_18_1 ;
  wire [15:0]\led_OBUF[3]_inst_i_18_2 ;
  wire \led_OBUF[3]_inst_i_48_n_0 ;
  wire \led_OBUF[3]_inst_i_49_n_0 ;
  wire \led_OBUF[3]_inst_i_50_n_0 ;
  wire \led_OBUF[3]_inst_i_51_n_0 ;
  wire \led_OBUF[3]_inst_i_78_n_0 ;
  wire \led_OBUF[3]_inst_i_79_n_0 ;
  wire \led_OBUF[3]_inst_i_80_n_0 ;
  wire \led_OBUF[3]_inst_i_81_n_0 ;
  wire [14:0]p_0_in;
  wire [31:0]quart_1;
  wire [31:0]quart_2;
  wire [31:4]reg_abs;
  wire \reg_accum[0]_i_2__0_n_0 ;
  wire \reg_accum[0]_i_3__0_n_0 ;
  wire \reg_accum[0]_i_4__0_n_0 ;
  wire \reg_accum[0]_i_5__0_n_0 ;
  wire \reg_accum[12]_i_2__0_n_0 ;
  wire \reg_accum[12]_i_3__0_n_0 ;
  wire \reg_accum[12]_i_4__0_n_0 ;
  wire \reg_accum[12]_i_5__0_n_0 ;
  wire \reg_accum[16]_i_2__0_n_0 ;
  wire \reg_accum[16]_i_3__0_n_0 ;
  wire \reg_accum[16]_i_4__0_n_0 ;
  wire \reg_accum[16]_i_5__0_n_0 ;
  wire \reg_accum[20]_i_2__0_n_0 ;
  wire \reg_accum[20]_i_3__0_n_0 ;
  wire \reg_accum[20]_i_4__0_n_0 ;
  wire \reg_accum[20]_i_5__0_n_0 ;
  wire \reg_accum[24]_i_2__0_n_0 ;
  wire \reg_accum[24]_i_3__0_n_0 ;
  wire \reg_accum[24]_i_4__0_n_0 ;
  wire \reg_accum[24]_i_5__0_n_0 ;
  wire \reg_accum[28]_i_2__0_n_0 ;
  wire \reg_accum[4]_i_2__0_n_0 ;
  wire \reg_accum[4]_i_3__0_n_0 ;
  wire \reg_accum[4]_i_4__0_n_0 ;
  wire \reg_accum[4]_i_5__0_n_0 ;
  wire \reg_accum[8]_i_2__0_n_0 ;
  wire \reg_accum[8]_i_3__0_n_0 ;
  wire \reg_accum[8]_i_4__0_n_0 ;
  wire \reg_accum[8]_i_5__0_n_0 ;
  wire \reg_accum_reg[0]_i_1__0_n_0 ;
  wire \reg_accum_reg[0]_i_1__0_n_1 ;
  wire \reg_accum_reg[0]_i_1__0_n_2 ;
  wire \reg_accum_reg[0]_i_1__0_n_3 ;
  wire \reg_accum_reg[0]_i_1__0_n_4 ;
  wire \reg_accum_reg[0]_i_1__0_n_5 ;
  wire \reg_accum_reg[0]_i_1__0_n_6 ;
  wire \reg_accum_reg[0]_i_1__0_n_7 ;
  wire \reg_accum_reg[12]_i_1__0_n_0 ;
  wire \reg_accum_reg[12]_i_1__0_n_1 ;
  wire \reg_accum_reg[12]_i_1__0_n_2 ;
  wire \reg_accum_reg[12]_i_1__0_n_3 ;
  wire \reg_accum_reg[12]_i_1__0_n_4 ;
  wire \reg_accum_reg[12]_i_1__0_n_5 ;
  wire \reg_accum_reg[12]_i_1__0_n_6 ;
  wire \reg_accum_reg[12]_i_1__0_n_7 ;
  wire [3:0]\reg_accum_reg[14]_0 ;
  wire \reg_accum_reg[16]_i_1__0_n_0 ;
  wire \reg_accum_reg[16]_i_1__0_n_1 ;
  wire \reg_accum_reg[16]_i_1__0_n_2 ;
  wire \reg_accum_reg[16]_i_1__0_n_3 ;
  wire \reg_accum_reg[16]_i_1__0_n_4 ;
  wire \reg_accum_reg[16]_i_1__0_n_5 ;
  wire \reg_accum_reg[16]_i_1__0_n_6 ;
  wire \reg_accum_reg[16]_i_1__0_n_7 ;
  wire \reg_accum_reg[20]_i_1__0_n_0 ;
  wire \reg_accum_reg[20]_i_1__0_n_1 ;
  wire \reg_accum_reg[20]_i_1__0_n_2 ;
  wire \reg_accum_reg[20]_i_1__0_n_3 ;
  wire \reg_accum_reg[20]_i_1__0_n_4 ;
  wire \reg_accum_reg[20]_i_1__0_n_5 ;
  wire \reg_accum_reg[20]_i_1__0_n_6 ;
  wire \reg_accum_reg[20]_i_1__0_n_7 ;
  wire [3:0]\reg_accum_reg[22]_0 ;
  wire \reg_accum_reg[24]_i_1__0_n_0 ;
  wire \reg_accum_reg[24]_i_1__0_n_1 ;
  wire \reg_accum_reg[24]_i_1__0_n_2 ;
  wire \reg_accum_reg[24]_i_1__0_n_3 ;
  wire \reg_accum_reg[24]_i_1__0_n_4 ;
  wire \reg_accum_reg[24]_i_1__0_n_5 ;
  wire \reg_accum_reg[24]_i_1__0_n_6 ;
  wire \reg_accum_reg[24]_i_1__0_n_7 ;
  wire \reg_accum_reg[28]_i_1__0_n_1 ;
  wire \reg_accum_reg[28]_i_1__0_n_2 ;
  wire \reg_accum_reg[28]_i_1__0_n_3 ;
  wire \reg_accum_reg[28]_i_1__0_n_4 ;
  wire \reg_accum_reg[28]_i_1__0_n_5 ;
  wire \reg_accum_reg[28]_i_1__0_n_6 ;
  wire \reg_accum_reg[28]_i_1__0_n_7 ;
  wire [3:0]\reg_accum_reg[30]_0 ;
  wire \reg_accum_reg[4]_i_1__0_n_0 ;
  wire \reg_accum_reg[4]_i_1__0_n_1 ;
  wire \reg_accum_reg[4]_i_1__0_n_2 ;
  wire \reg_accum_reg[4]_i_1__0_n_3 ;
  wire \reg_accum_reg[4]_i_1__0_n_4 ;
  wire \reg_accum_reg[4]_i_1__0_n_5 ;
  wire \reg_accum_reg[4]_i_1__0_n_6 ;
  wire \reg_accum_reg[4]_i_1__0_n_7 ;
  wire \reg_accum_reg[8]_i_1__0_n_0 ;
  wire \reg_accum_reg[8]_i_1__0_n_1 ;
  wire \reg_accum_reg[8]_i_1__0_n_2 ;
  wire \reg_accum_reg[8]_i_1__0_n_3 ;
  wire \reg_accum_reg[8]_i_1__0_n_4 ;
  wire \reg_accum_reg[8]_i_1__0_n_5 ;
  wire \reg_accum_reg[8]_i_1__0_n_6 ;
  wire \reg_accum_reg[8]_i_1__0_n_7 ;
  wire [15:0]reg_add_reg;
  wire [15:0]reg_add_reg_0;
  wire \reg_mb_reg[0]_0 ;
  wire \reg_mb_reg[10]_0 ;
  wire \reg_mb_reg[11]_0 ;
  wire \reg_mb_reg[12]_0 ;
  wire \reg_mb_reg[13]_0 ;
  wire \reg_mb_reg[14]_0 ;
  wire \reg_mb_reg[15]_0 ;
  wire \reg_mb_reg[15]_1 ;
  wire \reg_mb_reg[1]_0 ;
  wire \reg_mb_reg[2]_0 ;
  wire \reg_mb_reg[3]_0 ;
  wire \reg_mb_reg[4]_0 ;
  wire \reg_mb_reg[5]_0 ;
  wire \reg_mb_reg[6]_0 ;
  wire \reg_mb_reg[7]_0 ;
  wire \reg_mb_reg[8]_0 ;
  wire \reg_mb_reg[9]_0 ;
  wire [7:0]reg_sub_reg;
  wire reg_sum;
  wire \reg_sum[11]_i_2_n_0 ;
  wire \reg_sum[11]_i_3_n_0 ;
  wire \reg_sum[11]_i_4_n_0 ;
  wire \reg_sum[11]_i_5_n_0 ;
  wire \reg_sum[15]_i_2_n_0 ;
  wire \reg_sum[15]_i_3_n_0 ;
  wire \reg_sum[15]_i_4_n_0 ;
  wire \reg_sum[15]_i_5_n_0 ;
  wire \reg_sum[19]_i_2_n_0 ;
  wire \reg_sum[19]_i_3_n_0 ;
  wire \reg_sum[19]_i_4_n_0 ;
  wire \reg_sum[19]_i_5_n_0 ;
  wire \reg_sum[23]_i_2_n_0 ;
  wire \reg_sum[23]_i_3_n_0 ;
  wire \reg_sum[23]_i_4_n_0 ;
  wire \reg_sum[23]_i_5_n_0 ;
  wire \reg_sum[27]_i_2_n_0 ;
  wire \reg_sum[27]_i_3_n_0 ;
  wire \reg_sum[27]_i_4_n_0 ;
  wire \reg_sum[27]_i_5_n_0 ;
  wire \reg_sum[3]_i_2_n_0 ;
  wire \reg_sum[3]_i_3_n_0 ;
  wire \reg_sum[3]_i_4_n_0 ;
  wire \reg_sum[3]_i_5_n_0 ;
  wire \reg_sum[7]_i_2_n_0 ;
  wire \reg_sum[7]_i_3_n_0 ;
  wire \reg_sum[7]_i_4_n_0 ;
  wire \reg_sum[7]_i_5_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_1 ;
  wire \reg_sum_reg[11]_i_1_n_2 ;
  wire \reg_sum_reg[11]_i_1_n_3 ;
  wire \reg_sum_reg[15]_i_1_n_0 ;
  wire \reg_sum_reg[15]_i_1_n_1 ;
  wire \reg_sum_reg[15]_i_1_n_2 ;
  wire \reg_sum_reg[15]_i_1_n_3 ;
  wire \reg_sum_reg[19]_i_1_n_0 ;
  wire \reg_sum_reg[19]_i_1_n_1 ;
  wire \reg_sum_reg[19]_i_1_n_2 ;
  wire \reg_sum_reg[19]_i_1_n_3 ;
  wire \reg_sum_reg[23]_i_1_n_0 ;
  wire \reg_sum_reg[23]_i_1_n_1 ;
  wire \reg_sum_reg[23]_i_1_n_2 ;
  wire \reg_sum_reg[23]_i_1_n_3 ;
  wire \reg_sum_reg[27]_i_1_n_0 ;
  wire \reg_sum_reg[27]_i_1_n_1 ;
  wire \reg_sum_reg[27]_i_1_n_2 ;
  wire \reg_sum_reg[27]_i_1_n_3 ;
  wire \reg_sum_reg[3]_i_1_n_0 ;
  wire \reg_sum_reg[3]_i_1_n_1 ;
  wire \reg_sum_reg[3]_i_1_n_2 ;
  wire \reg_sum_reg[3]_i_1_n_3 ;
  wire \reg_sum_reg[7]_i_1_n_0 ;
  wire \reg_sum_reg[7]_i_1_n_1 ;
  wire \reg_sum_reg[7]_i_1_n_2 ;
  wire \reg_sum_reg[7]_i_1_n_3 ;
  wire \reg_sum_reg_n_0_[0] ;
  wire \reg_sum_reg_n_0_[10] ;
  wire \reg_sum_reg_n_0_[11] ;
  wire \reg_sum_reg_n_0_[12] ;
  wire \reg_sum_reg_n_0_[13] ;
  wire \reg_sum_reg_n_0_[14] ;
  wire \reg_sum_reg_n_0_[15] ;
  wire \reg_sum_reg_n_0_[16] ;
  wire \reg_sum_reg_n_0_[17] ;
  wire \reg_sum_reg_n_0_[18] ;
  wire \reg_sum_reg_n_0_[19] ;
  wire \reg_sum_reg_n_0_[1] ;
  wire \reg_sum_reg_n_0_[20] ;
  wire \reg_sum_reg_n_0_[21] ;
  wire \reg_sum_reg_n_0_[22] ;
  wire \reg_sum_reg_n_0_[23] ;
  wire \reg_sum_reg_n_0_[24] ;
  wire \reg_sum_reg_n_0_[25] ;
  wire \reg_sum_reg_n_0_[26] ;
  wire \reg_sum_reg_n_0_[27] ;
  wire \reg_sum_reg_n_0_[28] ;
  wire \reg_sum_reg_n_0_[2] ;
  wire \reg_sum_reg_n_0_[3] ;
  wire \reg_sum_reg_n_0_[4] ;
  wire \reg_sum_reg_n_0_[5] ;
  wire \reg_sum_reg_n_0_[6] ;
  wire \reg_sum_reg_n_0_[7] ;
  wire \reg_sum_reg_n_0_[8] ;
  wire \reg_sum_reg_n_0_[9] ;
  wire [0:0]\res_reg[0] ;
  wire sel;
  wire [31:0]semi_1;
  wire [3:0]\NLW_led_OBUF[1]_inst_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[1]_inst_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[1]_inst_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[1]_inst_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_reg_accum_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED ;

  linecalc_18 inst_linecalc_1
       (.B(B),
        .CEA2(CEA2),
        .CEC(CEC),
        .DOA(DOA),
        .Q({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3,inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7,inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11,inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15,inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19,inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23,inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sub_reg_0(reg_sub_reg),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_19 inst_linecalc_2
       (.A(A),
        .CEA2(CEA2),
        .CEC(CEC),
        .DOB(DOB[31:16]),
        .Q(reg_abs),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in(p_0_in),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sum(reg_sum),
        .sel(sel));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_10 
       (.I0(err_2[26]),
        .I1(fit_err[26]),
        .I2(err_2[27]),
        .I3(fit_err[27]),
        .O(\led_OBUF[1]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_11 
       (.I0(err_2[24]),
        .I1(fit_err[24]),
        .I2(err_2[25]),
        .I3(fit_err[25]),
        .O(\led_OBUF[1]_inst_i_11_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[1]_inst_i_12 
       (.CI(\led_OBUF[1]_inst_i_21_n_0 ),
        .CO({\led_OBUF[1]_inst_i_12_n_0 ,\led_OBUF[1]_inst_i_12_n_1 ,\led_OBUF[1]_inst_i_12_n_2 ,\led_OBUF[1]_inst_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[1]_inst_i_22_n_0 ,\led_OBUF[1]_inst_i_23_n_0 ,\led_OBUF[1]_inst_i_24_n_0 ,\led_OBUF[1]_inst_i_25_n_0 }),
        .O(\NLW_led_OBUF[1]_inst_i_12_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[1]_inst_i_26_n_0 ,\led_OBUF[1]_inst_i_27_n_0 ,\led_OBUF[1]_inst_i_28_n_0 ,\led_OBUF[1]_inst_i_29_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_13 
       (.I0(err_2[22]),
        .I1(fit_err[22]),
        .I2(fit_err[23]),
        .I3(err_2[23]),
        .O(\led_OBUF[1]_inst_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_14 
       (.I0(err_2[20]),
        .I1(fit_err[20]),
        .I2(fit_err[21]),
        .I3(err_2[21]),
        .O(\led_OBUF[1]_inst_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_15 
       (.I0(err_2[18]),
        .I1(fit_err[18]),
        .I2(fit_err[19]),
        .I3(err_2[19]),
        .O(\led_OBUF[1]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_16 
       (.I0(err_2[16]),
        .I1(fit_err[16]),
        .I2(fit_err[17]),
        .I3(err_2[17]),
        .O(\led_OBUF[1]_inst_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_17 
       (.I0(err_2[22]),
        .I1(fit_err[22]),
        .I2(err_2[23]),
        .I3(fit_err[23]),
        .O(\led_OBUF[1]_inst_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_18 
       (.I0(err_2[20]),
        .I1(fit_err[20]),
        .I2(err_2[21]),
        .I3(fit_err[21]),
        .O(\led_OBUF[1]_inst_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_19 
       (.I0(err_2[18]),
        .I1(fit_err[18]),
        .I2(err_2[19]),
        .I3(fit_err[19]),
        .O(\led_OBUF[1]_inst_i_19_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[1]_inst_i_2 
       (.CI(\led_OBUF[1]_inst_i_3_n_0 ),
        .CO({CO,\led_OBUF[1]_inst_i_2_n_1 ,\led_OBUF[1]_inst_i_2_n_2 ,\led_OBUF[1]_inst_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[1]_inst_i_4_n_0 ,\led_OBUF[1]_inst_i_5_n_0 ,\led_OBUF[1]_inst_i_6_n_0 ,\led_OBUF[1]_inst_i_7_n_0 }),
        .O(\NLW_led_OBUF[1]_inst_i_2_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[1]_inst_i_8_n_0 ,\led_OBUF[1]_inst_i_9_n_0 ,\led_OBUF[1]_inst_i_10_n_0 ,\led_OBUF[1]_inst_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_20 
       (.I0(err_2[16]),
        .I1(fit_err[16]),
        .I2(err_2[17]),
        .I3(fit_err[17]),
        .O(\led_OBUF[1]_inst_i_20_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[1]_inst_i_21 
       (.CI(1'b0),
        .CO({\led_OBUF[1]_inst_i_21_n_0 ,\led_OBUF[1]_inst_i_21_n_1 ,\led_OBUF[1]_inst_i_21_n_2 ,\led_OBUF[1]_inst_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[1]_inst_i_30_n_0 ,\led_OBUF[1]_inst_i_31_n_0 ,\led_OBUF[1]_inst_i_32_n_0 ,\led_OBUF[1]_inst_i_33_n_0 }),
        .O(\NLW_led_OBUF[1]_inst_i_21_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[1]_inst_i_34_n_0 ,\led_OBUF[1]_inst_i_35_n_0 ,\led_OBUF[1]_inst_i_36_n_0 ,\led_OBUF[1]_inst_i_37_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_22 
       (.I0(err_2[14]),
        .I1(fit_err[14]),
        .I2(fit_err[15]),
        .I3(err_2[15]),
        .O(\led_OBUF[1]_inst_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_23 
       (.I0(err_2[12]),
        .I1(fit_err[12]),
        .I2(fit_err[13]),
        .I3(err_2[13]),
        .O(\led_OBUF[1]_inst_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_24 
       (.I0(err_2[10]),
        .I1(fit_err[10]),
        .I2(fit_err[11]),
        .I3(err_2[11]),
        .O(\led_OBUF[1]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_25 
       (.I0(err_2[8]),
        .I1(fit_err[8]),
        .I2(fit_err[9]),
        .I3(err_2[9]),
        .O(\led_OBUF[1]_inst_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_26 
       (.I0(err_2[14]),
        .I1(fit_err[14]),
        .I2(err_2[15]),
        .I3(fit_err[15]),
        .O(\led_OBUF[1]_inst_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_27 
       (.I0(err_2[12]),
        .I1(fit_err[12]),
        .I2(err_2[13]),
        .I3(fit_err[13]),
        .O(\led_OBUF[1]_inst_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_28 
       (.I0(err_2[10]),
        .I1(fit_err[10]),
        .I2(err_2[11]),
        .I3(fit_err[11]),
        .O(\led_OBUF[1]_inst_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_29 
       (.I0(err_2[8]),
        .I1(fit_err[8]),
        .I2(err_2[9]),
        .I3(fit_err[9]),
        .O(\led_OBUF[1]_inst_i_29_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[1]_inst_i_3 
       (.CI(\led_OBUF[1]_inst_i_12_n_0 ),
        .CO({\led_OBUF[1]_inst_i_3_n_0 ,\led_OBUF[1]_inst_i_3_n_1 ,\led_OBUF[1]_inst_i_3_n_2 ,\led_OBUF[1]_inst_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[1]_inst_i_13_n_0 ,\led_OBUF[1]_inst_i_14_n_0 ,\led_OBUF[1]_inst_i_15_n_0 ,\led_OBUF[1]_inst_i_16_n_0 }),
        .O(\NLW_led_OBUF[1]_inst_i_3_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[1]_inst_i_17_n_0 ,\led_OBUF[1]_inst_i_18_n_0 ,\led_OBUF[1]_inst_i_19_n_0 ,\led_OBUF[1]_inst_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_30 
       (.I0(err_2[6]),
        .I1(fit_err[6]),
        .I2(fit_err[7]),
        .I3(err_2[7]),
        .O(\led_OBUF[1]_inst_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_31 
       (.I0(err_2[4]),
        .I1(fit_err[4]),
        .I2(fit_err[5]),
        .I3(err_2[5]),
        .O(\led_OBUF[1]_inst_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_32 
       (.I0(err_2[2]),
        .I1(fit_err[2]),
        .I2(fit_err[3]),
        .I3(err_2[3]),
        .O(\led_OBUF[1]_inst_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_33 
       (.I0(err_2[0]),
        .I1(fit_err[0]),
        .I2(fit_err[1]),
        .I3(err_2[1]),
        .O(\led_OBUF[1]_inst_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_34 
       (.I0(err_2[6]),
        .I1(fit_err[6]),
        .I2(err_2[7]),
        .I3(fit_err[7]),
        .O(\led_OBUF[1]_inst_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_35 
       (.I0(err_2[4]),
        .I1(fit_err[4]),
        .I2(err_2[5]),
        .I3(fit_err[5]),
        .O(\led_OBUF[1]_inst_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_36 
       (.I0(err_2[2]),
        .I1(fit_err[2]),
        .I2(err_2[3]),
        .I3(fit_err[3]),
        .O(\led_OBUF[1]_inst_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_37 
       (.I0(err_2[0]),
        .I1(fit_err[0]),
        .I2(err_2[1]),
        .I3(fit_err[1]),
        .O(\led_OBUF[1]_inst_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_4 
       (.I0(err_2[30]),
        .I1(fit_err[30]),
        .I2(fit_err[31]),
        .I3(err_2[31]),
        .O(\led_OBUF[1]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_5 
       (.I0(err_2[28]),
        .I1(fit_err[28]),
        .I2(fit_err[29]),
        .I3(err_2[29]),
        .O(\led_OBUF[1]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_6 
       (.I0(err_2[26]),
        .I1(fit_err[26]),
        .I2(fit_err[27]),
        .I3(err_2[27]),
        .O(\led_OBUF[1]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[1]_inst_i_7 
       (.I0(err_2[24]),
        .I1(fit_err[24]),
        .I2(fit_err[25]),
        .I3(err_2[25]),
        .O(\led_OBUF[1]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_8 
       (.I0(err_2[30]),
        .I1(fit_err[30]),
        .I2(err_2[31]),
        .I3(fit_err[31]),
        .O(\led_OBUF[1]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[1]_inst_i_9 
       (.I0(err_2[28]),
        .I1(fit_err[28]),
        .I2(err_2[29]),
        .I3(fit_err[29]),
        .O(\led_OBUF[1]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_100 
       (.I0(fit_err[12]),
        .I1(err_2[12]),
        .I2(CO),
        .O(quart_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_101 
       (.I0(fit_err[13]),
        .I1(err_2[13]),
        .I2(CO),
        .O(quart_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_102 
       (.I0(fit_err[10]),
        .I1(err_2[10]),
        .I2(CO),
        .O(quart_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_103 
       (.I0(fit_err[11]),
        .I1(err_2[11]),
        .I2(CO),
        .O(quart_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_104 
       (.I0(fit_err[8]),
        .I1(err_2[8]),
        .I2(CO),
        .O(quart_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_105 
       (.I0(fit_err[9]),
        .I1(err_2[9]),
        .I2(CO),
        .O(quart_1[9]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_106 
       (.I0(CO),
        .I1(err_2[15]),
        .I2(fit_err[15]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [7]),
        .I5(\led_OBUF[3]_inst_i_18_2 [7]),
        .O(\led_OBUF[3]_inst_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_107 
       (.I0(CO),
        .I1(err_2[13]),
        .I2(fit_err[13]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [6]),
        .I5(\led_OBUF[3]_inst_i_18_2 [6]),
        .O(\led_OBUF[3]_inst_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_108 
       (.I0(CO),
        .I1(err_2[11]),
        .I2(fit_err[11]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [5]),
        .I5(\led_OBUF[3]_inst_i_18_2 [5]),
        .O(\led_OBUF[3]_inst_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_109 
       (.I0(CO),
        .I1(err_2[9]),
        .I2(fit_err[9]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [4]),
        .I5(\led_OBUF[3]_inst_i_18_2 [4]),
        .O(\led_OBUF[3]_inst_i_109_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_110 
       (.I0(fit_err[6]),
        .I1(err_2[6]),
        .I2(CO),
        .O(quart_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_111 
       (.I0(fit_err[7]),
        .I1(err_2[7]),
        .I2(CO),
        .O(quart_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_112 
       (.I0(fit_err[4]),
        .I1(err_2[4]),
        .I2(CO),
        .O(quart_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_113 
       (.I0(fit_err[5]),
        .I1(err_2[5]),
        .I2(CO),
        .O(quart_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_114 
       (.I0(fit_err[2]),
        .I1(err_2[2]),
        .I2(CO),
        .O(quart_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_115 
       (.I0(fit_err[3]),
        .I1(err_2[3]),
        .I2(CO),
        .O(quart_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_116 
       (.I0(fit_err[0]),
        .I1(err_2[0]),
        .I2(CO),
        .O(quart_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_117 
       (.I0(fit_err[1]),
        .I1(err_2[1]),
        .I2(CO),
        .O(quart_1[1]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_118 
       (.I0(CO),
        .I1(err_2[7]),
        .I2(fit_err[7]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [3]),
        .I5(\led_OBUF[3]_inst_i_18_2 [3]),
        .O(\led_OBUF[3]_inst_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_119 
       (.I0(CO),
        .I1(err_2[5]),
        .I2(fit_err[5]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [2]),
        .I5(\led_OBUF[3]_inst_i_18_2 [2]),
        .O(\led_OBUF[3]_inst_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_120 
       (.I0(CO),
        .I1(err_2[3]),
        .I2(fit_err[3]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [1]),
        .I5(\led_OBUF[3]_inst_i_18_2 [1]),
        .O(\led_OBUF[3]_inst_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_121 
       (.I0(CO),
        .I1(err_2[1]),
        .I2(fit_err[1]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [0]),
        .I5(\led_OBUF[3]_inst_i_18_2 [0]),
        .O(\led_OBUF[3]_inst_i_121_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_18 
       (.I0(quart_2[30]),
        .I1(fit_err[30]),
        .I2(err_2[30]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_48_n_0 ),
        .O(\reg_accum_reg[30]_0 [3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_19 
       (.I0(quart_2[28]),
        .I1(fit_err[28]),
        .I2(err_2[28]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_49_n_0 ),
        .O(\reg_accum_reg[30]_0 [2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_20 
       (.I0(quart_2[26]),
        .I1(fit_err[26]),
        .I2(err_2[26]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_50_n_0 ),
        .O(\reg_accum_reg[30]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_21 
       (.I0(quart_2[24]),
        .I1(fit_err[24]),
        .I2(err_2[24]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_51_n_0 ),
        .O(\reg_accum_reg[30]_0 [0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_36 
       (.I0(quart_2[22]),
        .I1(fit_err[22]),
        .I2(err_2[22]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_78_n_0 ),
        .O(\reg_accum_reg[22]_0 [3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_37 
       (.I0(quart_2[20]),
        .I1(fit_err[20]),
        .I2(err_2[20]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_79_n_0 ),
        .O(\reg_accum_reg[22]_0 [2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_38 
       (.I0(quart_2[18]),
        .I1(fit_err[18]),
        .I2(err_2[18]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_80_n_0 ),
        .O(\reg_accum_reg[22]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_39 
       (.I0(quart_2[16]),
        .I1(fit_err[16]),
        .I2(err_2[16]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_81_n_0 ),
        .O(\reg_accum_reg[22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_40 
       (.I0(fit_err[30]),
        .I1(err_2[30]),
        .I2(CO),
        .O(quart_1[30]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_41 
       (.I0(fit_err[31]),
        .I1(err_2[31]),
        .I2(CO),
        .O(quart_1[31]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_42 
       (.I0(fit_err[28]),
        .I1(err_2[28]),
        .I2(CO),
        .O(quart_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_43 
       (.I0(fit_err[29]),
        .I1(err_2[29]),
        .I2(CO),
        .O(quart_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_44 
       (.I0(fit_err[26]),
        .I1(err_2[26]),
        .I2(CO),
        .O(quart_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_45 
       (.I0(fit_err[27]),
        .I1(err_2[27]),
        .I2(CO),
        .O(quart_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_46 
       (.I0(fit_err[24]),
        .I1(err_2[24]),
        .I2(CO),
        .O(quart_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_47 
       (.I0(fit_err[25]),
        .I1(err_2[25]),
        .I2(CO),
        .O(quart_1[25]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_48 
       (.I0(CO),
        .I1(err_2[31]),
        .I2(fit_err[31]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [15]),
        .I5(\led_OBUF[3]_inst_i_18_2 [15]),
        .O(\led_OBUF[3]_inst_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_49 
       (.I0(CO),
        .I1(err_2[29]),
        .I2(fit_err[29]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [14]),
        .I5(\led_OBUF[3]_inst_i_18_2 [14]),
        .O(\led_OBUF[3]_inst_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_50 
       (.I0(CO),
        .I1(err_2[27]),
        .I2(fit_err[27]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [13]),
        .I5(\led_OBUF[3]_inst_i_18_2 [13]),
        .O(\led_OBUF[3]_inst_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_51 
       (.I0(CO),
        .I1(err_2[25]),
        .I2(fit_err[25]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [12]),
        .I5(\led_OBUF[3]_inst_i_18_2 [12]),
        .O(\led_OBUF[3]_inst_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_66 
       (.I0(quart_2[14]),
        .I1(fit_err[14]),
        .I2(err_2[14]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_106_n_0 ),
        .O(\reg_accum_reg[14]_0 [3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_67 
       (.I0(quart_2[12]),
        .I1(fit_err[12]),
        .I2(err_2[12]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_107_n_0 ),
        .O(\reg_accum_reg[14]_0 [2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_68 
       (.I0(quart_2[10]),
        .I1(fit_err[10]),
        .I2(err_2[10]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_108_n_0 ),
        .O(\reg_accum_reg[14]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_69 
       (.I0(quart_2[8]),
        .I1(fit_err[8]),
        .I2(err_2[8]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_109_n_0 ),
        .O(\reg_accum_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_70 
       (.I0(fit_err[22]),
        .I1(err_2[22]),
        .I2(CO),
        .O(quart_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_71 
       (.I0(fit_err[23]),
        .I1(err_2[23]),
        .I2(CO),
        .O(quart_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_72 
       (.I0(fit_err[20]),
        .I1(err_2[20]),
        .I2(CO),
        .O(quart_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_73 
       (.I0(fit_err[21]),
        .I1(err_2[21]),
        .I2(CO),
        .O(quart_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_74 
       (.I0(fit_err[18]),
        .I1(err_2[18]),
        .I2(CO),
        .O(quart_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_75 
       (.I0(fit_err[19]),
        .I1(err_2[19]),
        .I2(CO),
        .O(quart_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_76 
       (.I0(fit_err[16]),
        .I1(err_2[16]),
        .I2(CO),
        .O(quart_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_77 
       (.I0(fit_err[17]),
        .I1(err_2[17]),
        .I2(CO),
        .O(quart_1[17]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_78 
       (.I0(CO),
        .I1(err_2[23]),
        .I2(fit_err[23]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [11]),
        .I5(\led_OBUF[3]_inst_i_18_2 [11]),
        .O(\led_OBUF[3]_inst_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_79 
       (.I0(CO),
        .I1(err_2[21]),
        .I2(fit_err[21]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [10]),
        .I5(\led_OBUF[3]_inst_i_18_2 [10]),
        .O(\led_OBUF[3]_inst_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_80 
       (.I0(CO),
        .I1(err_2[19]),
        .I2(fit_err[19]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [9]),
        .I5(\led_OBUF[3]_inst_i_18_2 [9]),
        .O(\led_OBUF[3]_inst_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[3]_inst_i_81 
       (.I0(CO),
        .I1(err_2[17]),
        .I2(fit_err[17]),
        .I3(\led_OBUF[3]_inst_i_18_0 ),
        .I4(\led_OBUF[3]_inst_i_18_1 [8]),
        .I5(\led_OBUF[3]_inst_i_18_2 [8]),
        .O(\led_OBUF[3]_inst_i_81_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_94 
       (.I0(quart_2[6]),
        .I1(fit_err[6]),
        .I2(err_2[6]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_118_n_0 ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_95 
       (.I0(quart_2[4]),
        .I1(fit_err[4]),
        .I2(err_2[4]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_119_n_0 ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_96 
       (.I0(quart_2[2]),
        .I1(fit_err[2]),
        .I2(err_2[2]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_120_n_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[3]_inst_i_97 
       (.I0(quart_2[0]),
        .I1(fit_err[0]),
        .I2(err_2[0]),
        .I3(CO),
        .I4(\led_OBUF[3]_inst_i_121_n_0 ),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_98 
       (.I0(fit_err[14]),
        .I1(err_2[14]),
        .I2(CO),
        .O(quart_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[3]_inst_i_99 
       (.I0(fit_err[15]),
        .I1(err_2[15]),
        .I2(CO),
        .O(quart_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_2__0 
       (.I0(\reg_sum_reg_n_0_[3] ),
        .I1(err_2[3]),
        .O(\reg_accum[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_3__0 
       (.I0(\reg_sum_reg_n_0_[2] ),
        .I1(err_2[2]),
        .O(\reg_accum[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_4__0 
       (.I0(\reg_sum_reg_n_0_[1] ),
        .I1(err_2[1]),
        .O(\reg_accum[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_5__0 
       (.I0(\reg_sum_reg_n_0_[0] ),
        .I1(err_2[0]),
        .O(\reg_accum[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_2__0 
       (.I0(\reg_sum_reg_n_0_[15] ),
        .I1(err_2[15]),
        .O(\reg_accum[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_3__0 
       (.I0(\reg_sum_reg_n_0_[14] ),
        .I1(err_2[14]),
        .O(\reg_accum[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_4__0 
       (.I0(\reg_sum_reg_n_0_[13] ),
        .I1(err_2[13]),
        .O(\reg_accum[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_5__0 
       (.I0(\reg_sum_reg_n_0_[12] ),
        .I1(err_2[12]),
        .O(\reg_accum[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_2__0 
       (.I0(\reg_sum_reg_n_0_[19] ),
        .I1(err_2[19]),
        .O(\reg_accum[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_3__0 
       (.I0(\reg_sum_reg_n_0_[18] ),
        .I1(err_2[18]),
        .O(\reg_accum[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_4__0 
       (.I0(\reg_sum_reg_n_0_[17] ),
        .I1(err_2[17]),
        .O(\reg_accum[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_5__0 
       (.I0(\reg_sum_reg_n_0_[16] ),
        .I1(err_2[16]),
        .O(\reg_accum[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_2__0 
       (.I0(\reg_sum_reg_n_0_[23] ),
        .I1(err_2[23]),
        .O(\reg_accum[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_3__0 
       (.I0(\reg_sum_reg_n_0_[22] ),
        .I1(err_2[22]),
        .O(\reg_accum[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_4__0 
       (.I0(\reg_sum_reg_n_0_[21] ),
        .I1(err_2[21]),
        .O(\reg_accum[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_5__0 
       (.I0(\reg_sum_reg_n_0_[20] ),
        .I1(err_2[20]),
        .O(\reg_accum[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_2__0 
       (.I0(\reg_sum_reg_n_0_[27] ),
        .I1(err_2[27]),
        .O(\reg_accum[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_3__0 
       (.I0(\reg_sum_reg_n_0_[26] ),
        .I1(err_2[26]),
        .O(\reg_accum[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_4__0 
       (.I0(\reg_sum_reg_n_0_[25] ),
        .I1(err_2[25]),
        .O(\reg_accum[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_5__0 
       (.I0(\reg_sum_reg_n_0_[24] ),
        .I1(err_2[24]),
        .O(\reg_accum[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[28]_i_2__0 
       (.I0(\reg_sum_reg_n_0_[28] ),
        .I1(err_2[28]),
        .O(\reg_accum[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_2__0 
       (.I0(\reg_sum_reg_n_0_[7] ),
        .I1(err_2[7]),
        .O(\reg_accum[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_3__0 
       (.I0(\reg_sum_reg_n_0_[6] ),
        .I1(err_2[6]),
        .O(\reg_accum[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_4__0 
       (.I0(\reg_sum_reg_n_0_[5] ),
        .I1(err_2[5]),
        .O(\reg_accum[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_5__0 
       (.I0(\reg_sum_reg_n_0_[4] ),
        .I1(err_2[4]),
        .O(\reg_accum[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_2__0 
       (.I0(\reg_sum_reg_n_0_[11] ),
        .I1(err_2[11]),
        .O(\reg_accum[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_3__0 
       (.I0(\reg_sum_reg_n_0_[10] ),
        .I1(err_2[10]),
        .O(\reg_accum[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_4__0 
       (.I0(\reg_sum_reg_n_0_[9] ),
        .I1(err_2[9]),
        .O(\reg_accum[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_5__0 
       (.I0(\reg_sum_reg_n_0_[8] ),
        .I1(err_2[8]),
        .O(\reg_accum[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__0_n_7 ),
        .Q(err_2[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\reg_accum_reg[0]_i_1__0_n_0 ,\reg_accum_reg[0]_i_1__0_n_1 ,\reg_accum_reg[0]_i_1__0_n_2 ,\reg_accum_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[3] ,\reg_sum_reg_n_0_[2] ,\reg_sum_reg_n_0_[1] ,\reg_sum_reg_n_0_[0] }),
        .O({\reg_accum_reg[0]_i_1__0_n_4 ,\reg_accum_reg[0]_i_1__0_n_5 ,\reg_accum_reg[0]_i_1__0_n_6 ,\reg_accum_reg[0]_i_1__0_n_7 }),
        .S({\reg_accum[0]_i_2__0_n_0 ,\reg_accum[0]_i_3__0_n_0 ,\reg_accum[0]_i_4__0_n_0 ,\reg_accum[0]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__0_n_5 ),
        .Q(err_2[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__0_n_4 ),
        .Q(err_2[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__0_n_7 ),
        .Q(err_2[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[12]_i_1__0 
       (.CI(\reg_accum_reg[8]_i_1__0_n_0 ),
        .CO({\reg_accum_reg[12]_i_1__0_n_0 ,\reg_accum_reg[12]_i_1__0_n_1 ,\reg_accum_reg[12]_i_1__0_n_2 ,\reg_accum_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[15] ,\reg_sum_reg_n_0_[14] ,\reg_sum_reg_n_0_[13] ,\reg_sum_reg_n_0_[12] }),
        .O({\reg_accum_reg[12]_i_1__0_n_4 ,\reg_accum_reg[12]_i_1__0_n_5 ,\reg_accum_reg[12]_i_1__0_n_6 ,\reg_accum_reg[12]_i_1__0_n_7 }),
        .S({\reg_accum[12]_i_2__0_n_0 ,\reg_accum[12]_i_3__0_n_0 ,\reg_accum[12]_i_4__0_n_0 ,\reg_accum[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__0_n_6 ),
        .Q(err_2[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__0_n_5 ),
        .Q(err_2[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__0_n_4 ),
        .Q(err_2[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__0_n_7 ),
        .Q(err_2[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[16]_i_1__0 
       (.CI(\reg_accum_reg[12]_i_1__0_n_0 ),
        .CO({\reg_accum_reg[16]_i_1__0_n_0 ,\reg_accum_reg[16]_i_1__0_n_1 ,\reg_accum_reg[16]_i_1__0_n_2 ,\reg_accum_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[19] ,\reg_sum_reg_n_0_[18] ,\reg_sum_reg_n_0_[17] ,\reg_sum_reg_n_0_[16] }),
        .O({\reg_accum_reg[16]_i_1__0_n_4 ,\reg_accum_reg[16]_i_1__0_n_5 ,\reg_accum_reg[16]_i_1__0_n_6 ,\reg_accum_reg[16]_i_1__0_n_7 }),
        .S({\reg_accum[16]_i_2__0_n_0 ,\reg_accum[16]_i_3__0_n_0 ,\reg_accum[16]_i_4__0_n_0 ,\reg_accum[16]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__0_n_6 ),
        .Q(err_2[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__0_n_5 ),
        .Q(err_2[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__0_n_4 ),
        .Q(err_2[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__0_n_6 ),
        .Q(err_2[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__0_n_7 ),
        .Q(err_2[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[20]_i_1__0 
       (.CI(\reg_accum_reg[16]_i_1__0_n_0 ),
        .CO({\reg_accum_reg[20]_i_1__0_n_0 ,\reg_accum_reg[20]_i_1__0_n_1 ,\reg_accum_reg[20]_i_1__0_n_2 ,\reg_accum_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[23] ,\reg_sum_reg_n_0_[22] ,\reg_sum_reg_n_0_[21] ,\reg_sum_reg_n_0_[20] }),
        .O({\reg_accum_reg[20]_i_1__0_n_4 ,\reg_accum_reg[20]_i_1__0_n_5 ,\reg_accum_reg[20]_i_1__0_n_6 ,\reg_accum_reg[20]_i_1__0_n_7 }),
        .S({\reg_accum[20]_i_2__0_n_0 ,\reg_accum[20]_i_3__0_n_0 ,\reg_accum[20]_i_4__0_n_0 ,\reg_accum[20]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__0_n_6 ),
        .Q(err_2[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__0_n_5 ),
        .Q(err_2[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__0_n_4 ),
        .Q(err_2[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__0_n_7 ),
        .Q(err_2[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[24]_i_1__0 
       (.CI(\reg_accum_reg[20]_i_1__0_n_0 ),
        .CO({\reg_accum_reg[24]_i_1__0_n_0 ,\reg_accum_reg[24]_i_1__0_n_1 ,\reg_accum_reg[24]_i_1__0_n_2 ,\reg_accum_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[27] ,\reg_sum_reg_n_0_[26] ,\reg_sum_reg_n_0_[25] ,\reg_sum_reg_n_0_[24] }),
        .O({\reg_accum_reg[24]_i_1__0_n_4 ,\reg_accum_reg[24]_i_1__0_n_5 ,\reg_accum_reg[24]_i_1__0_n_6 ,\reg_accum_reg[24]_i_1__0_n_7 }),
        .S({\reg_accum[24]_i_2__0_n_0 ,\reg_accum[24]_i_3__0_n_0 ,\reg_accum[24]_i_4__0_n_0 ,\reg_accum[24]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__0_n_6 ),
        .Q(err_2[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__0_n_5 ),
        .Q(err_2[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__0_n_4 ),
        .Q(err_2[27]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__0_n_7 ),
        .Q(err_2[28]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[28]_i_1__0 
       (.CI(\reg_accum_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_reg_accum_reg[28]_i_1__0_CO_UNCONNECTED [3],\reg_accum_reg[28]_i_1__0_n_1 ,\reg_accum_reg[28]_i_1__0_n_2 ,\reg_accum_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_sum_reg_n_0_[28] }),
        .O({\reg_accum_reg[28]_i_1__0_n_4 ,\reg_accum_reg[28]_i_1__0_n_5 ,\reg_accum_reg[28]_i_1__0_n_6 ,\reg_accum_reg[28]_i_1__0_n_7 }),
        .S({err_2[31:29],\reg_accum[28]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__0_n_6 ),
        .Q(err_2[29]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__0_n_5 ),
        .Q(err_2[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__0_n_5 ),
        .Q(err_2[30]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__0_n_4 ),
        .Q(err_2[31]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__0_n_4 ),
        .Q(err_2[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__0_n_7 ),
        .Q(err_2[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[4]_i_1__0 
       (.CI(\reg_accum_reg[0]_i_1__0_n_0 ),
        .CO({\reg_accum_reg[4]_i_1__0_n_0 ,\reg_accum_reg[4]_i_1__0_n_1 ,\reg_accum_reg[4]_i_1__0_n_2 ,\reg_accum_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[7] ,\reg_sum_reg_n_0_[6] ,\reg_sum_reg_n_0_[5] ,\reg_sum_reg_n_0_[4] }),
        .O({\reg_accum_reg[4]_i_1__0_n_4 ,\reg_accum_reg[4]_i_1__0_n_5 ,\reg_accum_reg[4]_i_1__0_n_6 ,\reg_accum_reg[4]_i_1__0_n_7 }),
        .S({\reg_accum[4]_i_2__0_n_0 ,\reg_accum[4]_i_3__0_n_0 ,\reg_accum[4]_i_4__0_n_0 ,\reg_accum[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__0_n_6 ),
        .Q(err_2[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__0_n_5 ),
        .Q(err_2[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__0_n_4 ),
        .Q(err_2[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__0_n_7 ),
        .Q(err_2[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[8]_i_1__0 
       (.CI(\reg_accum_reg[4]_i_1__0_n_0 ),
        .CO({\reg_accum_reg[8]_i_1__0_n_0 ,\reg_accum_reg[8]_i_1__0_n_1 ,\reg_accum_reg[8]_i_1__0_n_2 ,\reg_accum_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[11] ,\reg_sum_reg_n_0_[10] ,\reg_sum_reg_n_0_[9] ,\reg_sum_reg_n_0_[8] }),
        .O({\reg_accum_reg[8]_i_1__0_n_4 ,\reg_accum_reg[8]_i_1__0_n_5 ,\reg_accum_reg[8]_i_1__0_n_6 ,\reg_accum_reg[8]_i_1__0_n_7 }),
        .S({\reg_accum[8]_i_2__0_n_0 ,\reg_accum[8]_i_3__0_n_0 ,\reg_accum[8]_i_4__0_n_0 ,\reg_accum[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__0_n_6 ),
        .Q(err_2[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[0]),
        .Q(\reg_mb_reg[0]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[10]),
        .Q(\reg_mb_reg[10]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[11]),
        .Q(\reg_mb_reg[11]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[12]),
        .Q(\reg_mb_reg[12]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[13]),
        .Q(\reg_mb_reg[13]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[14]),
        .Q(\reg_mb_reg[14]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[15]),
        .Q(\reg_mb_reg[15]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[1]),
        .Q(\reg_mb_reg[1]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[2]),
        .Q(\reg_mb_reg[2]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[3]),
        .Q(\reg_mb_reg[3]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[4]),
        .Q(\reg_mb_reg[4]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[5]),
        .Q(\reg_mb_reg[5]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[6]),
        .Q(\reg_mb_reg[6]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[7]),
        .Q(\reg_mb_reg[7]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[8]),
        .Q(\reg_mb_reg[8]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2),
        .D(DOB[9]),
        .Q(\reg_mb_reg[9]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_2 
       (.I0(inst_linecalc_1_n_16),
        .I1(reg_abs[15]),
        .O(\reg_sum[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_3 
       (.I0(inst_linecalc_1_n_17),
        .I1(reg_abs[14]),
        .O(\reg_sum[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_4 
       (.I0(inst_linecalc_1_n_18),
        .I1(reg_abs[13]),
        .O(\reg_sum[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_5 
       (.I0(inst_linecalc_1_n_19),
        .I1(reg_abs[12]),
        .O(\reg_sum[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_2 
       (.I0(inst_linecalc_1_n_12),
        .I1(reg_abs[19]),
        .O(\reg_sum[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_3 
       (.I0(inst_linecalc_1_n_13),
        .I1(reg_abs[18]),
        .O(\reg_sum[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_4 
       (.I0(inst_linecalc_1_n_14),
        .I1(reg_abs[17]),
        .O(\reg_sum[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_5 
       (.I0(inst_linecalc_1_n_15),
        .I1(reg_abs[16]),
        .O(\reg_sum[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_2 
       (.I0(inst_linecalc_1_n_8),
        .I1(reg_abs[23]),
        .O(\reg_sum[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_3 
       (.I0(inst_linecalc_1_n_9),
        .I1(reg_abs[22]),
        .O(\reg_sum[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_4 
       (.I0(inst_linecalc_1_n_10),
        .I1(reg_abs[21]),
        .O(\reg_sum[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_5 
       (.I0(inst_linecalc_1_n_11),
        .I1(reg_abs[20]),
        .O(\reg_sum[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_2 
       (.I0(inst_linecalc_1_n_4),
        .I1(reg_abs[27]),
        .O(\reg_sum[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_3 
       (.I0(inst_linecalc_1_n_5),
        .I1(reg_abs[26]),
        .O(\reg_sum[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_4 
       (.I0(inst_linecalc_1_n_6),
        .I1(reg_abs[25]),
        .O(\reg_sum[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_5 
       (.I0(inst_linecalc_1_n_7),
        .I1(reg_abs[24]),
        .O(\reg_sum[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_2 
       (.I0(inst_linecalc_1_n_0),
        .I1(reg_abs[31]),
        .O(\reg_sum[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_3 
       (.I0(inst_linecalc_1_n_1),
        .I1(reg_abs[30]),
        .O(\reg_sum[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_4 
       (.I0(inst_linecalc_1_n_2),
        .I1(reg_abs[29]),
        .O(\reg_sum[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_5 
       (.I0(inst_linecalc_1_n_3),
        .I1(reg_abs[28]),
        .O(\reg_sum[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_2 
       (.I0(inst_linecalc_1_n_24),
        .I1(reg_abs[7]),
        .O(\reg_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_3 
       (.I0(inst_linecalc_1_n_25),
        .I1(reg_abs[6]),
        .O(\reg_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_4 
       (.I0(inst_linecalc_1_n_26),
        .I1(reg_abs[5]),
        .O(\reg_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_5 
       (.I0(inst_linecalc_1_n_27),
        .I1(reg_abs[4]),
        .O(\reg_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_2 
       (.I0(inst_linecalc_1_n_20),
        .I1(reg_abs[11]),
        .O(\reg_sum[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_3 
       (.I0(inst_linecalc_1_n_21),
        .I1(reg_abs[10]),
        .O(\reg_sum[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_4 
       (.I0(inst_linecalc_1_n_22),
        .I1(reg_abs[9]),
        .O(\reg_sum[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_5 
       (.I0(inst_linecalc_1_n_23),
        .I1(reg_abs[8]),
        .O(\reg_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[0]),
        .Q(\reg_sum_reg_n_0_[0] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[10]),
        .Q(\reg_sum_reg_n_0_[10] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[11]),
        .Q(\reg_sum_reg_n_0_[11] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[11]_i_1 
       (.CI(\reg_sum_reg[7]_i_1_n_0 ),
        .CO({\reg_sum_reg[11]_i_1_n_0 ,\reg_sum_reg[11]_i_1_n_1 ,\reg_sum_reg[11]_i_1_n_2 ,\reg_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19}),
        .O(do_sum[11:8]),
        .S({\reg_sum[11]_i_2_n_0 ,\reg_sum[11]_i_3_n_0 ,\reg_sum[11]_i_4_n_0 ,\reg_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[12]),
        .Q(\reg_sum_reg_n_0_[12] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[13]),
        .Q(\reg_sum_reg_n_0_[13] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[14]),
        .Q(\reg_sum_reg_n_0_[14] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[15]),
        .Q(\reg_sum_reg_n_0_[15] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[15]_i_1 
       (.CI(\reg_sum_reg[11]_i_1_n_0 ),
        .CO({\reg_sum_reg[15]_i_1_n_0 ,\reg_sum_reg[15]_i_1_n_1 ,\reg_sum_reg[15]_i_1_n_2 ,\reg_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15}),
        .O(do_sum[15:12]),
        .S({\reg_sum[15]_i_2_n_0 ,\reg_sum[15]_i_3_n_0 ,\reg_sum[15]_i_4_n_0 ,\reg_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[16]),
        .Q(\reg_sum_reg_n_0_[16] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[17]),
        .Q(\reg_sum_reg_n_0_[17] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[18]),
        .Q(\reg_sum_reg_n_0_[18] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[19]),
        .Q(\reg_sum_reg_n_0_[19] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[19]_i_1 
       (.CI(\reg_sum_reg[15]_i_1_n_0 ),
        .CO({\reg_sum_reg[19]_i_1_n_0 ,\reg_sum_reg[19]_i_1_n_1 ,\reg_sum_reg[19]_i_1_n_2 ,\reg_sum_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11}),
        .O(do_sum[19:16]),
        .S({\reg_sum[19]_i_2_n_0 ,\reg_sum[19]_i_3_n_0 ,\reg_sum[19]_i_4_n_0 ,\reg_sum[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[1]),
        .Q(\reg_sum_reg_n_0_[1] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[20]),
        .Q(\reg_sum_reg_n_0_[20] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[21]),
        .Q(\reg_sum_reg_n_0_[21] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[22]),
        .Q(\reg_sum_reg_n_0_[22] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[23]),
        .Q(\reg_sum_reg_n_0_[23] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[23]_i_1 
       (.CI(\reg_sum_reg[19]_i_1_n_0 ),
        .CO({\reg_sum_reg[23]_i_1_n_0 ,\reg_sum_reg[23]_i_1_n_1 ,\reg_sum_reg[23]_i_1_n_2 ,\reg_sum_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7}),
        .O(do_sum[23:20]),
        .S({\reg_sum[23]_i_2_n_0 ,\reg_sum[23]_i_3_n_0 ,\reg_sum[23]_i_4_n_0 ,\reg_sum[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[24]),
        .Q(\reg_sum_reg_n_0_[24] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[25]),
        .Q(\reg_sum_reg_n_0_[25] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[26]),
        .Q(\reg_sum_reg_n_0_[26] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[27]),
        .Q(\reg_sum_reg_n_0_[27] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[27]_i_1 
       (.CI(\reg_sum_reg[23]_i_1_n_0 ),
        .CO({\reg_sum_reg[27]_i_1_n_0 ,\reg_sum_reg[27]_i_1_n_1 ,\reg_sum_reg[27]_i_1_n_2 ,\reg_sum_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3}),
        .O(do_sum[27:24]),
        .S({\reg_sum[27]_i_2_n_0 ,\reg_sum[27]_i_3_n_0 ,\reg_sum[27]_i_4_n_0 ,\reg_sum[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[28]),
        .Q(\reg_sum_reg_n_0_[28] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[28]_i_1 
       (.CI(\reg_sum_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED [3:1],do_sum[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[2]),
        .Q(\reg_sum_reg_n_0_[2] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[3]),
        .Q(\reg_sum_reg_n_0_[3] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_sum_reg[3]_i_1_n_0 ,\reg_sum_reg[3]_i_1_n_1 ,\reg_sum_reg[3]_i_1_n_2 ,\reg_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .O(do_sum[3:0]),
        .S({\reg_sum[3]_i_2_n_0 ,\reg_sum[3]_i_3_n_0 ,\reg_sum[3]_i_4_n_0 ,\reg_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[4]),
        .Q(\reg_sum_reg_n_0_[4] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[5]),
        .Q(\reg_sum_reg_n_0_[5] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[6]),
        .Q(\reg_sum_reg_n_0_[6] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[7]),
        .Q(\reg_sum_reg_n_0_[7] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[7]_i_1 
       (.CI(\reg_sum_reg[3]_i_1_n_0 ),
        .CO({\reg_sum_reg[7]_i_1_n_0 ,\reg_sum_reg[7]_i_1_n_1 ,\reg_sum_reg[7]_i_1_n_2 ,\reg_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23}),
        .O(do_sum[7:4]),
        .S({\reg_sum[7]_i_2_n_0 ,\reg_sum[7]_i_3_n_0 ,\reg_sum[7]_i_4_n_0 ,\reg_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[8]),
        .Q(\reg_sum_reg_n_0_[8] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[9]),
        .Q(\reg_sum_reg_n_0_[9] ),
        .R(reg_sum));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[0]_i_2 
       (.I0(fit_err[16]),
        .I1(err_2[16]),
        .I2(CO),
        .I3(quart_2[16]),
        .I4(\res_reg[0] ),
        .O(semi_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[0]_i_4 
       (.I0(fit_err[0]),
        .I1(err_2[0]),
        .I2(CO),
        .I3(quart_2[0]),
        .I4(\res_reg[0] ),
        .O(semi_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[10]_i_2 
       (.I0(fit_err[26]),
        .I1(err_2[26]),
        .I2(CO),
        .I3(quart_2[26]),
        .I4(\res_reg[0] ),
        .O(semi_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[10]_i_4 
       (.I0(fit_err[10]),
        .I1(err_2[10]),
        .I2(CO),
        .I3(quart_2[10]),
        .I4(\res_reg[0] ),
        .O(semi_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[11]_i_2 
       (.I0(fit_err[27]),
        .I1(err_2[27]),
        .I2(CO),
        .I3(quart_2[27]),
        .I4(\res_reg[0] ),
        .O(semi_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[11]_i_4 
       (.I0(fit_err[11]),
        .I1(err_2[11]),
        .I2(CO),
        .I3(quart_2[11]),
        .I4(\res_reg[0] ),
        .O(semi_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[12]_i_2 
       (.I0(fit_err[28]),
        .I1(err_2[28]),
        .I2(CO),
        .I3(quart_2[28]),
        .I4(\res_reg[0] ),
        .O(semi_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[12]_i_4 
       (.I0(fit_err[12]),
        .I1(err_2[12]),
        .I2(CO),
        .I3(quart_2[12]),
        .I4(\res_reg[0] ),
        .O(semi_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[13]_i_2 
       (.I0(fit_err[29]),
        .I1(err_2[29]),
        .I2(CO),
        .I3(quart_2[29]),
        .I4(\res_reg[0] ),
        .O(semi_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[13]_i_4 
       (.I0(fit_err[13]),
        .I1(err_2[13]),
        .I2(CO),
        .I3(quart_2[13]),
        .I4(\res_reg[0] ),
        .O(semi_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[14]_i_2 
       (.I0(fit_err[30]),
        .I1(err_2[30]),
        .I2(CO),
        .I3(quart_2[30]),
        .I4(\res_reg[0] ),
        .O(semi_1[30]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[14]_i_4 
       (.I0(fit_err[14]),
        .I1(err_2[14]),
        .I2(CO),
        .I3(quart_2[14]),
        .I4(\res_reg[0] ),
        .O(semi_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[15]_i_2 
       (.I0(fit_err[31]),
        .I1(err_2[31]),
        .I2(CO),
        .I3(quart_2[31]),
        .I4(\res_reg[0] ),
        .O(semi_1[31]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[15]_i_4 
       (.I0(fit_err[15]),
        .I1(err_2[15]),
        .I2(CO),
        .I3(quart_2[15]),
        .I4(\res_reg[0] ),
        .O(semi_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[1]_i_2 
       (.I0(fit_err[17]),
        .I1(err_2[17]),
        .I2(CO),
        .I3(quart_2[17]),
        .I4(\res_reg[0] ),
        .O(semi_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[1]_i_4 
       (.I0(fit_err[1]),
        .I1(err_2[1]),
        .I2(CO),
        .I3(quart_2[1]),
        .I4(\res_reg[0] ),
        .O(semi_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[2]_i_2 
       (.I0(fit_err[18]),
        .I1(err_2[18]),
        .I2(CO),
        .I3(quart_2[18]),
        .I4(\res_reg[0] ),
        .O(semi_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[2]_i_4 
       (.I0(fit_err[2]),
        .I1(err_2[2]),
        .I2(CO),
        .I3(quart_2[2]),
        .I4(\res_reg[0] ),
        .O(semi_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[3]_i_2 
       (.I0(fit_err[19]),
        .I1(err_2[19]),
        .I2(CO),
        .I3(quart_2[19]),
        .I4(\res_reg[0] ),
        .O(semi_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[3]_i_4 
       (.I0(fit_err[3]),
        .I1(err_2[3]),
        .I2(CO),
        .I3(quart_2[3]),
        .I4(\res_reg[0] ),
        .O(semi_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[4]_i_2 
       (.I0(fit_err[20]),
        .I1(err_2[20]),
        .I2(CO),
        .I3(quart_2[20]),
        .I4(\res_reg[0] ),
        .O(semi_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[4]_i_4 
       (.I0(fit_err[4]),
        .I1(err_2[4]),
        .I2(CO),
        .I3(quart_2[4]),
        .I4(\res_reg[0] ),
        .O(semi_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[5]_i_2 
       (.I0(fit_err[21]),
        .I1(err_2[21]),
        .I2(CO),
        .I3(quart_2[21]),
        .I4(\res_reg[0] ),
        .O(semi_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[5]_i_4 
       (.I0(fit_err[5]),
        .I1(err_2[5]),
        .I2(CO),
        .I3(quart_2[5]),
        .I4(\res_reg[0] ),
        .O(semi_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[6]_i_2 
       (.I0(fit_err[22]),
        .I1(err_2[22]),
        .I2(CO),
        .I3(quart_2[22]),
        .I4(\res_reg[0] ),
        .O(semi_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[6]_i_4 
       (.I0(fit_err[6]),
        .I1(err_2[6]),
        .I2(CO),
        .I3(quart_2[6]),
        .I4(\res_reg[0] ),
        .O(semi_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[7]_i_2 
       (.I0(fit_err[23]),
        .I1(err_2[23]),
        .I2(CO),
        .I3(quart_2[23]),
        .I4(\res_reg[0] ),
        .O(semi_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[7]_i_4 
       (.I0(fit_err[7]),
        .I1(err_2[7]),
        .I2(CO),
        .I3(quart_2[7]),
        .I4(\res_reg[0] ),
        .O(semi_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[8]_i_2 
       (.I0(fit_err[24]),
        .I1(err_2[24]),
        .I2(CO),
        .I3(quart_2[24]),
        .I4(\res_reg[0] ),
        .O(semi_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[8]_i_4 
       (.I0(fit_err[8]),
        .I1(err_2[8]),
        .I2(CO),
        .I3(quart_2[8]),
        .I4(\res_reg[0] ),
        .O(semi_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[9]_i_2 
       (.I0(fit_err[25]),
        .I1(err_2[25]),
        .I2(CO),
        .I3(quart_2[25]),
        .I4(\res_reg[0] ),
        .O(semi_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[9]_i_4 
       (.I0(fit_err[9]),
        .I1(err_2[9]),
        .I2(CO),
        .I3(quart_2[9]),
        .I4(\res_reg[0] ),
        .O(semi_1[9]));
endmodule

(* ORIG_REF_NAME = "linecalc_pair" *) 
module linecalc_pair_1
   (\reg_mb_reg[15]_0 ,
    \reg_mb_reg[14]_0 ,
    \reg_mb_reg[13]_0 ,
    \reg_mb_reg[12]_0 ,
    \reg_mb_reg[11]_0 ,
    \reg_mb_reg[10]_0 ,
    \reg_mb_reg[9]_0 ,
    \reg_mb_reg[8]_0 ,
    \reg_mb_reg[7]_0 ,
    \reg_mb_reg[6]_0 ,
    \reg_mb_reg[5]_0 ,
    \reg_mb_reg[4]_0 ,
    \reg_mb_reg[3]_0 ,
    \reg_mb_reg[2]_0 ,
    \reg_mb_reg[1]_0 ,
    \reg_mb_reg[0]_0 ,
    fit_err,
    \reg_mb_reg[0]_1 ,
    CEA2_0,
    DOA,
    clk_IBUF_BUFG,
    CEC,
    sel,
    reg_sum,
    DOB,
    reg_add_reg,
    reg_add_reg_0,
    p_0_in,
    reg_sub_reg,
    B,
    A);
  output \reg_mb_reg[15]_0 ;
  output \reg_mb_reg[14]_0 ;
  output \reg_mb_reg[13]_0 ;
  output \reg_mb_reg[12]_0 ;
  output \reg_mb_reg[11]_0 ;
  output \reg_mb_reg[10]_0 ;
  output \reg_mb_reg[9]_0 ;
  output \reg_mb_reg[8]_0 ;
  output \reg_mb_reg[7]_0 ;
  output \reg_mb_reg[6]_0 ;
  output \reg_mb_reg[5]_0 ;
  output \reg_mb_reg[4]_0 ;
  output \reg_mb_reg[3]_0 ;
  output \reg_mb_reg[2]_0 ;
  output \reg_mb_reg[1]_0 ;
  output \reg_mb_reg[0]_0 ;
  output [31:0]fit_err;
  input \reg_mb_reg[0]_1 ;
  input CEA2_0;
  input [31:0]DOA;
  input clk_IBUF_BUFG;
  input CEC;
  input sel;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg;
  input [15:0]reg_add_reg_0;
  input [14:0]p_0_in;
  input [2:0]reg_sub_reg;
  input [9:0]B;
  input [7:0]A;

  wire [7:0]A;
  wire [9:0]B;
  wire CEA2_0;
  wire CEC;
  wire [31:0]DOA;
  wire [15:0]DOB;
  wire clk_IBUF_BUFG;
  wire [28:0]do_sum;
  wire [31:0]fit_err;
  wire inst_linecalc_1_n_0;
  wire inst_linecalc_1_n_1;
  wire inst_linecalc_1_n_10;
  wire inst_linecalc_1_n_11;
  wire inst_linecalc_1_n_12;
  wire inst_linecalc_1_n_13;
  wire inst_linecalc_1_n_14;
  wire inst_linecalc_1_n_15;
  wire inst_linecalc_1_n_16;
  wire inst_linecalc_1_n_17;
  wire inst_linecalc_1_n_18;
  wire inst_linecalc_1_n_19;
  wire inst_linecalc_1_n_2;
  wire inst_linecalc_1_n_20;
  wire inst_linecalc_1_n_21;
  wire inst_linecalc_1_n_22;
  wire inst_linecalc_1_n_23;
  wire inst_linecalc_1_n_24;
  wire inst_linecalc_1_n_25;
  wire inst_linecalc_1_n_26;
  wire inst_linecalc_1_n_27;
  wire inst_linecalc_1_n_3;
  wire inst_linecalc_1_n_4;
  wire inst_linecalc_1_n_5;
  wire inst_linecalc_1_n_6;
  wire inst_linecalc_1_n_7;
  wire inst_linecalc_1_n_8;
  wire inst_linecalc_1_n_9;
  wire [14:0]p_0_in;
  wire [31:4]reg_abs;
  wire \reg_accum[0]_i_2__1_n_0 ;
  wire \reg_accum[0]_i_3__1_n_0 ;
  wire \reg_accum[0]_i_4__1_n_0 ;
  wire \reg_accum[0]_i_5__1_n_0 ;
  wire \reg_accum[12]_i_2__1_n_0 ;
  wire \reg_accum[12]_i_3__1_n_0 ;
  wire \reg_accum[12]_i_4__1_n_0 ;
  wire \reg_accum[12]_i_5__1_n_0 ;
  wire \reg_accum[16]_i_2__1_n_0 ;
  wire \reg_accum[16]_i_3__1_n_0 ;
  wire \reg_accum[16]_i_4__1_n_0 ;
  wire \reg_accum[16]_i_5__1_n_0 ;
  wire \reg_accum[20]_i_2__1_n_0 ;
  wire \reg_accum[20]_i_3__1_n_0 ;
  wire \reg_accum[20]_i_4__1_n_0 ;
  wire \reg_accum[20]_i_5__1_n_0 ;
  wire \reg_accum[24]_i_2__1_n_0 ;
  wire \reg_accum[24]_i_3__1_n_0 ;
  wire \reg_accum[24]_i_4__1_n_0 ;
  wire \reg_accum[24]_i_5__1_n_0 ;
  wire \reg_accum[28]_i_2__1_n_0 ;
  wire \reg_accum[4]_i_2__1_n_0 ;
  wire \reg_accum[4]_i_3__1_n_0 ;
  wire \reg_accum[4]_i_4__1_n_0 ;
  wire \reg_accum[4]_i_5__1_n_0 ;
  wire \reg_accum[8]_i_2__1_n_0 ;
  wire \reg_accum[8]_i_3__1_n_0 ;
  wire \reg_accum[8]_i_4__1_n_0 ;
  wire \reg_accum[8]_i_5__1_n_0 ;
  wire \reg_accum_reg[0]_i_1__1_n_0 ;
  wire \reg_accum_reg[0]_i_1__1_n_1 ;
  wire \reg_accum_reg[0]_i_1__1_n_2 ;
  wire \reg_accum_reg[0]_i_1__1_n_3 ;
  wire \reg_accum_reg[0]_i_1__1_n_4 ;
  wire \reg_accum_reg[0]_i_1__1_n_5 ;
  wire \reg_accum_reg[0]_i_1__1_n_6 ;
  wire \reg_accum_reg[0]_i_1__1_n_7 ;
  wire \reg_accum_reg[12]_i_1__1_n_0 ;
  wire \reg_accum_reg[12]_i_1__1_n_1 ;
  wire \reg_accum_reg[12]_i_1__1_n_2 ;
  wire \reg_accum_reg[12]_i_1__1_n_3 ;
  wire \reg_accum_reg[12]_i_1__1_n_4 ;
  wire \reg_accum_reg[12]_i_1__1_n_5 ;
  wire \reg_accum_reg[12]_i_1__1_n_6 ;
  wire \reg_accum_reg[12]_i_1__1_n_7 ;
  wire \reg_accum_reg[16]_i_1__1_n_0 ;
  wire \reg_accum_reg[16]_i_1__1_n_1 ;
  wire \reg_accum_reg[16]_i_1__1_n_2 ;
  wire \reg_accum_reg[16]_i_1__1_n_3 ;
  wire \reg_accum_reg[16]_i_1__1_n_4 ;
  wire \reg_accum_reg[16]_i_1__1_n_5 ;
  wire \reg_accum_reg[16]_i_1__1_n_6 ;
  wire \reg_accum_reg[16]_i_1__1_n_7 ;
  wire \reg_accum_reg[20]_i_1__1_n_0 ;
  wire \reg_accum_reg[20]_i_1__1_n_1 ;
  wire \reg_accum_reg[20]_i_1__1_n_2 ;
  wire \reg_accum_reg[20]_i_1__1_n_3 ;
  wire \reg_accum_reg[20]_i_1__1_n_4 ;
  wire \reg_accum_reg[20]_i_1__1_n_5 ;
  wire \reg_accum_reg[20]_i_1__1_n_6 ;
  wire \reg_accum_reg[20]_i_1__1_n_7 ;
  wire \reg_accum_reg[24]_i_1__1_n_0 ;
  wire \reg_accum_reg[24]_i_1__1_n_1 ;
  wire \reg_accum_reg[24]_i_1__1_n_2 ;
  wire \reg_accum_reg[24]_i_1__1_n_3 ;
  wire \reg_accum_reg[24]_i_1__1_n_4 ;
  wire \reg_accum_reg[24]_i_1__1_n_5 ;
  wire \reg_accum_reg[24]_i_1__1_n_6 ;
  wire \reg_accum_reg[24]_i_1__1_n_7 ;
  wire \reg_accum_reg[28]_i_1__1_n_1 ;
  wire \reg_accum_reg[28]_i_1__1_n_2 ;
  wire \reg_accum_reg[28]_i_1__1_n_3 ;
  wire \reg_accum_reg[28]_i_1__1_n_4 ;
  wire \reg_accum_reg[28]_i_1__1_n_5 ;
  wire \reg_accum_reg[28]_i_1__1_n_6 ;
  wire \reg_accum_reg[28]_i_1__1_n_7 ;
  wire \reg_accum_reg[4]_i_1__1_n_0 ;
  wire \reg_accum_reg[4]_i_1__1_n_1 ;
  wire \reg_accum_reg[4]_i_1__1_n_2 ;
  wire \reg_accum_reg[4]_i_1__1_n_3 ;
  wire \reg_accum_reg[4]_i_1__1_n_4 ;
  wire \reg_accum_reg[4]_i_1__1_n_5 ;
  wire \reg_accum_reg[4]_i_1__1_n_6 ;
  wire \reg_accum_reg[4]_i_1__1_n_7 ;
  wire \reg_accum_reg[8]_i_1__1_n_0 ;
  wire \reg_accum_reg[8]_i_1__1_n_1 ;
  wire \reg_accum_reg[8]_i_1__1_n_2 ;
  wire \reg_accum_reg[8]_i_1__1_n_3 ;
  wire \reg_accum_reg[8]_i_1__1_n_4 ;
  wire \reg_accum_reg[8]_i_1__1_n_5 ;
  wire \reg_accum_reg[8]_i_1__1_n_6 ;
  wire \reg_accum_reg[8]_i_1__1_n_7 ;
  wire [15:0]reg_add_reg;
  wire [15:0]reg_add_reg_0;
  wire \reg_mb_reg[0]_0 ;
  wire \reg_mb_reg[0]_1 ;
  wire \reg_mb_reg[10]_0 ;
  wire \reg_mb_reg[11]_0 ;
  wire \reg_mb_reg[12]_0 ;
  wire \reg_mb_reg[13]_0 ;
  wire \reg_mb_reg[14]_0 ;
  wire \reg_mb_reg[15]_0 ;
  wire \reg_mb_reg[1]_0 ;
  wire \reg_mb_reg[2]_0 ;
  wire \reg_mb_reg[3]_0 ;
  wire \reg_mb_reg[4]_0 ;
  wire \reg_mb_reg[5]_0 ;
  wire \reg_mb_reg[6]_0 ;
  wire \reg_mb_reg[7]_0 ;
  wire \reg_mb_reg[8]_0 ;
  wire \reg_mb_reg[9]_0 ;
  wire [2:0]reg_sub_reg;
  wire reg_sum;
  wire \reg_sum[11]_i_2_n_0 ;
  wire \reg_sum[11]_i_3_n_0 ;
  wire \reg_sum[11]_i_4_n_0 ;
  wire \reg_sum[11]_i_5_n_0 ;
  wire \reg_sum[15]_i_2_n_0 ;
  wire \reg_sum[15]_i_3_n_0 ;
  wire \reg_sum[15]_i_4_n_0 ;
  wire \reg_sum[15]_i_5_n_0 ;
  wire \reg_sum[19]_i_2_n_0 ;
  wire \reg_sum[19]_i_3_n_0 ;
  wire \reg_sum[19]_i_4_n_0 ;
  wire \reg_sum[19]_i_5_n_0 ;
  wire \reg_sum[23]_i_2_n_0 ;
  wire \reg_sum[23]_i_3_n_0 ;
  wire \reg_sum[23]_i_4_n_0 ;
  wire \reg_sum[23]_i_5_n_0 ;
  wire \reg_sum[27]_i_2_n_0 ;
  wire \reg_sum[27]_i_3_n_0 ;
  wire \reg_sum[27]_i_4_n_0 ;
  wire \reg_sum[27]_i_5_n_0 ;
  wire \reg_sum[3]_i_2_n_0 ;
  wire \reg_sum[3]_i_3_n_0 ;
  wire \reg_sum[3]_i_4_n_0 ;
  wire \reg_sum[3]_i_5_n_0 ;
  wire \reg_sum[7]_i_2_n_0 ;
  wire \reg_sum[7]_i_3_n_0 ;
  wire \reg_sum[7]_i_4_n_0 ;
  wire \reg_sum[7]_i_5_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_1 ;
  wire \reg_sum_reg[11]_i_1_n_2 ;
  wire \reg_sum_reg[11]_i_1_n_3 ;
  wire \reg_sum_reg[15]_i_1_n_0 ;
  wire \reg_sum_reg[15]_i_1_n_1 ;
  wire \reg_sum_reg[15]_i_1_n_2 ;
  wire \reg_sum_reg[15]_i_1_n_3 ;
  wire \reg_sum_reg[19]_i_1_n_0 ;
  wire \reg_sum_reg[19]_i_1_n_1 ;
  wire \reg_sum_reg[19]_i_1_n_2 ;
  wire \reg_sum_reg[19]_i_1_n_3 ;
  wire \reg_sum_reg[23]_i_1_n_0 ;
  wire \reg_sum_reg[23]_i_1_n_1 ;
  wire \reg_sum_reg[23]_i_1_n_2 ;
  wire \reg_sum_reg[23]_i_1_n_3 ;
  wire \reg_sum_reg[27]_i_1_n_0 ;
  wire \reg_sum_reg[27]_i_1_n_1 ;
  wire \reg_sum_reg[27]_i_1_n_2 ;
  wire \reg_sum_reg[27]_i_1_n_3 ;
  wire \reg_sum_reg[3]_i_1_n_0 ;
  wire \reg_sum_reg[3]_i_1_n_1 ;
  wire \reg_sum_reg[3]_i_1_n_2 ;
  wire \reg_sum_reg[3]_i_1_n_3 ;
  wire \reg_sum_reg[7]_i_1_n_0 ;
  wire \reg_sum_reg[7]_i_1_n_1 ;
  wire \reg_sum_reg[7]_i_1_n_2 ;
  wire \reg_sum_reg[7]_i_1_n_3 ;
  wire \reg_sum_reg_n_0_[0] ;
  wire \reg_sum_reg_n_0_[10] ;
  wire \reg_sum_reg_n_0_[11] ;
  wire \reg_sum_reg_n_0_[12] ;
  wire \reg_sum_reg_n_0_[13] ;
  wire \reg_sum_reg_n_0_[14] ;
  wire \reg_sum_reg_n_0_[15] ;
  wire \reg_sum_reg_n_0_[16] ;
  wire \reg_sum_reg_n_0_[17] ;
  wire \reg_sum_reg_n_0_[18] ;
  wire \reg_sum_reg_n_0_[19] ;
  wire \reg_sum_reg_n_0_[1] ;
  wire \reg_sum_reg_n_0_[20] ;
  wire \reg_sum_reg_n_0_[21] ;
  wire \reg_sum_reg_n_0_[22] ;
  wire \reg_sum_reg_n_0_[23] ;
  wire \reg_sum_reg_n_0_[24] ;
  wire \reg_sum_reg_n_0_[25] ;
  wire \reg_sum_reg_n_0_[26] ;
  wire \reg_sum_reg_n_0_[27] ;
  wire \reg_sum_reg_n_0_[28] ;
  wire \reg_sum_reg_n_0_[2] ;
  wire \reg_sum_reg_n_0_[3] ;
  wire \reg_sum_reg_n_0_[4] ;
  wire \reg_sum_reg_n_0_[5] ;
  wire \reg_sum_reg_n_0_[6] ;
  wire \reg_sum_reg_n_0_[7] ;
  wire \reg_sum_reg_n_0_[8] ;
  wire \reg_sum_reg_n_0_[9] ;
  wire sel;
  wire [3:3]\NLW_reg_accum_reg[28]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED ;

  linecalc_16 inst_linecalc_1
       (.A(A),
        .B(B),
        .CEA2_0(CEA2_0),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .Q({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3,inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7,inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11,inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15,inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19,inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23,inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_17 inst_linecalc_2
       (.CEA2_0(CEA2_0),
        .CEC(CEC),
        .DOB(DOB),
        .Q(reg_abs),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in(p_0_in),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sub_reg_0(reg_sub_reg),
        .reg_sum(reg_sum),
        .sel(sel));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_2__1 
       (.I0(\reg_sum_reg_n_0_[3] ),
        .I1(fit_err[3]),
        .O(\reg_accum[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_3__1 
       (.I0(\reg_sum_reg_n_0_[2] ),
        .I1(fit_err[2]),
        .O(\reg_accum[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_4__1 
       (.I0(\reg_sum_reg_n_0_[1] ),
        .I1(fit_err[1]),
        .O(\reg_accum[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_5__1 
       (.I0(\reg_sum_reg_n_0_[0] ),
        .I1(fit_err[0]),
        .O(\reg_accum[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_2__1 
       (.I0(\reg_sum_reg_n_0_[15] ),
        .I1(fit_err[15]),
        .O(\reg_accum[12]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_3__1 
       (.I0(\reg_sum_reg_n_0_[14] ),
        .I1(fit_err[14]),
        .O(\reg_accum[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_4__1 
       (.I0(\reg_sum_reg_n_0_[13] ),
        .I1(fit_err[13]),
        .O(\reg_accum[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_5__1 
       (.I0(\reg_sum_reg_n_0_[12] ),
        .I1(fit_err[12]),
        .O(\reg_accum[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_2__1 
       (.I0(\reg_sum_reg_n_0_[19] ),
        .I1(fit_err[19]),
        .O(\reg_accum[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_3__1 
       (.I0(\reg_sum_reg_n_0_[18] ),
        .I1(fit_err[18]),
        .O(\reg_accum[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_4__1 
       (.I0(\reg_sum_reg_n_0_[17] ),
        .I1(fit_err[17]),
        .O(\reg_accum[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_5__1 
       (.I0(\reg_sum_reg_n_0_[16] ),
        .I1(fit_err[16]),
        .O(\reg_accum[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_2__1 
       (.I0(\reg_sum_reg_n_0_[23] ),
        .I1(fit_err[23]),
        .O(\reg_accum[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_3__1 
       (.I0(\reg_sum_reg_n_0_[22] ),
        .I1(fit_err[22]),
        .O(\reg_accum[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_4__1 
       (.I0(\reg_sum_reg_n_0_[21] ),
        .I1(fit_err[21]),
        .O(\reg_accum[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_5__1 
       (.I0(\reg_sum_reg_n_0_[20] ),
        .I1(fit_err[20]),
        .O(\reg_accum[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_2__1 
       (.I0(\reg_sum_reg_n_0_[27] ),
        .I1(fit_err[27]),
        .O(\reg_accum[24]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_3__1 
       (.I0(\reg_sum_reg_n_0_[26] ),
        .I1(fit_err[26]),
        .O(\reg_accum[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_4__1 
       (.I0(\reg_sum_reg_n_0_[25] ),
        .I1(fit_err[25]),
        .O(\reg_accum[24]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_5__1 
       (.I0(\reg_sum_reg_n_0_[24] ),
        .I1(fit_err[24]),
        .O(\reg_accum[24]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[28]_i_2__1 
       (.I0(\reg_sum_reg_n_0_[28] ),
        .I1(fit_err[28]),
        .O(\reg_accum[28]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_2__1 
       (.I0(\reg_sum_reg_n_0_[7] ),
        .I1(fit_err[7]),
        .O(\reg_accum[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_3__1 
       (.I0(\reg_sum_reg_n_0_[6] ),
        .I1(fit_err[6]),
        .O(\reg_accum[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_4__1 
       (.I0(\reg_sum_reg_n_0_[5] ),
        .I1(fit_err[5]),
        .O(\reg_accum[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_5__1 
       (.I0(\reg_sum_reg_n_0_[4] ),
        .I1(fit_err[4]),
        .O(\reg_accum[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_2__1 
       (.I0(\reg_sum_reg_n_0_[11] ),
        .I1(fit_err[11]),
        .O(\reg_accum[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_3__1 
       (.I0(\reg_sum_reg_n_0_[10] ),
        .I1(fit_err[10]),
        .O(\reg_accum[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_4__1 
       (.I0(\reg_sum_reg_n_0_[9] ),
        .I1(fit_err[9]),
        .O(\reg_accum[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_5__1 
       (.I0(\reg_sum_reg_n_0_[8] ),
        .I1(fit_err[8]),
        .O(\reg_accum[8]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__1_n_7 ),
        .Q(fit_err[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\reg_accum_reg[0]_i_1__1_n_0 ,\reg_accum_reg[0]_i_1__1_n_1 ,\reg_accum_reg[0]_i_1__1_n_2 ,\reg_accum_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[3] ,\reg_sum_reg_n_0_[2] ,\reg_sum_reg_n_0_[1] ,\reg_sum_reg_n_0_[0] }),
        .O({\reg_accum_reg[0]_i_1__1_n_4 ,\reg_accum_reg[0]_i_1__1_n_5 ,\reg_accum_reg[0]_i_1__1_n_6 ,\reg_accum_reg[0]_i_1__1_n_7 }),
        .S({\reg_accum[0]_i_2__1_n_0 ,\reg_accum[0]_i_3__1_n_0 ,\reg_accum[0]_i_4__1_n_0 ,\reg_accum[0]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__1_n_5 ),
        .Q(fit_err[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__1_n_4 ),
        .Q(fit_err[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__1_n_7 ),
        .Q(fit_err[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[12]_i_1__1 
       (.CI(\reg_accum_reg[8]_i_1__1_n_0 ),
        .CO({\reg_accum_reg[12]_i_1__1_n_0 ,\reg_accum_reg[12]_i_1__1_n_1 ,\reg_accum_reg[12]_i_1__1_n_2 ,\reg_accum_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[15] ,\reg_sum_reg_n_0_[14] ,\reg_sum_reg_n_0_[13] ,\reg_sum_reg_n_0_[12] }),
        .O({\reg_accum_reg[12]_i_1__1_n_4 ,\reg_accum_reg[12]_i_1__1_n_5 ,\reg_accum_reg[12]_i_1__1_n_6 ,\reg_accum_reg[12]_i_1__1_n_7 }),
        .S({\reg_accum[12]_i_2__1_n_0 ,\reg_accum[12]_i_3__1_n_0 ,\reg_accum[12]_i_4__1_n_0 ,\reg_accum[12]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__1_n_6 ),
        .Q(fit_err[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__1_n_5 ),
        .Q(fit_err[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__1_n_4 ),
        .Q(fit_err[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__1_n_7 ),
        .Q(fit_err[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[16]_i_1__1 
       (.CI(\reg_accum_reg[12]_i_1__1_n_0 ),
        .CO({\reg_accum_reg[16]_i_1__1_n_0 ,\reg_accum_reg[16]_i_1__1_n_1 ,\reg_accum_reg[16]_i_1__1_n_2 ,\reg_accum_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[19] ,\reg_sum_reg_n_0_[18] ,\reg_sum_reg_n_0_[17] ,\reg_sum_reg_n_0_[16] }),
        .O({\reg_accum_reg[16]_i_1__1_n_4 ,\reg_accum_reg[16]_i_1__1_n_5 ,\reg_accum_reg[16]_i_1__1_n_6 ,\reg_accum_reg[16]_i_1__1_n_7 }),
        .S({\reg_accum[16]_i_2__1_n_0 ,\reg_accum[16]_i_3__1_n_0 ,\reg_accum[16]_i_4__1_n_0 ,\reg_accum[16]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__1_n_6 ),
        .Q(fit_err[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__1_n_5 ),
        .Q(fit_err[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__1_n_4 ),
        .Q(fit_err[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__1_n_6 ),
        .Q(fit_err[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__1_n_7 ),
        .Q(fit_err[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[20]_i_1__1 
       (.CI(\reg_accum_reg[16]_i_1__1_n_0 ),
        .CO({\reg_accum_reg[20]_i_1__1_n_0 ,\reg_accum_reg[20]_i_1__1_n_1 ,\reg_accum_reg[20]_i_1__1_n_2 ,\reg_accum_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[23] ,\reg_sum_reg_n_0_[22] ,\reg_sum_reg_n_0_[21] ,\reg_sum_reg_n_0_[20] }),
        .O({\reg_accum_reg[20]_i_1__1_n_4 ,\reg_accum_reg[20]_i_1__1_n_5 ,\reg_accum_reg[20]_i_1__1_n_6 ,\reg_accum_reg[20]_i_1__1_n_7 }),
        .S({\reg_accum[20]_i_2__1_n_0 ,\reg_accum[20]_i_3__1_n_0 ,\reg_accum[20]_i_4__1_n_0 ,\reg_accum[20]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__1_n_6 ),
        .Q(fit_err[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__1_n_5 ),
        .Q(fit_err[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__1_n_4 ),
        .Q(fit_err[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__1_n_7 ),
        .Q(fit_err[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[24]_i_1__1 
       (.CI(\reg_accum_reg[20]_i_1__1_n_0 ),
        .CO({\reg_accum_reg[24]_i_1__1_n_0 ,\reg_accum_reg[24]_i_1__1_n_1 ,\reg_accum_reg[24]_i_1__1_n_2 ,\reg_accum_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[27] ,\reg_sum_reg_n_0_[26] ,\reg_sum_reg_n_0_[25] ,\reg_sum_reg_n_0_[24] }),
        .O({\reg_accum_reg[24]_i_1__1_n_4 ,\reg_accum_reg[24]_i_1__1_n_5 ,\reg_accum_reg[24]_i_1__1_n_6 ,\reg_accum_reg[24]_i_1__1_n_7 }),
        .S({\reg_accum[24]_i_2__1_n_0 ,\reg_accum[24]_i_3__1_n_0 ,\reg_accum[24]_i_4__1_n_0 ,\reg_accum[24]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__1_n_6 ),
        .Q(fit_err[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__1_n_5 ),
        .Q(fit_err[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__1_n_4 ),
        .Q(fit_err[27]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__1_n_7 ),
        .Q(fit_err[28]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[28]_i_1__1 
       (.CI(\reg_accum_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_reg_accum_reg[28]_i_1__1_CO_UNCONNECTED [3],\reg_accum_reg[28]_i_1__1_n_1 ,\reg_accum_reg[28]_i_1__1_n_2 ,\reg_accum_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_sum_reg_n_0_[28] }),
        .O({\reg_accum_reg[28]_i_1__1_n_4 ,\reg_accum_reg[28]_i_1__1_n_5 ,\reg_accum_reg[28]_i_1__1_n_6 ,\reg_accum_reg[28]_i_1__1_n_7 }),
        .S({fit_err[31:29],\reg_accum[28]_i_2__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__1_n_6 ),
        .Q(fit_err[29]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__1_n_5 ),
        .Q(fit_err[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__1_n_5 ),
        .Q(fit_err[30]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__1_n_4 ),
        .Q(fit_err[31]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__1_n_4 ),
        .Q(fit_err[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__1_n_7 ),
        .Q(fit_err[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[4]_i_1__1 
       (.CI(\reg_accum_reg[0]_i_1__1_n_0 ),
        .CO({\reg_accum_reg[4]_i_1__1_n_0 ,\reg_accum_reg[4]_i_1__1_n_1 ,\reg_accum_reg[4]_i_1__1_n_2 ,\reg_accum_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[7] ,\reg_sum_reg_n_0_[6] ,\reg_sum_reg_n_0_[5] ,\reg_sum_reg_n_0_[4] }),
        .O({\reg_accum_reg[4]_i_1__1_n_4 ,\reg_accum_reg[4]_i_1__1_n_5 ,\reg_accum_reg[4]_i_1__1_n_6 ,\reg_accum_reg[4]_i_1__1_n_7 }),
        .S({\reg_accum[4]_i_2__1_n_0 ,\reg_accum[4]_i_3__1_n_0 ,\reg_accum[4]_i_4__1_n_0 ,\reg_accum[4]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__1_n_6 ),
        .Q(fit_err[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__1_n_5 ),
        .Q(fit_err[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__1_n_4 ),
        .Q(fit_err[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__1_n_7 ),
        .Q(fit_err[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[8]_i_1__1 
       (.CI(\reg_accum_reg[4]_i_1__1_n_0 ),
        .CO({\reg_accum_reg[8]_i_1__1_n_0 ,\reg_accum_reg[8]_i_1__1_n_1 ,\reg_accum_reg[8]_i_1__1_n_2 ,\reg_accum_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[11] ,\reg_sum_reg_n_0_[10] ,\reg_sum_reg_n_0_[9] ,\reg_sum_reg_n_0_[8] }),
        .O({\reg_accum_reg[8]_i_1__1_n_4 ,\reg_accum_reg[8]_i_1__1_n_5 ,\reg_accum_reg[8]_i_1__1_n_6 ,\reg_accum_reg[8]_i_1__1_n_7 }),
        .S({\reg_accum[8]_i_2__1_n_0 ,\reg_accum[8]_i_3__1_n_0 ,\reg_accum[8]_i_4__1_n_0 ,\reg_accum[8]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__1_n_6 ),
        .Q(fit_err[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[0]),
        .Q(\reg_mb_reg[0]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[10]),
        .Q(\reg_mb_reg[10]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[11]),
        .Q(\reg_mb_reg[11]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[12]),
        .Q(\reg_mb_reg[12]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[13]),
        .Q(\reg_mb_reg[13]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[14]),
        .Q(\reg_mb_reg[14]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[15]),
        .Q(\reg_mb_reg[15]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[1]),
        .Q(\reg_mb_reg[1]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[2]),
        .Q(\reg_mb_reg[2]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[3]),
        .Q(\reg_mb_reg[3]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[4]),
        .Q(\reg_mb_reg[4]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[5]),
        .Q(\reg_mb_reg[5]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[6]),
        .Q(\reg_mb_reg[6]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[7]),
        .Q(\reg_mb_reg[7]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[8]),
        .Q(\reg_mb_reg[8]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOA[9]),
        .Q(\reg_mb_reg[9]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_2 
       (.I0(inst_linecalc_1_n_16),
        .I1(reg_abs[15]),
        .O(\reg_sum[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_3 
       (.I0(inst_linecalc_1_n_17),
        .I1(reg_abs[14]),
        .O(\reg_sum[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_4 
       (.I0(inst_linecalc_1_n_18),
        .I1(reg_abs[13]),
        .O(\reg_sum[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_5 
       (.I0(inst_linecalc_1_n_19),
        .I1(reg_abs[12]),
        .O(\reg_sum[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_2 
       (.I0(inst_linecalc_1_n_12),
        .I1(reg_abs[19]),
        .O(\reg_sum[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_3 
       (.I0(inst_linecalc_1_n_13),
        .I1(reg_abs[18]),
        .O(\reg_sum[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_4 
       (.I0(inst_linecalc_1_n_14),
        .I1(reg_abs[17]),
        .O(\reg_sum[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_5 
       (.I0(inst_linecalc_1_n_15),
        .I1(reg_abs[16]),
        .O(\reg_sum[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_2 
       (.I0(inst_linecalc_1_n_8),
        .I1(reg_abs[23]),
        .O(\reg_sum[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_3 
       (.I0(inst_linecalc_1_n_9),
        .I1(reg_abs[22]),
        .O(\reg_sum[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_4 
       (.I0(inst_linecalc_1_n_10),
        .I1(reg_abs[21]),
        .O(\reg_sum[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_5 
       (.I0(inst_linecalc_1_n_11),
        .I1(reg_abs[20]),
        .O(\reg_sum[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_2 
       (.I0(inst_linecalc_1_n_4),
        .I1(reg_abs[27]),
        .O(\reg_sum[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_3 
       (.I0(inst_linecalc_1_n_5),
        .I1(reg_abs[26]),
        .O(\reg_sum[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_4 
       (.I0(inst_linecalc_1_n_6),
        .I1(reg_abs[25]),
        .O(\reg_sum[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_5 
       (.I0(inst_linecalc_1_n_7),
        .I1(reg_abs[24]),
        .O(\reg_sum[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_2 
       (.I0(inst_linecalc_1_n_0),
        .I1(reg_abs[31]),
        .O(\reg_sum[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_3 
       (.I0(inst_linecalc_1_n_1),
        .I1(reg_abs[30]),
        .O(\reg_sum[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_4 
       (.I0(inst_linecalc_1_n_2),
        .I1(reg_abs[29]),
        .O(\reg_sum[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_5 
       (.I0(inst_linecalc_1_n_3),
        .I1(reg_abs[28]),
        .O(\reg_sum[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_2 
       (.I0(inst_linecalc_1_n_24),
        .I1(reg_abs[7]),
        .O(\reg_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_3 
       (.I0(inst_linecalc_1_n_25),
        .I1(reg_abs[6]),
        .O(\reg_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_4 
       (.I0(inst_linecalc_1_n_26),
        .I1(reg_abs[5]),
        .O(\reg_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_5 
       (.I0(inst_linecalc_1_n_27),
        .I1(reg_abs[4]),
        .O(\reg_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_2 
       (.I0(inst_linecalc_1_n_20),
        .I1(reg_abs[11]),
        .O(\reg_sum[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_3 
       (.I0(inst_linecalc_1_n_21),
        .I1(reg_abs[10]),
        .O(\reg_sum[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_4 
       (.I0(inst_linecalc_1_n_22),
        .I1(reg_abs[9]),
        .O(\reg_sum[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_5 
       (.I0(inst_linecalc_1_n_23),
        .I1(reg_abs[8]),
        .O(\reg_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[0]),
        .Q(\reg_sum_reg_n_0_[0] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[10]),
        .Q(\reg_sum_reg_n_0_[10] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[11]),
        .Q(\reg_sum_reg_n_0_[11] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[11]_i_1 
       (.CI(\reg_sum_reg[7]_i_1_n_0 ),
        .CO({\reg_sum_reg[11]_i_1_n_0 ,\reg_sum_reg[11]_i_1_n_1 ,\reg_sum_reg[11]_i_1_n_2 ,\reg_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19}),
        .O(do_sum[11:8]),
        .S({\reg_sum[11]_i_2_n_0 ,\reg_sum[11]_i_3_n_0 ,\reg_sum[11]_i_4_n_0 ,\reg_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[12]),
        .Q(\reg_sum_reg_n_0_[12] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[13]),
        .Q(\reg_sum_reg_n_0_[13] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[14]),
        .Q(\reg_sum_reg_n_0_[14] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[15]),
        .Q(\reg_sum_reg_n_0_[15] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[15]_i_1 
       (.CI(\reg_sum_reg[11]_i_1_n_0 ),
        .CO({\reg_sum_reg[15]_i_1_n_0 ,\reg_sum_reg[15]_i_1_n_1 ,\reg_sum_reg[15]_i_1_n_2 ,\reg_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15}),
        .O(do_sum[15:12]),
        .S({\reg_sum[15]_i_2_n_0 ,\reg_sum[15]_i_3_n_0 ,\reg_sum[15]_i_4_n_0 ,\reg_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[16]),
        .Q(\reg_sum_reg_n_0_[16] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[17]),
        .Q(\reg_sum_reg_n_0_[17] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[18]),
        .Q(\reg_sum_reg_n_0_[18] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[19]),
        .Q(\reg_sum_reg_n_0_[19] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[19]_i_1 
       (.CI(\reg_sum_reg[15]_i_1_n_0 ),
        .CO({\reg_sum_reg[19]_i_1_n_0 ,\reg_sum_reg[19]_i_1_n_1 ,\reg_sum_reg[19]_i_1_n_2 ,\reg_sum_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11}),
        .O(do_sum[19:16]),
        .S({\reg_sum[19]_i_2_n_0 ,\reg_sum[19]_i_3_n_0 ,\reg_sum[19]_i_4_n_0 ,\reg_sum[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[1]),
        .Q(\reg_sum_reg_n_0_[1] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[20]),
        .Q(\reg_sum_reg_n_0_[20] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[21]),
        .Q(\reg_sum_reg_n_0_[21] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[22]),
        .Q(\reg_sum_reg_n_0_[22] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[23]),
        .Q(\reg_sum_reg_n_0_[23] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[23]_i_1 
       (.CI(\reg_sum_reg[19]_i_1_n_0 ),
        .CO({\reg_sum_reg[23]_i_1_n_0 ,\reg_sum_reg[23]_i_1_n_1 ,\reg_sum_reg[23]_i_1_n_2 ,\reg_sum_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7}),
        .O(do_sum[23:20]),
        .S({\reg_sum[23]_i_2_n_0 ,\reg_sum[23]_i_3_n_0 ,\reg_sum[23]_i_4_n_0 ,\reg_sum[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[24]),
        .Q(\reg_sum_reg_n_0_[24] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[25]),
        .Q(\reg_sum_reg_n_0_[25] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[26]),
        .Q(\reg_sum_reg_n_0_[26] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[27]),
        .Q(\reg_sum_reg_n_0_[27] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[27]_i_1 
       (.CI(\reg_sum_reg[23]_i_1_n_0 ),
        .CO({\reg_sum_reg[27]_i_1_n_0 ,\reg_sum_reg[27]_i_1_n_1 ,\reg_sum_reg[27]_i_1_n_2 ,\reg_sum_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3}),
        .O(do_sum[27:24]),
        .S({\reg_sum[27]_i_2_n_0 ,\reg_sum[27]_i_3_n_0 ,\reg_sum[27]_i_4_n_0 ,\reg_sum[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[28]),
        .Q(\reg_sum_reg_n_0_[28] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[28]_i_1 
       (.CI(\reg_sum_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED [3:1],do_sum[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[2]),
        .Q(\reg_sum_reg_n_0_[2] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[3]),
        .Q(\reg_sum_reg_n_0_[3] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_sum_reg[3]_i_1_n_0 ,\reg_sum_reg[3]_i_1_n_1 ,\reg_sum_reg[3]_i_1_n_2 ,\reg_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .O(do_sum[3:0]),
        .S({\reg_sum[3]_i_2_n_0 ,\reg_sum[3]_i_3_n_0 ,\reg_sum[3]_i_4_n_0 ,\reg_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[4]),
        .Q(\reg_sum_reg_n_0_[4] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[5]),
        .Q(\reg_sum_reg_n_0_[5] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[6]),
        .Q(\reg_sum_reg_n_0_[6] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[7]),
        .Q(\reg_sum_reg_n_0_[7] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[7]_i_1 
       (.CI(\reg_sum_reg[3]_i_1_n_0 ),
        .CO({\reg_sum_reg[7]_i_1_n_0 ,\reg_sum_reg[7]_i_1_n_1 ,\reg_sum_reg[7]_i_1_n_2 ,\reg_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23}),
        .O(do_sum[7:4]),
        .S({\reg_sum[7]_i_2_n_0 ,\reg_sum[7]_i_3_n_0 ,\reg_sum[7]_i_4_n_0 ,\reg_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[8]),
        .Q(\reg_sum_reg_n_0_[8] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[9]),
        .Q(\reg_sum_reg_n_0_[9] ),
        .R(reg_sum));
endmodule

(* ORIG_REF_NAME = "linecalc_pair" *) 
module linecalc_pair_2
   (reg_y_delay_2,
    \reg_y_delay_2_reg[10] ,
    \reg_y_delay_2_reg[11] ,
    \reg_y_delay_2_reg[12] ,
    \reg_y_delay_2_reg[13] ,
    \reg_y_delay_2_reg[14] ,
    \reg_y_delay_2_reg[15] ,
    \reg_y_delay_2_reg[0] ,
    \reg_y_delay_2_reg[1] ,
    \reg_y_delay_2_reg[2] ,
    \reg_y_delay_2_reg[3] ,
    \reg_y_delay_2_reg[4] ,
    \reg_y_delay_2_reg[5] ,
    \reg_y_delay_2_reg[6] ,
    \reg_y_delay_2_reg[7] ,
    \reg_y_delay_2_reg[8] ,
    \reg_y_delay_2_reg[9] ,
    fit_err,
    \reg_accum_reg[30]_0 ,
    quart_2,
    led_OBUF,
    \reg_accum_reg[30]_1 ,
    \reg_mb_reg[15]_0 ,
    \reg_mb_reg[14]_0 ,
    \reg_mb_reg[13]_0 ,
    \reg_mb_reg[12]_0 ,
    \reg_mb_reg[11]_0 ,
    \reg_mb_reg[10]_0 ,
    \reg_mb_reg[9]_0 ,
    \reg_mb_reg[8]_0 ,
    \reg_mb_reg[7]_0 ,
    \reg_mb_reg[6]_0 ,
    \reg_mb_reg[5]_0 ,
    \reg_mb_reg[4]_0 ,
    \reg_mb_reg[3]_0 ,
    \reg_mb_reg[2]_0 ,
    \reg_mb_reg[1]_0 ,
    \reg_mb_reg[0]_0 ,
    reg_sum,
    CEC,
    DOB,
    clk_IBUF_BUFG,
    DOA,
    sel,
    \res[15]_i_2 ,
    quart_1,
    CO,
    S,
    \led_OBUF[3]_inst_i_13_0 ,
    \led_OBUF[3]_inst_i_3_0 ,
    \res[15]_i_2_0 ,
    \reg_mb_reg[15]_1 ,
    CEA2_0,
    reg_add_reg,
    reg_add_reg_0,
    p_0_in,
    A,
    B,
    reg_sub_reg);
  output [15:0]reg_y_delay_2;
  output \reg_y_delay_2_reg[10] ;
  output \reg_y_delay_2_reg[11] ;
  output \reg_y_delay_2_reg[12] ;
  output \reg_y_delay_2_reg[13] ;
  output \reg_y_delay_2_reg[14] ;
  output \reg_y_delay_2_reg[15] ;
  output \reg_y_delay_2_reg[0] ;
  output \reg_y_delay_2_reg[1] ;
  output \reg_y_delay_2_reg[2] ;
  output \reg_y_delay_2_reg[3] ;
  output \reg_y_delay_2_reg[4] ;
  output \reg_y_delay_2_reg[5] ;
  output \reg_y_delay_2_reg[6] ;
  output \reg_y_delay_2_reg[7] ;
  output \reg_y_delay_2_reg[8] ;
  output \reg_y_delay_2_reg[9] ;
  output [15:0]fit_err;
  output [0:0]\reg_accum_reg[30]_0 ;
  output [31:0]quart_2;
  output [1:0]led_OBUF;
  output [0:0]\reg_accum_reg[30]_1 ;
  output \reg_mb_reg[15]_0 ;
  output \reg_mb_reg[14]_0 ;
  output \reg_mb_reg[13]_0 ;
  output \reg_mb_reg[12]_0 ;
  output \reg_mb_reg[11]_0 ;
  output \reg_mb_reg[10]_0 ;
  output \reg_mb_reg[9]_0 ;
  output \reg_mb_reg[8]_0 ;
  output \reg_mb_reg[7]_0 ;
  output \reg_mb_reg[6]_0 ;
  output \reg_mb_reg[5]_0 ;
  output \reg_mb_reg[4]_0 ;
  output \reg_mb_reg[3]_0 ;
  output \reg_mb_reg[2]_0 ;
  output \reg_mb_reg[1]_0 ;
  output \reg_mb_reg[0]_0 ;
  input reg_sum;
  input CEC;
  input [31:0]DOB;
  input clk_IBUF_BUFG;
  input [31:0]DOA;
  input sel;
  input [31:0]\res[15]_i_2 ;
  input [31:0]quart_1;
  input [0:0]CO;
  input [3:0]S;
  input [3:0]\led_OBUF[3]_inst_i_13_0 ;
  input [3:0]\led_OBUF[3]_inst_i_3_0 ;
  input [3:0]\res[15]_i_2_0 ;
  input \reg_mb_reg[15]_1 ;
  input CEA2_0;
  input [15:0]reg_add_reg;
  input [15:0]reg_add_reg_0;
  input [14:0]p_0_in;
  input [2:0]A;
  input [9:0]B;
  input [7:0]reg_sub_reg;

  wire [2:0]A;
  wire [9:0]B;
  wire CEA2_0;
  wire CEC;
  wire [0:0]CO;
  wire [31:0]DOA;
  wire [31:0]DOB;
  wire [3:0]S;
  wire clk_IBUF_BUFG;
  wire [28:0]do_sum;
  wire [30:0]err_4;
  wire [15:0]fit_err;
  wire inst_linecalc_1_n_16;
  wire inst_linecalc_1_n_17;
  wire inst_linecalc_1_n_18;
  wire inst_linecalc_1_n_19;
  wire inst_linecalc_1_n_20;
  wire inst_linecalc_1_n_21;
  wire inst_linecalc_1_n_22;
  wire inst_linecalc_1_n_23;
  wire inst_linecalc_1_n_24;
  wire inst_linecalc_1_n_25;
  wire inst_linecalc_1_n_26;
  wire inst_linecalc_1_n_27;
  wire inst_linecalc_1_n_28;
  wire inst_linecalc_1_n_29;
  wire inst_linecalc_1_n_30;
  wire inst_linecalc_1_n_31;
  wire inst_linecalc_1_n_32;
  wire inst_linecalc_1_n_33;
  wire inst_linecalc_1_n_34;
  wire inst_linecalc_1_n_35;
  wire inst_linecalc_1_n_36;
  wire inst_linecalc_1_n_37;
  wire inst_linecalc_1_n_38;
  wire inst_linecalc_1_n_39;
  wire inst_linecalc_1_n_40;
  wire inst_linecalc_1_n_41;
  wire inst_linecalc_1_n_42;
  wire inst_linecalc_1_n_43;
  wire [1:0]led_OBUF;
  wire \led_OBUF[3]_inst_i_10_n_0 ;
  wire \led_OBUF[3]_inst_i_11_n_0 ;
  wire \led_OBUF[3]_inst_i_12_n_0 ;
  wire [3:0]\led_OBUF[3]_inst_i_13_0 ;
  wire \led_OBUF[3]_inst_i_13_n_0 ;
  wire \led_OBUF[3]_inst_i_13_n_1 ;
  wire \led_OBUF[3]_inst_i_13_n_2 ;
  wire \led_OBUF[3]_inst_i_13_n_3 ;
  wire \led_OBUF[3]_inst_i_14_n_0 ;
  wire \led_OBUF[3]_inst_i_15_n_0 ;
  wire \led_OBUF[3]_inst_i_16_n_0 ;
  wire \led_OBUF[3]_inst_i_17_n_0 ;
  wire \led_OBUF[3]_inst_i_22_n_0 ;
  wire \led_OBUF[3]_inst_i_22_n_1 ;
  wire \led_OBUF[3]_inst_i_22_n_2 ;
  wire \led_OBUF[3]_inst_i_22_n_3 ;
  wire \led_OBUF[3]_inst_i_23_n_0 ;
  wire \led_OBUF[3]_inst_i_24_n_0 ;
  wire \led_OBUF[3]_inst_i_25_n_0 ;
  wire \led_OBUF[3]_inst_i_26_n_0 ;
  wire \led_OBUF[3]_inst_i_27_n_0 ;
  wire \led_OBUF[3]_inst_i_28_n_0 ;
  wire \led_OBUF[3]_inst_i_29_n_0 ;
  wire \led_OBUF[3]_inst_i_2_n_1 ;
  wire \led_OBUF[3]_inst_i_2_n_2 ;
  wire \led_OBUF[3]_inst_i_2_n_3 ;
  wire \led_OBUF[3]_inst_i_30_n_0 ;
  wire \led_OBUF[3]_inst_i_31_n_0 ;
  wire \led_OBUF[3]_inst_i_31_n_1 ;
  wire \led_OBUF[3]_inst_i_31_n_2 ;
  wire \led_OBUF[3]_inst_i_31_n_3 ;
  wire \led_OBUF[3]_inst_i_32_n_0 ;
  wire \led_OBUF[3]_inst_i_33_n_0 ;
  wire \led_OBUF[3]_inst_i_34_n_0 ;
  wire \led_OBUF[3]_inst_i_35_n_0 ;
  wire [3:0]\led_OBUF[3]_inst_i_3_0 ;
  wire \led_OBUF[3]_inst_i_3_n_1 ;
  wire \led_OBUF[3]_inst_i_3_n_2 ;
  wire \led_OBUF[3]_inst_i_3_n_3 ;
  wire \led_OBUF[3]_inst_i_4_n_0 ;
  wire \led_OBUF[3]_inst_i_4_n_1 ;
  wire \led_OBUF[3]_inst_i_4_n_2 ;
  wire \led_OBUF[3]_inst_i_4_n_3 ;
  wire \led_OBUF[3]_inst_i_52_n_0 ;
  wire \led_OBUF[3]_inst_i_52_n_1 ;
  wire \led_OBUF[3]_inst_i_52_n_2 ;
  wire \led_OBUF[3]_inst_i_52_n_3 ;
  wire \led_OBUF[3]_inst_i_53_n_0 ;
  wire \led_OBUF[3]_inst_i_54_n_0 ;
  wire \led_OBUF[3]_inst_i_55_n_0 ;
  wire \led_OBUF[3]_inst_i_56_n_0 ;
  wire \led_OBUF[3]_inst_i_57_n_0 ;
  wire \led_OBUF[3]_inst_i_58_n_0 ;
  wire \led_OBUF[3]_inst_i_59_n_0 ;
  wire \led_OBUF[3]_inst_i_5_n_0 ;
  wire \led_OBUF[3]_inst_i_60_n_0 ;
  wire \led_OBUF[3]_inst_i_61_n_0 ;
  wire \led_OBUF[3]_inst_i_61_n_1 ;
  wire \led_OBUF[3]_inst_i_61_n_2 ;
  wire \led_OBUF[3]_inst_i_61_n_3 ;
  wire \led_OBUF[3]_inst_i_62_n_0 ;
  wire \led_OBUF[3]_inst_i_63_n_0 ;
  wire \led_OBUF[3]_inst_i_64_n_0 ;
  wire \led_OBUF[3]_inst_i_65_n_0 ;
  wire \led_OBUF[3]_inst_i_6_n_0 ;
  wire \led_OBUF[3]_inst_i_7_n_0 ;
  wire \led_OBUF[3]_inst_i_82_n_0 ;
  wire \led_OBUF[3]_inst_i_83_n_0 ;
  wire \led_OBUF[3]_inst_i_84_n_0 ;
  wire \led_OBUF[3]_inst_i_85_n_0 ;
  wire \led_OBUF[3]_inst_i_86_n_0 ;
  wire \led_OBUF[3]_inst_i_87_n_0 ;
  wire \led_OBUF[3]_inst_i_88_n_0 ;
  wire \led_OBUF[3]_inst_i_89_n_0 ;
  wire \led_OBUF[3]_inst_i_8_n_0 ;
  wire \led_OBUF[3]_inst_i_90_n_0 ;
  wire \led_OBUF[3]_inst_i_91_n_0 ;
  wire \led_OBUF[3]_inst_i_92_n_0 ;
  wire \led_OBUF[3]_inst_i_93_n_0 ;
  wire \led_OBUF[3]_inst_i_9_n_0 ;
  wire [14:0]p_0_in;
  wire [31:0]quart_1;
  wire [31:0]quart_2;
  wire [31:4]reg_abs;
  wire \reg_accum[0]_i_2__2_n_0 ;
  wire \reg_accum[0]_i_3__2_n_0 ;
  wire \reg_accum[0]_i_4__2_n_0 ;
  wire \reg_accum[0]_i_5__2_n_0 ;
  wire \reg_accum[12]_i_2__2_n_0 ;
  wire \reg_accum[12]_i_3__2_n_0 ;
  wire \reg_accum[12]_i_4__2_n_0 ;
  wire \reg_accum[12]_i_5__2_n_0 ;
  wire \reg_accum[16]_i_2__2_n_0 ;
  wire \reg_accum[16]_i_3__2_n_0 ;
  wire \reg_accum[16]_i_4__2_n_0 ;
  wire \reg_accum[16]_i_5__2_n_0 ;
  wire \reg_accum[20]_i_2__2_n_0 ;
  wire \reg_accum[20]_i_3__2_n_0 ;
  wire \reg_accum[20]_i_4__2_n_0 ;
  wire \reg_accum[20]_i_5__2_n_0 ;
  wire \reg_accum[24]_i_2__2_n_0 ;
  wire \reg_accum[24]_i_3__2_n_0 ;
  wire \reg_accum[24]_i_4__2_n_0 ;
  wire \reg_accum[24]_i_5__2_n_0 ;
  wire \reg_accum[28]_i_2__2_n_0 ;
  wire \reg_accum[4]_i_2__2_n_0 ;
  wire \reg_accum[4]_i_3__2_n_0 ;
  wire \reg_accum[4]_i_4__2_n_0 ;
  wire \reg_accum[4]_i_5__2_n_0 ;
  wire \reg_accum[8]_i_2__2_n_0 ;
  wire \reg_accum[8]_i_3__2_n_0 ;
  wire \reg_accum[8]_i_4__2_n_0 ;
  wire \reg_accum[8]_i_5__2_n_0 ;
  wire \reg_accum_reg[0]_i_1__2_n_0 ;
  wire \reg_accum_reg[0]_i_1__2_n_1 ;
  wire \reg_accum_reg[0]_i_1__2_n_2 ;
  wire \reg_accum_reg[0]_i_1__2_n_3 ;
  wire \reg_accum_reg[0]_i_1__2_n_4 ;
  wire \reg_accum_reg[0]_i_1__2_n_5 ;
  wire \reg_accum_reg[0]_i_1__2_n_6 ;
  wire \reg_accum_reg[0]_i_1__2_n_7 ;
  wire \reg_accum_reg[12]_i_1__2_n_0 ;
  wire \reg_accum_reg[12]_i_1__2_n_1 ;
  wire \reg_accum_reg[12]_i_1__2_n_2 ;
  wire \reg_accum_reg[12]_i_1__2_n_3 ;
  wire \reg_accum_reg[12]_i_1__2_n_4 ;
  wire \reg_accum_reg[12]_i_1__2_n_5 ;
  wire \reg_accum_reg[12]_i_1__2_n_6 ;
  wire \reg_accum_reg[12]_i_1__2_n_7 ;
  wire \reg_accum_reg[16]_i_1__2_n_0 ;
  wire \reg_accum_reg[16]_i_1__2_n_1 ;
  wire \reg_accum_reg[16]_i_1__2_n_2 ;
  wire \reg_accum_reg[16]_i_1__2_n_3 ;
  wire \reg_accum_reg[16]_i_1__2_n_4 ;
  wire \reg_accum_reg[16]_i_1__2_n_5 ;
  wire \reg_accum_reg[16]_i_1__2_n_6 ;
  wire \reg_accum_reg[16]_i_1__2_n_7 ;
  wire \reg_accum_reg[20]_i_1__2_n_0 ;
  wire \reg_accum_reg[20]_i_1__2_n_1 ;
  wire \reg_accum_reg[20]_i_1__2_n_2 ;
  wire \reg_accum_reg[20]_i_1__2_n_3 ;
  wire \reg_accum_reg[20]_i_1__2_n_4 ;
  wire \reg_accum_reg[20]_i_1__2_n_5 ;
  wire \reg_accum_reg[20]_i_1__2_n_6 ;
  wire \reg_accum_reg[20]_i_1__2_n_7 ;
  wire \reg_accum_reg[24]_i_1__2_n_0 ;
  wire \reg_accum_reg[24]_i_1__2_n_1 ;
  wire \reg_accum_reg[24]_i_1__2_n_2 ;
  wire \reg_accum_reg[24]_i_1__2_n_3 ;
  wire \reg_accum_reg[24]_i_1__2_n_4 ;
  wire \reg_accum_reg[24]_i_1__2_n_5 ;
  wire \reg_accum_reg[24]_i_1__2_n_6 ;
  wire \reg_accum_reg[24]_i_1__2_n_7 ;
  wire \reg_accum_reg[28]_i_1__2_n_1 ;
  wire \reg_accum_reg[28]_i_1__2_n_2 ;
  wire \reg_accum_reg[28]_i_1__2_n_3 ;
  wire \reg_accum_reg[28]_i_1__2_n_4 ;
  wire \reg_accum_reg[28]_i_1__2_n_5 ;
  wire \reg_accum_reg[28]_i_1__2_n_6 ;
  wire \reg_accum_reg[28]_i_1__2_n_7 ;
  wire [0:0]\reg_accum_reg[30]_0 ;
  wire [0:0]\reg_accum_reg[30]_1 ;
  wire \reg_accum_reg[4]_i_1__2_n_0 ;
  wire \reg_accum_reg[4]_i_1__2_n_1 ;
  wire \reg_accum_reg[4]_i_1__2_n_2 ;
  wire \reg_accum_reg[4]_i_1__2_n_3 ;
  wire \reg_accum_reg[4]_i_1__2_n_4 ;
  wire \reg_accum_reg[4]_i_1__2_n_5 ;
  wire \reg_accum_reg[4]_i_1__2_n_6 ;
  wire \reg_accum_reg[4]_i_1__2_n_7 ;
  wire \reg_accum_reg[8]_i_1__2_n_0 ;
  wire \reg_accum_reg[8]_i_1__2_n_1 ;
  wire \reg_accum_reg[8]_i_1__2_n_2 ;
  wire \reg_accum_reg[8]_i_1__2_n_3 ;
  wire \reg_accum_reg[8]_i_1__2_n_4 ;
  wire \reg_accum_reg[8]_i_1__2_n_5 ;
  wire \reg_accum_reg[8]_i_1__2_n_6 ;
  wire \reg_accum_reg[8]_i_1__2_n_7 ;
  wire [15:0]reg_add_reg;
  wire [15:0]reg_add_reg_0;
  wire \reg_mb_reg[0]_0 ;
  wire \reg_mb_reg[10]_0 ;
  wire \reg_mb_reg[11]_0 ;
  wire \reg_mb_reg[12]_0 ;
  wire \reg_mb_reg[13]_0 ;
  wire \reg_mb_reg[14]_0 ;
  wire \reg_mb_reg[15]_0 ;
  wire \reg_mb_reg[15]_1 ;
  wire \reg_mb_reg[1]_0 ;
  wire \reg_mb_reg[2]_0 ;
  wire \reg_mb_reg[3]_0 ;
  wire \reg_mb_reg[4]_0 ;
  wire \reg_mb_reg[5]_0 ;
  wire \reg_mb_reg[6]_0 ;
  wire \reg_mb_reg[7]_0 ;
  wire \reg_mb_reg[8]_0 ;
  wire \reg_mb_reg[9]_0 ;
  wire [7:0]reg_sub_reg;
  wire reg_sum;
  wire \reg_sum[11]_i_2_n_0 ;
  wire \reg_sum[11]_i_3_n_0 ;
  wire \reg_sum[11]_i_4_n_0 ;
  wire \reg_sum[11]_i_5_n_0 ;
  wire \reg_sum[15]_i_2_n_0 ;
  wire \reg_sum[15]_i_3_n_0 ;
  wire \reg_sum[15]_i_4_n_0 ;
  wire \reg_sum[15]_i_5_n_0 ;
  wire \reg_sum[19]_i_2_n_0 ;
  wire \reg_sum[19]_i_3_n_0 ;
  wire \reg_sum[19]_i_4_n_0 ;
  wire \reg_sum[19]_i_5_n_0 ;
  wire \reg_sum[23]_i_2_n_0 ;
  wire \reg_sum[23]_i_3_n_0 ;
  wire \reg_sum[23]_i_4_n_0 ;
  wire \reg_sum[23]_i_5_n_0 ;
  wire \reg_sum[27]_i_2_n_0 ;
  wire \reg_sum[27]_i_3_n_0 ;
  wire \reg_sum[27]_i_4_n_0 ;
  wire \reg_sum[27]_i_5_n_0 ;
  wire \reg_sum[3]_i_2_n_0 ;
  wire \reg_sum[3]_i_3_n_0 ;
  wire \reg_sum[3]_i_4_n_0 ;
  wire \reg_sum[3]_i_5_n_0 ;
  wire \reg_sum[7]_i_2_n_0 ;
  wire \reg_sum[7]_i_3_n_0 ;
  wire \reg_sum[7]_i_4_n_0 ;
  wire \reg_sum[7]_i_5_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_1 ;
  wire \reg_sum_reg[11]_i_1_n_2 ;
  wire \reg_sum_reg[11]_i_1_n_3 ;
  wire \reg_sum_reg[15]_i_1_n_0 ;
  wire \reg_sum_reg[15]_i_1_n_1 ;
  wire \reg_sum_reg[15]_i_1_n_2 ;
  wire \reg_sum_reg[15]_i_1_n_3 ;
  wire \reg_sum_reg[19]_i_1_n_0 ;
  wire \reg_sum_reg[19]_i_1_n_1 ;
  wire \reg_sum_reg[19]_i_1_n_2 ;
  wire \reg_sum_reg[19]_i_1_n_3 ;
  wire \reg_sum_reg[23]_i_1_n_0 ;
  wire \reg_sum_reg[23]_i_1_n_1 ;
  wire \reg_sum_reg[23]_i_1_n_2 ;
  wire \reg_sum_reg[23]_i_1_n_3 ;
  wire \reg_sum_reg[27]_i_1_n_0 ;
  wire \reg_sum_reg[27]_i_1_n_1 ;
  wire \reg_sum_reg[27]_i_1_n_2 ;
  wire \reg_sum_reg[27]_i_1_n_3 ;
  wire \reg_sum_reg[3]_i_1_n_0 ;
  wire \reg_sum_reg[3]_i_1_n_1 ;
  wire \reg_sum_reg[3]_i_1_n_2 ;
  wire \reg_sum_reg[3]_i_1_n_3 ;
  wire \reg_sum_reg[7]_i_1_n_0 ;
  wire \reg_sum_reg[7]_i_1_n_1 ;
  wire \reg_sum_reg[7]_i_1_n_2 ;
  wire \reg_sum_reg[7]_i_1_n_3 ;
  wire \reg_sum_reg_n_0_[0] ;
  wire \reg_sum_reg_n_0_[10] ;
  wire \reg_sum_reg_n_0_[11] ;
  wire \reg_sum_reg_n_0_[12] ;
  wire \reg_sum_reg_n_0_[13] ;
  wire \reg_sum_reg_n_0_[14] ;
  wire \reg_sum_reg_n_0_[15] ;
  wire \reg_sum_reg_n_0_[16] ;
  wire \reg_sum_reg_n_0_[17] ;
  wire \reg_sum_reg_n_0_[18] ;
  wire \reg_sum_reg_n_0_[19] ;
  wire \reg_sum_reg_n_0_[1] ;
  wire \reg_sum_reg_n_0_[20] ;
  wire \reg_sum_reg_n_0_[21] ;
  wire \reg_sum_reg_n_0_[22] ;
  wire \reg_sum_reg_n_0_[23] ;
  wire \reg_sum_reg_n_0_[24] ;
  wire \reg_sum_reg_n_0_[25] ;
  wire \reg_sum_reg_n_0_[26] ;
  wire \reg_sum_reg_n_0_[27] ;
  wire \reg_sum_reg_n_0_[28] ;
  wire \reg_sum_reg_n_0_[2] ;
  wire \reg_sum_reg_n_0_[3] ;
  wire \reg_sum_reg_n_0_[4] ;
  wire \reg_sum_reg_n_0_[5] ;
  wire \reg_sum_reg_n_0_[6] ;
  wire \reg_sum_reg_n_0_[7] ;
  wire \reg_sum_reg_n_0_[8] ;
  wire \reg_sum_reg_n_0_[9] ;
  wire [15:0]reg_y_delay_2;
  wire \reg_y_delay_2_reg[0] ;
  wire \reg_y_delay_2_reg[10] ;
  wire \reg_y_delay_2_reg[11] ;
  wire \reg_y_delay_2_reg[12] ;
  wire \reg_y_delay_2_reg[13] ;
  wire \reg_y_delay_2_reg[14] ;
  wire \reg_y_delay_2_reg[15] ;
  wire \reg_y_delay_2_reg[1] ;
  wire \reg_y_delay_2_reg[2] ;
  wire \reg_y_delay_2_reg[3] ;
  wire \reg_y_delay_2_reg[4] ;
  wire \reg_y_delay_2_reg[5] ;
  wire \reg_y_delay_2_reg[6] ;
  wire \reg_y_delay_2_reg[7] ;
  wire \reg_y_delay_2_reg[8] ;
  wire \reg_y_delay_2_reg[9] ;
  wire [31:0]\res[15]_i_2 ;
  wire [3:0]\res[15]_i_2_0 ;
  wire sel;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_52_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[3]_inst_i_61_O_UNCONNECTED ;
  wire [3:3]\NLW_reg_accum_reg[28]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED ;

  linecalc_14 inst_linecalc_1
       (.B(B),
        .CEA2_0(CEA2_0),
        .CEC(CEC),
        .DOA(DOA),
        .Q({inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19,inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23,inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27,inst_linecalc_1_n_28,inst_linecalc_1_n_29,inst_linecalc_1_n_30,inst_linecalc_1_n_31,inst_linecalc_1_n_32,inst_linecalc_1_n_33,inst_linecalc_1_n_34,inst_linecalc_1_n_35,inst_linecalc_1_n_36,inst_linecalc_1_n_37,inst_linecalc_1_n_38,inst_linecalc_1_n_39,inst_linecalc_1_n_40,inst_linecalc_1_n_41,inst_linecalc_1_n_42,inst_linecalc_1_n_43}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sub_reg_0(reg_sub_reg),
        .reg_sum(reg_sum),
        .\reg_y_delay_2_reg[0]_0 (\reg_y_delay_2_reg[0] ),
        .\reg_y_delay_2_reg[10]_0 (\reg_y_delay_2_reg[10] ),
        .\reg_y_delay_2_reg[11]_0 (\reg_y_delay_2_reg[11] ),
        .\reg_y_delay_2_reg[12]_0 (\reg_y_delay_2_reg[12] ),
        .\reg_y_delay_2_reg[13]_0 (\reg_y_delay_2_reg[13] ),
        .\reg_y_delay_2_reg[14]_0 (\reg_y_delay_2_reg[14] ),
        .\reg_y_delay_2_reg[15]_0 (\reg_y_delay_2_reg[15] ),
        .\reg_y_delay_2_reg[1]_0 (\reg_y_delay_2_reg[1] ),
        .\reg_y_delay_2_reg[2]_0 (\reg_y_delay_2_reg[2] ),
        .\reg_y_delay_2_reg[3]_0 (\reg_y_delay_2_reg[3] ),
        .\reg_y_delay_2_reg[4]_0 (\reg_y_delay_2_reg[4] ),
        .\reg_y_delay_2_reg[5]_0 (\reg_y_delay_2_reg[5] ),
        .\reg_y_delay_2_reg[6]_0 (\reg_y_delay_2_reg[6] ),
        .\reg_y_delay_2_reg[7]_0 (\reg_y_delay_2_reg[7] ),
        .\reg_y_delay_2_reg[8]_0 (\reg_y_delay_2_reg[8] ),
        .\reg_y_delay_2_reg[9]_0 (\reg_y_delay_2_reg[9] ),
        .sel(sel));
  linecalc_15 inst_linecalc_2
       (.A(A),
        .CEA2_0(CEA2_0),
        .CEC(CEC),
        .DOB(DOB),
        .Q(reg_abs),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in(p_0_in),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sum(reg_sum),
        .reg_y_delay_2(reg_y_delay_2),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \led_OBUF[2]_inst_i_1 
       (.I0(CO),
        .I1(\reg_accum_reg[30]_1 ),
        .I2(\reg_accum_reg[30]_0 ),
        .O(led_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \led_OBUF[3]_inst_i_1 
       (.I0(CO),
        .I1(\reg_accum_reg[30]_0 ),
        .I2(\reg_accum_reg[30]_1 ),
        .O(led_OBUF[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_10 
       (.I0(err_4[28]),
        .I1(\res[15]_i_2 [28]),
        .I2(fit_err[14]),
        .I3(\res[15]_i_2 [29]),
        .O(\led_OBUF[3]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_11 
       (.I0(err_4[26]),
        .I1(\res[15]_i_2 [26]),
        .I2(fit_err[13]),
        .I3(\res[15]_i_2 [27]),
        .O(\led_OBUF[3]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_12 
       (.I0(err_4[24]),
        .I1(\res[15]_i_2 [24]),
        .I2(fit_err[12]),
        .I3(\res[15]_i_2 [25]),
        .O(\led_OBUF[3]_inst_i_12_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[3]_inst_i_13 
       (.CI(\led_OBUF[3]_inst_i_31_n_0 ),
        .CO({\led_OBUF[3]_inst_i_13_n_0 ,\led_OBUF[3]_inst_i_13_n_1 ,\led_OBUF[3]_inst_i_13_n_2 ,\led_OBUF[3]_inst_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_32_n_0 ,\led_OBUF[3]_inst_i_33_n_0 ,\led_OBUF[3]_inst_i_34_n_0 ,\led_OBUF[3]_inst_i_35_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_13_O_UNCONNECTED [3:0]),
        .S(\led_OBUF[3]_inst_i_3_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_14 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[30]),
        .I2(\res[15]_i_2 [30]),
        .I3(quart_1[30]),
        .I4(quart_1[31]),
        .I5(quart_2[31]),
        .O(\led_OBUF[3]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_15 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[28]),
        .I2(\res[15]_i_2 [28]),
        .I3(quart_1[28]),
        .I4(quart_1[29]),
        .I5(quart_2[29]),
        .O(\led_OBUF[3]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_16 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[26]),
        .I2(\res[15]_i_2 [26]),
        .I3(quart_1[26]),
        .I4(quart_1[27]),
        .I5(quart_2[27]),
        .O(\led_OBUF[3]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_17 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[24]),
        .I2(\res[15]_i_2 [24]),
        .I3(quart_1[24]),
        .I4(quart_1[25]),
        .I5(quart_2[25]),
        .O(\led_OBUF[3]_inst_i_17_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[3]_inst_i_2 
       (.CI(\led_OBUF[3]_inst_i_4_n_0 ),
        .CO({\reg_accum_reg[30]_0 ,\led_OBUF[3]_inst_i_2_n_1 ,\led_OBUF[3]_inst_i_2_n_2 ,\led_OBUF[3]_inst_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_5_n_0 ,\led_OBUF[3]_inst_i_6_n_0 ,\led_OBUF[3]_inst_i_7_n_0 ,\led_OBUF[3]_inst_i_8_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_2_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_9_n_0 ,\led_OBUF[3]_inst_i_10_n_0 ,\led_OBUF[3]_inst_i_11_n_0 ,\led_OBUF[3]_inst_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[3]_inst_i_22 
       (.CI(\led_OBUF[3]_inst_i_52_n_0 ),
        .CO({\led_OBUF[3]_inst_i_22_n_0 ,\led_OBUF[3]_inst_i_22_n_1 ,\led_OBUF[3]_inst_i_22_n_2 ,\led_OBUF[3]_inst_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_53_n_0 ,\led_OBUF[3]_inst_i_54_n_0 ,\led_OBUF[3]_inst_i_55_n_0 ,\led_OBUF[3]_inst_i_56_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_22_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_57_n_0 ,\led_OBUF[3]_inst_i_58_n_0 ,\led_OBUF[3]_inst_i_59_n_0 ,\led_OBUF[3]_inst_i_60_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_23 
       (.I0(err_4[22]),
        .I1(\res[15]_i_2 [22]),
        .I2(\res[15]_i_2 [23]),
        .I3(fit_err[11]),
        .O(\led_OBUF[3]_inst_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_24 
       (.I0(err_4[20]),
        .I1(\res[15]_i_2 [20]),
        .I2(\res[15]_i_2 [21]),
        .I3(fit_err[10]),
        .O(\led_OBUF[3]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_25 
       (.I0(err_4[18]),
        .I1(\res[15]_i_2 [18]),
        .I2(\res[15]_i_2 [19]),
        .I3(fit_err[9]),
        .O(\led_OBUF[3]_inst_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_26 
       (.I0(err_4[16]),
        .I1(\res[15]_i_2 [16]),
        .I2(\res[15]_i_2 [17]),
        .I3(fit_err[8]),
        .O(\led_OBUF[3]_inst_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_27 
       (.I0(err_4[22]),
        .I1(\res[15]_i_2 [22]),
        .I2(fit_err[11]),
        .I3(\res[15]_i_2 [23]),
        .O(\led_OBUF[3]_inst_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_28 
       (.I0(err_4[20]),
        .I1(\res[15]_i_2 [20]),
        .I2(fit_err[10]),
        .I3(\res[15]_i_2 [21]),
        .O(\led_OBUF[3]_inst_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_29 
       (.I0(err_4[18]),
        .I1(\res[15]_i_2 [18]),
        .I2(fit_err[9]),
        .I3(\res[15]_i_2 [19]),
        .O(\led_OBUF[3]_inst_i_29_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[3]_inst_i_3 
       (.CI(\led_OBUF[3]_inst_i_13_n_0 ),
        .CO({\reg_accum_reg[30]_1 ,\led_OBUF[3]_inst_i_3_n_1 ,\led_OBUF[3]_inst_i_3_n_2 ,\led_OBUF[3]_inst_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_14_n_0 ,\led_OBUF[3]_inst_i_15_n_0 ,\led_OBUF[3]_inst_i_16_n_0 ,\led_OBUF[3]_inst_i_17_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_3_O_UNCONNECTED [3:0]),
        .S(\res[15]_i_2_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_30 
       (.I0(err_4[16]),
        .I1(\res[15]_i_2 [16]),
        .I2(fit_err[8]),
        .I3(\res[15]_i_2 [17]),
        .O(\led_OBUF[3]_inst_i_30_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[3]_inst_i_31 
       (.CI(\led_OBUF[3]_inst_i_61_n_0 ),
        .CO({\led_OBUF[3]_inst_i_31_n_0 ,\led_OBUF[3]_inst_i_31_n_1 ,\led_OBUF[3]_inst_i_31_n_2 ,\led_OBUF[3]_inst_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_62_n_0 ,\led_OBUF[3]_inst_i_63_n_0 ,\led_OBUF[3]_inst_i_64_n_0 ,\led_OBUF[3]_inst_i_65_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_31_O_UNCONNECTED [3:0]),
        .S(\led_OBUF[3]_inst_i_13_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_32 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[22]),
        .I2(\res[15]_i_2 [22]),
        .I3(quart_1[22]),
        .I4(quart_1[23]),
        .I5(quart_2[23]),
        .O(\led_OBUF[3]_inst_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_33 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[20]),
        .I2(\res[15]_i_2 [20]),
        .I3(quart_1[20]),
        .I4(quart_1[21]),
        .I5(quart_2[21]),
        .O(\led_OBUF[3]_inst_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_34 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[18]),
        .I2(\res[15]_i_2 [18]),
        .I3(quart_1[18]),
        .I4(quart_1[19]),
        .I5(quart_2[19]),
        .O(\led_OBUF[3]_inst_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_35 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[16]),
        .I2(\res[15]_i_2 [16]),
        .I3(quart_1[16]),
        .I4(quart_1[17]),
        .I5(quart_2[17]),
        .O(\led_OBUF[3]_inst_i_35_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[3]_inst_i_4 
       (.CI(\led_OBUF[3]_inst_i_22_n_0 ),
        .CO({\led_OBUF[3]_inst_i_4_n_0 ,\led_OBUF[3]_inst_i_4_n_1 ,\led_OBUF[3]_inst_i_4_n_2 ,\led_OBUF[3]_inst_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_23_n_0 ,\led_OBUF[3]_inst_i_24_n_0 ,\led_OBUF[3]_inst_i_25_n_0 ,\led_OBUF[3]_inst_i_26_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_4_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_27_n_0 ,\led_OBUF[3]_inst_i_28_n_0 ,\led_OBUF[3]_inst_i_29_n_0 ,\led_OBUF[3]_inst_i_30_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_5 
       (.I0(err_4[30]),
        .I1(\res[15]_i_2 [30]),
        .I2(\res[15]_i_2 [31]),
        .I3(fit_err[15]),
        .O(\led_OBUF[3]_inst_i_5_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[3]_inst_i_52 
       (.CI(1'b0),
        .CO({\led_OBUF[3]_inst_i_52_n_0 ,\led_OBUF[3]_inst_i_52_n_1 ,\led_OBUF[3]_inst_i_52_n_2 ,\led_OBUF[3]_inst_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_82_n_0 ,\led_OBUF[3]_inst_i_83_n_0 ,\led_OBUF[3]_inst_i_84_n_0 ,\led_OBUF[3]_inst_i_85_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_52_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[3]_inst_i_86_n_0 ,\led_OBUF[3]_inst_i_87_n_0 ,\led_OBUF[3]_inst_i_88_n_0 ,\led_OBUF[3]_inst_i_89_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_53 
       (.I0(err_4[14]),
        .I1(\res[15]_i_2 [14]),
        .I2(\res[15]_i_2 [15]),
        .I3(fit_err[7]),
        .O(\led_OBUF[3]_inst_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_54 
       (.I0(err_4[12]),
        .I1(\res[15]_i_2 [12]),
        .I2(\res[15]_i_2 [13]),
        .I3(fit_err[6]),
        .O(\led_OBUF[3]_inst_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_55 
       (.I0(err_4[10]),
        .I1(\res[15]_i_2 [10]),
        .I2(\res[15]_i_2 [11]),
        .I3(fit_err[5]),
        .O(\led_OBUF[3]_inst_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_56 
       (.I0(err_4[8]),
        .I1(\res[15]_i_2 [8]),
        .I2(\res[15]_i_2 [9]),
        .I3(fit_err[4]),
        .O(\led_OBUF[3]_inst_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_57 
       (.I0(err_4[14]),
        .I1(\res[15]_i_2 [14]),
        .I2(fit_err[7]),
        .I3(\res[15]_i_2 [15]),
        .O(\led_OBUF[3]_inst_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_58 
       (.I0(err_4[12]),
        .I1(\res[15]_i_2 [12]),
        .I2(fit_err[6]),
        .I3(\res[15]_i_2 [13]),
        .O(\led_OBUF[3]_inst_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_59 
       (.I0(err_4[10]),
        .I1(\res[15]_i_2 [10]),
        .I2(fit_err[5]),
        .I3(\res[15]_i_2 [11]),
        .O(\led_OBUF[3]_inst_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_6 
       (.I0(err_4[28]),
        .I1(\res[15]_i_2 [28]),
        .I2(\res[15]_i_2 [29]),
        .I3(fit_err[14]),
        .O(\led_OBUF[3]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_60 
       (.I0(err_4[8]),
        .I1(\res[15]_i_2 [8]),
        .I2(fit_err[4]),
        .I3(\res[15]_i_2 [9]),
        .O(\led_OBUF[3]_inst_i_60_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[3]_inst_i_61 
       (.CI(1'b0),
        .CO({\led_OBUF[3]_inst_i_61_n_0 ,\led_OBUF[3]_inst_i_61_n_1 ,\led_OBUF[3]_inst_i_61_n_2 ,\led_OBUF[3]_inst_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[3]_inst_i_90_n_0 ,\led_OBUF[3]_inst_i_91_n_0 ,\led_OBUF[3]_inst_i_92_n_0 ,\led_OBUF[3]_inst_i_93_n_0 }),
        .O(\NLW_led_OBUF[3]_inst_i_61_O_UNCONNECTED [3:0]),
        .S(S));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_62 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[14]),
        .I2(\res[15]_i_2 [14]),
        .I3(quart_1[14]),
        .I4(quart_1[15]),
        .I5(quart_2[15]),
        .O(\led_OBUF[3]_inst_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_63 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[12]),
        .I2(\res[15]_i_2 [12]),
        .I3(quart_1[12]),
        .I4(quart_1[13]),
        .I5(quart_2[13]),
        .O(\led_OBUF[3]_inst_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_64 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[10]),
        .I2(\res[15]_i_2 [10]),
        .I3(quart_1[10]),
        .I4(quart_1[11]),
        .I5(quart_2[11]),
        .O(\led_OBUF[3]_inst_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_65 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[8]),
        .I2(\res[15]_i_2 [8]),
        .I3(quart_1[8]),
        .I4(quart_1[9]),
        .I5(quart_2[9]),
        .O(\led_OBUF[3]_inst_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_7 
       (.I0(err_4[26]),
        .I1(\res[15]_i_2 [26]),
        .I2(\res[15]_i_2 [27]),
        .I3(fit_err[13]),
        .O(\led_OBUF[3]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_8 
       (.I0(err_4[24]),
        .I1(\res[15]_i_2 [24]),
        .I2(\res[15]_i_2 [25]),
        .I3(fit_err[12]),
        .O(\led_OBUF[3]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_82 
       (.I0(err_4[6]),
        .I1(\res[15]_i_2 [6]),
        .I2(\res[15]_i_2 [7]),
        .I3(fit_err[3]),
        .O(\led_OBUF[3]_inst_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_83 
       (.I0(err_4[4]),
        .I1(\res[15]_i_2 [4]),
        .I2(\res[15]_i_2 [5]),
        .I3(fit_err[2]),
        .O(\led_OBUF[3]_inst_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_84 
       (.I0(err_4[2]),
        .I1(\res[15]_i_2 [2]),
        .I2(\res[15]_i_2 [3]),
        .I3(fit_err[1]),
        .O(\led_OBUF[3]_inst_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[3]_inst_i_85 
       (.I0(err_4[0]),
        .I1(\res[15]_i_2 [0]),
        .I2(\res[15]_i_2 [1]),
        .I3(fit_err[0]),
        .O(\led_OBUF[3]_inst_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_86 
       (.I0(err_4[6]),
        .I1(\res[15]_i_2 [6]),
        .I2(fit_err[3]),
        .I3(\res[15]_i_2 [7]),
        .O(\led_OBUF[3]_inst_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_87 
       (.I0(err_4[4]),
        .I1(\res[15]_i_2 [4]),
        .I2(fit_err[2]),
        .I3(\res[15]_i_2 [5]),
        .O(\led_OBUF[3]_inst_i_87_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_88 
       (.I0(err_4[2]),
        .I1(\res[15]_i_2 [2]),
        .I2(fit_err[1]),
        .I3(\res[15]_i_2 [3]),
        .O(\led_OBUF[3]_inst_i_88_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_89 
       (.I0(err_4[0]),
        .I1(\res[15]_i_2 [0]),
        .I2(fit_err[0]),
        .I3(\res[15]_i_2 [1]),
        .O(\led_OBUF[3]_inst_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[3]_inst_i_9 
       (.I0(err_4[30]),
        .I1(\res[15]_i_2 [30]),
        .I2(fit_err[15]),
        .I3(\res[15]_i_2 [31]),
        .O(\led_OBUF[3]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_90 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[6]),
        .I2(\res[15]_i_2 [6]),
        .I3(quart_1[6]),
        .I4(quart_1[7]),
        .I5(quart_2[7]),
        .O(\led_OBUF[3]_inst_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_91 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[4]),
        .I2(\res[15]_i_2 [4]),
        .I3(quart_1[4]),
        .I4(quart_1[5]),
        .I5(quart_2[5]),
        .O(\led_OBUF[3]_inst_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_92 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[2]),
        .I2(\res[15]_i_2 [2]),
        .I3(quart_1[2]),
        .I4(quart_1[3]),
        .I5(quart_2[3]),
        .O(\led_OBUF[3]_inst_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[3]_inst_i_93 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(err_4[0]),
        .I2(\res[15]_i_2 [0]),
        .I3(quart_1[0]),
        .I4(quart_1[1]),
        .I5(quart_2[1]),
        .O(\led_OBUF[3]_inst_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_2__2 
       (.I0(\reg_sum_reg_n_0_[3] ),
        .I1(fit_err[1]),
        .O(\reg_accum[0]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_3__2 
       (.I0(\reg_sum_reg_n_0_[2] ),
        .I1(err_4[2]),
        .O(\reg_accum[0]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_4__2 
       (.I0(\reg_sum_reg_n_0_[1] ),
        .I1(fit_err[0]),
        .O(\reg_accum[0]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_5__2 
       (.I0(\reg_sum_reg_n_0_[0] ),
        .I1(err_4[0]),
        .O(\reg_accum[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_2__2 
       (.I0(\reg_sum_reg_n_0_[15] ),
        .I1(fit_err[7]),
        .O(\reg_accum[12]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_3__2 
       (.I0(\reg_sum_reg_n_0_[14] ),
        .I1(err_4[14]),
        .O(\reg_accum[12]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_4__2 
       (.I0(\reg_sum_reg_n_0_[13] ),
        .I1(fit_err[6]),
        .O(\reg_accum[12]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_5__2 
       (.I0(\reg_sum_reg_n_0_[12] ),
        .I1(err_4[12]),
        .O(\reg_accum[12]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_2__2 
       (.I0(\reg_sum_reg_n_0_[19] ),
        .I1(fit_err[9]),
        .O(\reg_accum[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_3__2 
       (.I0(\reg_sum_reg_n_0_[18] ),
        .I1(err_4[18]),
        .O(\reg_accum[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_4__2 
       (.I0(\reg_sum_reg_n_0_[17] ),
        .I1(fit_err[8]),
        .O(\reg_accum[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_5__2 
       (.I0(\reg_sum_reg_n_0_[16] ),
        .I1(err_4[16]),
        .O(\reg_accum[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_2__2 
       (.I0(\reg_sum_reg_n_0_[23] ),
        .I1(fit_err[11]),
        .O(\reg_accum[20]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_3__2 
       (.I0(\reg_sum_reg_n_0_[22] ),
        .I1(err_4[22]),
        .O(\reg_accum[20]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_4__2 
       (.I0(\reg_sum_reg_n_0_[21] ),
        .I1(fit_err[10]),
        .O(\reg_accum[20]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_5__2 
       (.I0(\reg_sum_reg_n_0_[20] ),
        .I1(err_4[20]),
        .O(\reg_accum[20]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_2__2 
       (.I0(\reg_sum_reg_n_0_[27] ),
        .I1(fit_err[13]),
        .O(\reg_accum[24]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_3__2 
       (.I0(\reg_sum_reg_n_0_[26] ),
        .I1(err_4[26]),
        .O(\reg_accum[24]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_4__2 
       (.I0(\reg_sum_reg_n_0_[25] ),
        .I1(fit_err[12]),
        .O(\reg_accum[24]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_5__2 
       (.I0(\reg_sum_reg_n_0_[24] ),
        .I1(err_4[24]),
        .O(\reg_accum[24]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[28]_i_2__2 
       (.I0(\reg_sum_reg_n_0_[28] ),
        .I1(err_4[28]),
        .O(\reg_accum[28]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_2__2 
       (.I0(\reg_sum_reg_n_0_[7] ),
        .I1(fit_err[3]),
        .O(\reg_accum[4]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_3__2 
       (.I0(\reg_sum_reg_n_0_[6] ),
        .I1(err_4[6]),
        .O(\reg_accum[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_4__2 
       (.I0(\reg_sum_reg_n_0_[5] ),
        .I1(fit_err[2]),
        .O(\reg_accum[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_5__2 
       (.I0(\reg_sum_reg_n_0_[4] ),
        .I1(err_4[4]),
        .O(\reg_accum[4]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_2__2 
       (.I0(\reg_sum_reg_n_0_[11] ),
        .I1(fit_err[5]),
        .O(\reg_accum[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_3__2 
       (.I0(\reg_sum_reg_n_0_[10] ),
        .I1(err_4[10]),
        .O(\reg_accum[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_4__2 
       (.I0(\reg_sum_reg_n_0_[9] ),
        .I1(fit_err[4]),
        .O(\reg_accum[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_5__2 
       (.I0(\reg_sum_reg_n_0_[8] ),
        .I1(err_4[8]),
        .O(\reg_accum[8]_i_5__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__2_n_7 ),
        .Q(err_4[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\reg_accum_reg[0]_i_1__2_n_0 ,\reg_accum_reg[0]_i_1__2_n_1 ,\reg_accum_reg[0]_i_1__2_n_2 ,\reg_accum_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[3] ,\reg_sum_reg_n_0_[2] ,\reg_sum_reg_n_0_[1] ,\reg_sum_reg_n_0_[0] }),
        .O({\reg_accum_reg[0]_i_1__2_n_4 ,\reg_accum_reg[0]_i_1__2_n_5 ,\reg_accum_reg[0]_i_1__2_n_6 ,\reg_accum_reg[0]_i_1__2_n_7 }),
        .S({\reg_accum[0]_i_2__2_n_0 ,\reg_accum[0]_i_3__2_n_0 ,\reg_accum[0]_i_4__2_n_0 ,\reg_accum[0]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__2_n_5 ),
        .Q(err_4[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__2_n_4 ),
        .Q(fit_err[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__2_n_7 ),
        .Q(err_4[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[12]_i_1__2 
       (.CI(\reg_accum_reg[8]_i_1__2_n_0 ),
        .CO({\reg_accum_reg[12]_i_1__2_n_0 ,\reg_accum_reg[12]_i_1__2_n_1 ,\reg_accum_reg[12]_i_1__2_n_2 ,\reg_accum_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[15] ,\reg_sum_reg_n_0_[14] ,\reg_sum_reg_n_0_[13] ,\reg_sum_reg_n_0_[12] }),
        .O({\reg_accum_reg[12]_i_1__2_n_4 ,\reg_accum_reg[12]_i_1__2_n_5 ,\reg_accum_reg[12]_i_1__2_n_6 ,\reg_accum_reg[12]_i_1__2_n_7 }),
        .S({\reg_accum[12]_i_2__2_n_0 ,\reg_accum[12]_i_3__2_n_0 ,\reg_accum[12]_i_4__2_n_0 ,\reg_accum[12]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__2_n_6 ),
        .Q(fit_err[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__2_n_5 ),
        .Q(err_4[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__2_n_4 ),
        .Q(fit_err[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__2_n_7 ),
        .Q(err_4[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[16]_i_1__2 
       (.CI(\reg_accum_reg[12]_i_1__2_n_0 ),
        .CO({\reg_accum_reg[16]_i_1__2_n_0 ,\reg_accum_reg[16]_i_1__2_n_1 ,\reg_accum_reg[16]_i_1__2_n_2 ,\reg_accum_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[19] ,\reg_sum_reg_n_0_[18] ,\reg_sum_reg_n_0_[17] ,\reg_sum_reg_n_0_[16] }),
        .O({\reg_accum_reg[16]_i_1__2_n_4 ,\reg_accum_reg[16]_i_1__2_n_5 ,\reg_accum_reg[16]_i_1__2_n_6 ,\reg_accum_reg[16]_i_1__2_n_7 }),
        .S({\reg_accum[16]_i_2__2_n_0 ,\reg_accum[16]_i_3__2_n_0 ,\reg_accum[16]_i_4__2_n_0 ,\reg_accum[16]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__2_n_6 ),
        .Q(fit_err[8]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__2_n_5 ),
        .Q(err_4[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__2_n_4 ),
        .Q(fit_err[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__2_n_6 ),
        .Q(fit_err[0]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__2_n_7 ),
        .Q(err_4[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[20]_i_1__2 
       (.CI(\reg_accum_reg[16]_i_1__2_n_0 ),
        .CO({\reg_accum_reg[20]_i_1__2_n_0 ,\reg_accum_reg[20]_i_1__2_n_1 ,\reg_accum_reg[20]_i_1__2_n_2 ,\reg_accum_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[23] ,\reg_sum_reg_n_0_[22] ,\reg_sum_reg_n_0_[21] ,\reg_sum_reg_n_0_[20] }),
        .O({\reg_accum_reg[20]_i_1__2_n_4 ,\reg_accum_reg[20]_i_1__2_n_5 ,\reg_accum_reg[20]_i_1__2_n_6 ,\reg_accum_reg[20]_i_1__2_n_7 }),
        .S({\reg_accum[20]_i_2__2_n_0 ,\reg_accum[20]_i_3__2_n_0 ,\reg_accum[20]_i_4__2_n_0 ,\reg_accum[20]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__2_n_6 ),
        .Q(fit_err[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__2_n_5 ),
        .Q(err_4[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__2_n_4 ),
        .Q(fit_err[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__2_n_7 ),
        .Q(err_4[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[24]_i_1__2 
       (.CI(\reg_accum_reg[20]_i_1__2_n_0 ),
        .CO({\reg_accum_reg[24]_i_1__2_n_0 ,\reg_accum_reg[24]_i_1__2_n_1 ,\reg_accum_reg[24]_i_1__2_n_2 ,\reg_accum_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[27] ,\reg_sum_reg_n_0_[26] ,\reg_sum_reg_n_0_[25] ,\reg_sum_reg_n_0_[24] }),
        .O({\reg_accum_reg[24]_i_1__2_n_4 ,\reg_accum_reg[24]_i_1__2_n_5 ,\reg_accum_reg[24]_i_1__2_n_6 ,\reg_accum_reg[24]_i_1__2_n_7 }),
        .S({\reg_accum[24]_i_2__2_n_0 ,\reg_accum[24]_i_3__2_n_0 ,\reg_accum[24]_i_4__2_n_0 ,\reg_accum[24]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__2_n_6 ),
        .Q(fit_err[12]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__2_n_5 ),
        .Q(err_4[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__2_n_4 ),
        .Q(fit_err[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__2_n_7 ),
        .Q(err_4[28]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[28]_i_1__2 
       (.CI(\reg_accum_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_reg_accum_reg[28]_i_1__2_CO_UNCONNECTED [3],\reg_accum_reg[28]_i_1__2_n_1 ,\reg_accum_reg[28]_i_1__2_n_2 ,\reg_accum_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_sum_reg_n_0_[28] }),
        .O({\reg_accum_reg[28]_i_1__2_n_4 ,\reg_accum_reg[28]_i_1__2_n_5 ,\reg_accum_reg[28]_i_1__2_n_6 ,\reg_accum_reg[28]_i_1__2_n_7 }),
        .S({fit_err[15],err_4[30],fit_err[14],\reg_accum[28]_i_2__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__2_n_6 ),
        .Q(fit_err[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__2_n_5 ),
        .Q(err_4[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__2_n_5 ),
        .Q(err_4[30]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__2_n_4 ),
        .Q(fit_err[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__2_n_4 ),
        .Q(fit_err[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__2_n_7 ),
        .Q(err_4[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[4]_i_1__2 
       (.CI(\reg_accum_reg[0]_i_1__2_n_0 ),
        .CO({\reg_accum_reg[4]_i_1__2_n_0 ,\reg_accum_reg[4]_i_1__2_n_1 ,\reg_accum_reg[4]_i_1__2_n_2 ,\reg_accum_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[7] ,\reg_sum_reg_n_0_[6] ,\reg_sum_reg_n_0_[5] ,\reg_sum_reg_n_0_[4] }),
        .O({\reg_accum_reg[4]_i_1__2_n_4 ,\reg_accum_reg[4]_i_1__2_n_5 ,\reg_accum_reg[4]_i_1__2_n_6 ,\reg_accum_reg[4]_i_1__2_n_7 }),
        .S({\reg_accum[4]_i_2__2_n_0 ,\reg_accum[4]_i_3__2_n_0 ,\reg_accum[4]_i_4__2_n_0 ,\reg_accum[4]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__2_n_6 ),
        .Q(fit_err[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__2_n_5 ),
        .Q(err_4[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__2_n_4 ),
        .Q(fit_err[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__2_n_7 ),
        .Q(err_4[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[8]_i_1__2 
       (.CI(\reg_accum_reg[4]_i_1__2_n_0 ),
        .CO({\reg_accum_reg[8]_i_1__2_n_0 ,\reg_accum_reg[8]_i_1__2_n_1 ,\reg_accum_reg[8]_i_1__2_n_2 ,\reg_accum_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[11] ,\reg_sum_reg_n_0_[10] ,\reg_sum_reg_n_0_[9] ,\reg_sum_reg_n_0_[8] }),
        .O({\reg_accum_reg[8]_i_1__2_n_4 ,\reg_accum_reg[8]_i_1__2_n_5 ,\reg_accum_reg[8]_i_1__2_n_6 ,\reg_accum_reg[8]_i_1__2_n_7 }),
        .S({\reg_accum[8]_i_2__2_n_0 ,\reg_accum[8]_i_3__2_n_0 ,\reg_accum[8]_i_4__2_n_0 ,\reg_accum[8]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__2_n_6 ),
        .Q(fit_err[4]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[0]),
        .Q(\reg_mb_reg[0]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[10]),
        .Q(\reg_mb_reg[10]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[11]),
        .Q(\reg_mb_reg[11]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[12]),
        .Q(\reg_mb_reg[12]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[13]),
        .Q(\reg_mb_reg[13]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[14]),
        .Q(\reg_mb_reg[14]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[15]),
        .Q(\reg_mb_reg[15]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[1]),
        .Q(\reg_mb_reg[1]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[2]),
        .Q(\reg_mb_reg[2]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[3]),
        .Q(\reg_mb_reg[3]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[4]),
        .Q(\reg_mb_reg[4]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[5]),
        .Q(\reg_mb_reg[5]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[6]),
        .Q(\reg_mb_reg[6]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[7]),
        .Q(\reg_mb_reg[7]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[8]),
        .Q(\reg_mb_reg[8]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_0),
        .D(DOB[9]),
        .Q(\reg_mb_reg[9]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_2 
       (.I0(inst_linecalc_1_n_32),
        .I1(reg_abs[15]),
        .O(\reg_sum[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_3 
       (.I0(inst_linecalc_1_n_33),
        .I1(reg_abs[14]),
        .O(\reg_sum[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_4 
       (.I0(inst_linecalc_1_n_34),
        .I1(reg_abs[13]),
        .O(\reg_sum[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_5 
       (.I0(inst_linecalc_1_n_35),
        .I1(reg_abs[12]),
        .O(\reg_sum[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_2 
       (.I0(inst_linecalc_1_n_28),
        .I1(reg_abs[19]),
        .O(\reg_sum[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_3 
       (.I0(inst_linecalc_1_n_29),
        .I1(reg_abs[18]),
        .O(\reg_sum[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_4 
       (.I0(inst_linecalc_1_n_30),
        .I1(reg_abs[17]),
        .O(\reg_sum[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_5 
       (.I0(inst_linecalc_1_n_31),
        .I1(reg_abs[16]),
        .O(\reg_sum[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_2 
       (.I0(inst_linecalc_1_n_24),
        .I1(reg_abs[23]),
        .O(\reg_sum[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_3 
       (.I0(inst_linecalc_1_n_25),
        .I1(reg_abs[22]),
        .O(\reg_sum[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_4 
       (.I0(inst_linecalc_1_n_26),
        .I1(reg_abs[21]),
        .O(\reg_sum[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_5 
       (.I0(inst_linecalc_1_n_27),
        .I1(reg_abs[20]),
        .O(\reg_sum[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_2 
       (.I0(inst_linecalc_1_n_20),
        .I1(reg_abs[27]),
        .O(\reg_sum[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_3 
       (.I0(inst_linecalc_1_n_21),
        .I1(reg_abs[26]),
        .O(\reg_sum[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_4 
       (.I0(inst_linecalc_1_n_22),
        .I1(reg_abs[25]),
        .O(\reg_sum[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_5 
       (.I0(inst_linecalc_1_n_23),
        .I1(reg_abs[24]),
        .O(\reg_sum[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_2 
       (.I0(inst_linecalc_1_n_16),
        .I1(reg_abs[31]),
        .O(\reg_sum[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_3 
       (.I0(inst_linecalc_1_n_17),
        .I1(reg_abs[30]),
        .O(\reg_sum[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_4 
       (.I0(inst_linecalc_1_n_18),
        .I1(reg_abs[29]),
        .O(\reg_sum[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_5 
       (.I0(inst_linecalc_1_n_19),
        .I1(reg_abs[28]),
        .O(\reg_sum[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_2 
       (.I0(inst_linecalc_1_n_40),
        .I1(reg_abs[7]),
        .O(\reg_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_3 
       (.I0(inst_linecalc_1_n_41),
        .I1(reg_abs[6]),
        .O(\reg_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_4 
       (.I0(inst_linecalc_1_n_42),
        .I1(reg_abs[5]),
        .O(\reg_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_5 
       (.I0(inst_linecalc_1_n_43),
        .I1(reg_abs[4]),
        .O(\reg_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_2 
       (.I0(inst_linecalc_1_n_36),
        .I1(reg_abs[11]),
        .O(\reg_sum[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_3 
       (.I0(inst_linecalc_1_n_37),
        .I1(reg_abs[10]),
        .O(\reg_sum[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_4 
       (.I0(inst_linecalc_1_n_38),
        .I1(reg_abs[9]),
        .O(\reg_sum[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_5 
       (.I0(inst_linecalc_1_n_39),
        .I1(reg_abs[8]),
        .O(\reg_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[0]),
        .Q(\reg_sum_reg_n_0_[0] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[10]),
        .Q(\reg_sum_reg_n_0_[10] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[11]),
        .Q(\reg_sum_reg_n_0_[11] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[11]_i_1 
       (.CI(\reg_sum_reg[7]_i_1_n_0 ),
        .CO({\reg_sum_reg[11]_i_1_n_0 ,\reg_sum_reg[11]_i_1_n_1 ,\reg_sum_reg[11]_i_1_n_2 ,\reg_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_32,inst_linecalc_1_n_33,inst_linecalc_1_n_34,inst_linecalc_1_n_35}),
        .O(do_sum[11:8]),
        .S({\reg_sum[11]_i_2_n_0 ,\reg_sum[11]_i_3_n_0 ,\reg_sum[11]_i_4_n_0 ,\reg_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[12]),
        .Q(\reg_sum_reg_n_0_[12] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[13]),
        .Q(\reg_sum_reg_n_0_[13] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[14]),
        .Q(\reg_sum_reg_n_0_[14] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[15]),
        .Q(\reg_sum_reg_n_0_[15] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[15]_i_1 
       (.CI(\reg_sum_reg[11]_i_1_n_0 ),
        .CO({\reg_sum_reg[15]_i_1_n_0 ,\reg_sum_reg[15]_i_1_n_1 ,\reg_sum_reg[15]_i_1_n_2 ,\reg_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_28,inst_linecalc_1_n_29,inst_linecalc_1_n_30,inst_linecalc_1_n_31}),
        .O(do_sum[15:12]),
        .S({\reg_sum[15]_i_2_n_0 ,\reg_sum[15]_i_3_n_0 ,\reg_sum[15]_i_4_n_0 ,\reg_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[16]),
        .Q(\reg_sum_reg_n_0_[16] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[17]),
        .Q(\reg_sum_reg_n_0_[17] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[18]),
        .Q(\reg_sum_reg_n_0_[18] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[19]),
        .Q(\reg_sum_reg_n_0_[19] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[19]_i_1 
       (.CI(\reg_sum_reg[15]_i_1_n_0 ),
        .CO({\reg_sum_reg[19]_i_1_n_0 ,\reg_sum_reg[19]_i_1_n_1 ,\reg_sum_reg[19]_i_1_n_2 ,\reg_sum_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .O(do_sum[19:16]),
        .S({\reg_sum[19]_i_2_n_0 ,\reg_sum[19]_i_3_n_0 ,\reg_sum[19]_i_4_n_0 ,\reg_sum[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[1]),
        .Q(\reg_sum_reg_n_0_[1] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[20]),
        .Q(\reg_sum_reg_n_0_[20] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[21]),
        .Q(\reg_sum_reg_n_0_[21] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[22]),
        .Q(\reg_sum_reg_n_0_[22] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[23]),
        .Q(\reg_sum_reg_n_0_[23] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[23]_i_1 
       (.CI(\reg_sum_reg[19]_i_1_n_0 ),
        .CO({\reg_sum_reg[23]_i_1_n_0 ,\reg_sum_reg[23]_i_1_n_1 ,\reg_sum_reg[23]_i_1_n_2 ,\reg_sum_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23}),
        .O(do_sum[23:20]),
        .S({\reg_sum[23]_i_2_n_0 ,\reg_sum[23]_i_3_n_0 ,\reg_sum[23]_i_4_n_0 ,\reg_sum[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[24]),
        .Q(\reg_sum_reg_n_0_[24] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[25]),
        .Q(\reg_sum_reg_n_0_[25] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[26]),
        .Q(\reg_sum_reg_n_0_[26] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[27]),
        .Q(\reg_sum_reg_n_0_[27] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[27]_i_1 
       (.CI(\reg_sum_reg[23]_i_1_n_0 ),
        .CO({\reg_sum_reg[27]_i_1_n_0 ,\reg_sum_reg[27]_i_1_n_1 ,\reg_sum_reg[27]_i_1_n_2 ,\reg_sum_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19}),
        .O(do_sum[27:24]),
        .S({\reg_sum[27]_i_2_n_0 ,\reg_sum[27]_i_3_n_0 ,\reg_sum[27]_i_4_n_0 ,\reg_sum[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[28]),
        .Q(\reg_sum_reg_n_0_[28] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[28]_i_1 
       (.CI(\reg_sum_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED [3:1],do_sum[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[2]),
        .Q(\reg_sum_reg_n_0_[2] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[3]),
        .Q(\reg_sum_reg_n_0_[3] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_sum_reg[3]_i_1_n_0 ,\reg_sum_reg[3]_i_1_n_1 ,\reg_sum_reg[3]_i_1_n_2 ,\reg_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_40,inst_linecalc_1_n_41,inst_linecalc_1_n_42,inst_linecalc_1_n_43}),
        .O(do_sum[3:0]),
        .S({\reg_sum[3]_i_2_n_0 ,\reg_sum[3]_i_3_n_0 ,\reg_sum[3]_i_4_n_0 ,\reg_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[4]),
        .Q(\reg_sum_reg_n_0_[4] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[5]),
        .Q(\reg_sum_reg_n_0_[5] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[6]),
        .Q(\reg_sum_reg_n_0_[6] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[7]),
        .Q(\reg_sum_reg_n_0_[7] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[7]_i_1 
       (.CI(\reg_sum_reg[3]_i_1_n_0 ),
        .CO({\reg_sum_reg[7]_i_1_n_0 ,\reg_sum_reg[7]_i_1_n_1 ,\reg_sum_reg[7]_i_1_n_2 ,\reg_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_36,inst_linecalc_1_n_37,inst_linecalc_1_n_38,inst_linecalc_1_n_39}),
        .O(do_sum[7:4]),
        .S({\reg_sum[7]_i_2_n_0 ,\reg_sum[7]_i_3_n_0 ,\reg_sum[7]_i_4_n_0 ,\reg_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[8]),
        .Q(\reg_sum_reg_n_0_[8] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[9]),
        .Q(\reg_sum_reg_n_0_[9] ),
        .R(reg_sum));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[0]_i_6 
       (.I0(\res[15]_i_2 [16]),
        .I1(err_4[16]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[0]_i_8 
       (.I0(\res[15]_i_2 [0]),
        .I1(err_4[0]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[10]_i_6 
       (.I0(\res[15]_i_2 [26]),
        .I1(err_4[26]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[26]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[10]_i_8 
       (.I0(\res[15]_i_2 [10]),
        .I1(err_4[10]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[11]_i_6 
       (.I0(\res[15]_i_2 [27]),
        .I1(fit_err[13]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[27]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[11]_i_8 
       (.I0(\res[15]_i_2 [11]),
        .I1(fit_err[5]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[12]_i_6 
       (.I0(\res[15]_i_2 [28]),
        .I1(err_4[28]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[28]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[12]_i_8 
       (.I0(\res[15]_i_2 [12]),
        .I1(err_4[12]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[13]_i_6 
       (.I0(\res[15]_i_2 [29]),
        .I1(fit_err[14]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[29]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[13]_i_8 
       (.I0(\res[15]_i_2 [13]),
        .I1(fit_err[6]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[14]_i_6 
       (.I0(\res[15]_i_2 [30]),
        .I1(err_4[30]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[30]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[14]_i_8 
       (.I0(\res[15]_i_2 [14]),
        .I1(err_4[14]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[15]_i_6 
       (.I0(\res[15]_i_2 [31]),
        .I1(fit_err[15]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[31]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[15]_i_8 
       (.I0(\res[15]_i_2 [15]),
        .I1(fit_err[7]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[1]_i_6 
       (.I0(\res[15]_i_2 [17]),
        .I1(fit_err[8]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[1]_i_8 
       (.I0(\res[15]_i_2 [1]),
        .I1(fit_err[0]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[2]_i_6 
       (.I0(\res[15]_i_2 [18]),
        .I1(err_4[18]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[2]_i_8 
       (.I0(\res[15]_i_2 [2]),
        .I1(err_4[2]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[3]_i_6 
       (.I0(\res[15]_i_2 [19]),
        .I1(fit_err[9]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[3]_i_8 
       (.I0(\res[15]_i_2 [3]),
        .I1(fit_err[1]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[4]_i_6 
       (.I0(\res[15]_i_2 [20]),
        .I1(err_4[20]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[4]_i_8 
       (.I0(\res[15]_i_2 [4]),
        .I1(err_4[4]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[5]_i_6 
       (.I0(\res[15]_i_2 [21]),
        .I1(fit_err[10]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[5]_i_8 
       (.I0(\res[15]_i_2 [5]),
        .I1(fit_err[2]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[6]_i_6 
       (.I0(\res[15]_i_2 [22]),
        .I1(err_4[22]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[22]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[6]_i_8 
       (.I0(\res[15]_i_2 [6]),
        .I1(err_4[6]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[7]_i_6 
       (.I0(\res[15]_i_2 [23]),
        .I1(fit_err[11]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[23]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[7]_i_8 
       (.I0(\res[15]_i_2 [7]),
        .I1(fit_err[3]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[8]_i_6 
       (.I0(\res[15]_i_2 [24]),
        .I1(err_4[24]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[24]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[8]_i_8 
       (.I0(\res[15]_i_2 [8]),
        .I1(err_4[8]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[9]_i_6 
       (.I0(\res[15]_i_2 [25]),
        .I1(fit_err[12]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[25]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[9]_i_8 
       (.I0(\res[15]_i_2 [9]),
        .I1(fit_err[4]),
        .I2(\reg_accum_reg[30]_0 ),
        .O(quart_2[9]));
endmodule

(* ORIG_REF_NAME = "linecalc_pair" *) 
module linecalc_pair_3
   (\reg_mb_reg[15]_0 ,
    \reg_mb_reg[14]_0 ,
    \reg_mb_reg[13]_0 ,
    \reg_mb_reg[12]_0 ,
    \reg_mb_reg[11]_0 ,
    \reg_mb_reg[10]_0 ,
    \reg_mb_reg[9]_0 ,
    \reg_mb_reg[8]_0 ,
    \reg_mb_reg[7]_0 ,
    \reg_mb_reg[6]_0 ,
    \reg_mb_reg[5]_0 ,
    \reg_mb_reg[4]_0 ,
    \reg_mb_reg[3]_0 ,
    \reg_mb_reg[2]_0 ,
    \reg_mb_reg[1]_0 ,
    \reg_mb_reg[0]_0 ,
    fit_err,
    \reg_mb_reg[0]_1 ,
    CEA2_1,
    DOA,
    clk_IBUF_BUFG,
    CEC,
    sel,
    reg_sum,
    DOB,
    reg_add_reg,
    reg_add_reg_0,
    p_0_in,
    reg_sub_reg,
    B,
    A,
    reg_sub_reg_0);
  output \reg_mb_reg[15]_0 ;
  output \reg_mb_reg[14]_0 ;
  output \reg_mb_reg[13]_0 ;
  output \reg_mb_reg[12]_0 ;
  output \reg_mb_reg[11]_0 ;
  output \reg_mb_reg[10]_0 ;
  output \reg_mb_reg[9]_0 ;
  output \reg_mb_reg[8]_0 ;
  output \reg_mb_reg[7]_0 ;
  output \reg_mb_reg[6]_0 ;
  output \reg_mb_reg[5]_0 ;
  output \reg_mb_reg[4]_0 ;
  output \reg_mb_reg[3]_0 ;
  output \reg_mb_reg[2]_0 ;
  output \reg_mb_reg[1]_0 ;
  output \reg_mb_reg[0]_0 ;
  output [31:0]fit_err;
  input \reg_mb_reg[0]_1 ;
  input CEA2_1;
  input [31:0]DOA;
  input clk_IBUF_BUFG;
  input CEC;
  input sel;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg;
  input [15:0]reg_add_reg_0;
  input [14:0]p_0_in;
  input [2:0]reg_sub_reg;
  input [9:0]B;
  input [5:0]A;
  input [1:0]reg_sub_reg_0;

  wire [5:0]A;
  wire [9:0]B;
  wire CEA2_1;
  wire CEC;
  wire [31:0]DOA;
  wire [15:0]DOB;
  wire clk_IBUF_BUFG;
  wire [28:0]do_sum;
  wire [31:0]fit_err;
  wire inst_linecalc_1_n_0;
  wire inst_linecalc_1_n_1;
  wire inst_linecalc_1_n_10;
  wire inst_linecalc_1_n_11;
  wire inst_linecalc_1_n_12;
  wire inst_linecalc_1_n_13;
  wire inst_linecalc_1_n_14;
  wire inst_linecalc_1_n_15;
  wire inst_linecalc_1_n_16;
  wire inst_linecalc_1_n_17;
  wire inst_linecalc_1_n_18;
  wire inst_linecalc_1_n_19;
  wire inst_linecalc_1_n_2;
  wire inst_linecalc_1_n_20;
  wire inst_linecalc_1_n_21;
  wire inst_linecalc_1_n_22;
  wire inst_linecalc_1_n_23;
  wire inst_linecalc_1_n_24;
  wire inst_linecalc_1_n_25;
  wire inst_linecalc_1_n_26;
  wire inst_linecalc_1_n_27;
  wire inst_linecalc_1_n_3;
  wire inst_linecalc_1_n_4;
  wire inst_linecalc_1_n_5;
  wire inst_linecalc_1_n_6;
  wire inst_linecalc_1_n_7;
  wire inst_linecalc_1_n_8;
  wire inst_linecalc_1_n_9;
  wire [14:0]p_0_in;
  wire [31:4]reg_abs;
  wire \reg_accum[0]_i_2__3_n_0 ;
  wire \reg_accum[0]_i_3__3_n_0 ;
  wire \reg_accum[0]_i_4__3_n_0 ;
  wire \reg_accum[0]_i_5__3_n_0 ;
  wire \reg_accum[12]_i_2__3_n_0 ;
  wire \reg_accum[12]_i_3__3_n_0 ;
  wire \reg_accum[12]_i_4__3_n_0 ;
  wire \reg_accum[12]_i_5__3_n_0 ;
  wire \reg_accum[16]_i_2__3_n_0 ;
  wire \reg_accum[16]_i_3__3_n_0 ;
  wire \reg_accum[16]_i_4__3_n_0 ;
  wire \reg_accum[16]_i_5__3_n_0 ;
  wire \reg_accum[20]_i_2__3_n_0 ;
  wire \reg_accum[20]_i_3__3_n_0 ;
  wire \reg_accum[20]_i_4__3_n_0 ;
  wire \reg_accum[20]_i_5__3_n_0 ;
  wire \reg_accum[24]_i_2__3_n_0 ;
  wire \reg_accum[24]_i_3__3_n_0 ;
  wire \reg_accum[24]_i_4__3_n_0 ;
  wire \reg_accum[24]_i_5__3_n_0 ;
  wire \reg_accum[28]_i_2__3_n_0 ;
  wire \reg_accum[4]_i_2__3_n_0 ;
  wire \reg_accum[4]_i_3__3_n_0 ;
  wire \reg_accum[4]_i_4__3_n_0 ;
  wire \reg_accum[4]_i_5__3_n_0 ;
  wire \reg_accum[8]_i_2__3_n_0 ;
  wire \reg_accum[8]_i_3__3_n_0 ;
  wire \reg_accum[8]_i_4__3_n_0 ;
  wire \reg_accum[8]_i_5__3_n_0 ;
  wire \reg_accum_reg[0]_i_1__3_n_0 ;
  wire \reg_accum_reg[0]_i_1__3_n_1 ;
  wire \reg_accum_reg[0]_i_1__3_n_2 ;
  wire \reg_accum_reg[0]_i_1__3_n_3 ;
  wire \reg_accum_reg[0]_i_1__3_n_4 ;
  wire \reg_accum_reg[0]_i_1__3_n_5 ;
  wire \reg_accum_reg[0]_i_1__3_n_6 ;
  wire \reg_accum_reg[0]_i_1__3_n_7 ;
  wire \reg_accum_reg[12]_i_1__3_n_0 ;
  wire \reg_accum_reg[12]_i_1__3_n_1 ;
  wire \reg_accum_reg[12]_i_1__3_n_2 ;
  wire \reg_accum_reg[12]_i_1__3_n_3 ;
  wire \reg_accum_reg[12]_i_1__3_n_4 ;
  wire \reg_accum_reg[12]_i_1__3_n_5 ;
  wire \reg_accum_reg[12]_i_1__3_n_6 ;
  wire \reg_accum_reg[12]_i_1__3_n_7 ;
  wire \reg_accum_reg[16]_i_1__3_n_0 ;
  wire \reg_accum_reg[16]_i_1__3_n_1 ;
  wire \reg_accum_reg[16]_i_1__3_n_2 ;
  wire \reg_accum_reg[16]_i_1__3_n_3 ;
  wire \reg_accum_reg[16]_i_1__3_n_4 ;
  wire \reg_accum_reg[16]_i_1__3_n_5 ;
  wire \reg_accum_reg[16]_i_1__3_n_6 ;
  wire \reg_accum_reg[16]_i_1__3_n_7 ;
  wire \reg_accum_reg[20]_i_1__3_n_0 ;
  wire \reg_accum_reg[20]_i_1__3_n_1 ;
  wire \reg_accum_reg[20]_i_1__3_n_2 ;
  wire \reg_accum_reg[20]_i_1__3_n_3 ;
  wire \reg_accum_reg[20]_i_1__3_n_4 ;
  wire \reg_accum_reg[20]_i_1__3_n_5 ;
  wire \reg_accum_reg[20]_i_1__3_n_6 ;
  wire \reg_accum_reg[20]_i_1__3_n_7 ;
  wire \reg_accum_reg[24]_i_1__3_n_0 ;
  wire \reg_accum_reg[24]_i_1__3_n_1 ;
  wire \reg_accum_reg[24]_i_1__3_n_2 ;
  wire \reg_accum_reg[24]_i_1__3_n_3 ;
  wire \reg_accum_reg[24]_i_1__3_n_4 ;
  wire \reg_accum_reg[24]_i_1__3_n_5 ;
  wire \reg_accum_reg[24]_i_1__3_n_6 ;
  wire \reg_accum_reg[24]_i_1__3_n_7 ;
  wire \reg_accum_reg[28]_i_1__3_n_1 ;
  wire \reg_accum_reg[28]_i_1__3_n_2 ;
  wire \reg_accum_reg[28]_i_1__3_n_3 ;
  wire \reg_accum_reg[28]_i_1__3_n_4 ;
  wire \reg_accum_reg[28]_i_1__3_n_5 ;
  wire \reg_accum_reg[28]_i_1__3_n_6 ;
  wire \reg_accum_reg[28]_i_1__3_n_7 ;
  wire \reg_accum_reg[4]_i_1__3_n_0 ;
  wire \reg_accum_reg[4]_i_1__3_n_1 ;
  wire \reg_accum_reg[4]_i_1__3_n_2 ;
  wire \reg_accum_reg[4]_i_1__3_n_3 ;
  wire \reg_accum_reg[4]_i_1__3_n_4 ;
  wire \reg_accum_reg[4]_i_1__3_n_5 ;
  wire \reg_accum_reg[4]_i_1__3_n_6 ;
  wire \reg_accum_reg[4]_i_1__3_n_7 ;
  wire \reg_accum_reg[8]_i_1__3_n_0 ;
  wire \reg_accum_reg[8]_i_1__3_n_1 ;
  wire \reg_accum_reg[8]_i_1__3_n_2 ;
  wire \reg_accum_reg[8]_i_1__3_n_3 ;
  wire \reg_accum_reg[8]_i_1__3_n_4 ;
  wire \reg_accum_reg[8]_i_1__3_n_5 ;
  wire \reg_accum_reg[8]_i_1__3_n_6 ;
  wire \reg_accum_reg[8]_i_1__3_n_7 ;
  wire [15:0]reg_add_reg;
  wire [15:0]reg_add_reg_0;
  wire \reg_mb_reg[0]_0 ;
  wire \reg_mb_reg[0]_1 ;
  wire \reg_mb_reg[10]_0 ;
  wire \reg_mb_reg[11]_0 ;
  wire \reg_mb_reg[12]_0 ;
  wire \reg_mb_reg[13]_0 ;
  wire \reg_mb_reg[14]_0 ;
  wire \reg_mb_reg[15]_0 ;
  wire \reg_mb_reg[1]_0 ;
  wire \reg_mb_reg[2]_0 ;
  wire \reg_mb_reg[3]_0 ;
  wire \reg_mb_reg[4]_0 ;
  wire \reg_mb_reg[5]_0 ;
  wire \reg_mb_reg[6]_0 ;
  wire \reg_mb_reg[7]_0 ;
  wire \reg_mb_reg[8]_0 ;
  wire \reg_mb_reg[9]_0 ;
  wire [2:0]reg_sub_reg;
  wire [1:0]reg_sub_reg_0;
  wire reg_sum;
  wire \reg_sum[11]_i_2_n_0 ;
  wire \reg_sum[11]_i_3_n_0 ;
  wire \reg_sum[11]_i_4_n_0 ;
  wire \reg_sum[11]_i_5_n_0 ;
  wire \reg_sum[15]_i_2_n_0 ;
  wire \reg_sum[15]_i_3_n_0 ;
  wire \reg_sum[15]_i_4_n_0 ;
  wire \reg_sum[15]_i_5_n_0 ;
  wire \reg_sum[19]_i_2_n_0 ;
  wire \reg_sum[19]_i_3_n_0 ;
  wire \reg_sum[19]_i_4_n_0 ;
  wire \reg_sum[19]_i_5_n_0 ;
  wire \reg_sum[23]_i_2_n_0 ;
  wire \reg_sum[23]_i_3_n_0 ;
  wire \reg_sum[23]_i_4_n_0 ;
  wire \reg_sum[23]_i_5_n_0 ;
  wire \reg_sum[27]_i_2_n_0 ;
  wire \reg_sum[27]_i_3_n_0 ;
  wire \reg_sum[27]_i_4_n_0 ;
  wire \reg_sum[27]_i_5_n_0 ;
  wire \reg_sum[3]_i_2_n_0 ;
  wire \reg_sum[3]_i_3_n_0 ;
  wire \reg_sum[3]_i_4_n_0 ;
  wire \reg_sum[3]_i_5_n_0 ;
  wire \reg_sum[7]_i_2_n_0 ;
  wire \reg_sum[7]_i_3_n_0 ;
  wire \reg_sum[7]_i_4_n_0 ;
  wire \reg_sum[7]_i_5_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_1 ;
  wire \reg_sum_reg[11]_i_1_n_2 ;
  wire \reg_sum_reg[11]_i_1_n_3 ;
  wire \reg_sum_reg[15]_i_1_n_0 ;
  wire \reg_sum_reg[15]_i_1_n_1 ;
  wire \reg_sum_reg[15]_i_1_n_2 ;
  wire \reg_sum_reg[15]_i_1_n_3 ;
  wire \reg_sum_reg[19]_i_1_n_0 ;
  wire \reg_sum_reg[19]_i_1_n_1 ;
  wire \reg_sum_reg[19]_i_1_n_2 ;
  wire \reg_sum_reg[19]_i_1_n_3 ;
  wire \reg_sum_reg[23]_i_1_n_0 ;
  wire \reg_sum_reg[23]_i_1_n_1 ;
  wire \reg_sum_reg[23]_i_1_n_2 ;
  wire \reg_sum_reg[23]_i_1_n_3 ;
  wire \reg_sum_reg[27]_i_1_n_0 ;
  wire \reg_sum_reg[27]_i_1_n_1 ;
  wire \reg_sum_reg[27]_i_1_n_2 ;
  wire \reg_sum_reg[27]_i_1_n_3 ;
  wire \reg_sum_reg[3]_i_1_n_0 ;
  wire \reg_sum_reg[3]_i_1_n_1 ;
  wire \reg_sum_reg[3]_i_1_n_2 ;
  wire \reg_sum_reg[3]_i_1_n_3 ;
  wire \reg_sum_reg[7]_i_1_n_0 ;
  wire \reg_sum_reg[7]_i_1_n_1 ;
  wire \reg_sum_reg[7]_i_1_n_2 ;
  wire \reg_sum_reg[7]_i_1_n_3 ;
  wire \reg_sum_reg_n_0_[0] ;
  wire \reg_sum_reg_n_0_[10] ;
  wire \reg_sum_reg_n_0_[11] ;
  wire \reg_sum_reg_n_0_[12] ;
  wire \reg_sum_reg_n_0_[13] ;
  wire \reg_sum_reg_n_0_[14] ;
  wire \reg_sum_reg_n_0_[15] ;
  wire \reg_sum_reg_n_0_[16] ;
  wire \reg_sum_reg_n_0_[17] ;
  wire \reg_sum_reg_n_0_[18] ;
  wire \reg_sum_reg_n_0_[19] ;
  wire \reg_sum_reg_n_0_[1] ;
  wire \reg_sum_reg_n_0_[20] ;
  wire \reg_sum_reg_n_0_[21] ;
  wire \reg_sum_reg_n_0_[22] ;
  wire \reg_sum_reg_n_0_[23] ;
  wire \reg_sum_reg_n_0_[24] ;
  wire \reg_sum_reg_n_0_[25] ;
  wire \reg_sum_reg_n_0_[26] ;
  wire \reg_sum_reg_n_0_[27] ;
  wire \reg_sum_reg_n_0_[28] ;
  wire \reg_sum_reg_n_0_[2] ;
  wire \reg_sum_reg_n_0_[3] ;
  wire \reg_sum_reg_n_0_[4] ;
  wire \reg_sum_reg_n_0_[5] ;
  wire \reg_sum_reg_n_0_[6] ;
  wire \reg_sum_reg_n_0_[7] ;
  wire \reg_sum_reg_n_0_[8] ;
  wire \reg_sum_reg_n_0_[9] ;
  wire sel;
  wire [3:3]\NLW_reg_accum_reg[28]_i_1__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED ;

  linecalc_12 inst_linecalc_1
       (.A({A[5],reg_sub_reg_0,A[4:0]}),
        .B(B),
        .CEA2_1(CEA2_1),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .Q({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3,inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7,inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11,inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15,inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19,inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23,inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_13 inst_linecalc_2
       (.CEA2_1(CEA2_1),
        .CEC(CEC),
        .DOB(DOB),
        .Q(reg_abs),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in(p_0_in),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sub_reg_0(reg_sub_reg),
        .reg_sum(reg_sum),
        .sel(sel));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_2__3 
       (.I0(\reg_sum_reg_n_0_[3] ),
        .I1(fit_err[3]),
        .O(\reg_accum[0]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_3__3 
       (.I0(\reg_sum_reg_n_0_[2] ),
        .I1(fit_err[2]),
        .O(\reg_accum[0]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_4__3 
       (.I0(\reg_sum_reg_n_0_[1] ),
        .I1(fit_err[1]),
        .O(\reg_accum[0]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_5__3 
       (.I0(\reg_sum_reg_n_0_[0] ),
        .I1(fit_err[0]),
        .O(\reg_accum[0]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_2__3 
       (.I0(\reg_sum_reg_n_0_[15] ),
        .I1(fit_err[15]),
        .O(\reg_accum[12]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_3__3 
       (.I0(\reg_sum_reg_n_0_[14] ),
        .I1(fit_err[14]),
        .O(\reg_accum[12]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_4__3 
       (.I0(\reg_sum_reg_n_0_[13] ),
        .I1(fit_err[13]),
        .O(\reg_accum[12]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_5__3 
       (.I0(\reg_sum_reg_n_0_[12] ),
        .I1(fit_err[12]),
        .O(\reg_accum[12]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_2__3 
       (.I0(\reg_sum_reg_n_0_[19] ),
        .I1(fit_err[19]),
        .O(\reg_accum[16]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_3__3 
       (.I0(\reg_sum_reg_n_0_[18] ),
        .I1(fit_err[18]),
        .O(\reg_accum[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_4__3 
       (.I0(\reg_sum_reg_n_0_[17] ),
        .I1(fit_err[17]),
        .O(\reg_accum[16]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_5__3 
       (.I0(\reg_sum_reg_n_0_[16] ),
        .I1(fit_err[16]),
        .O(\reg_accum[16]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_2__3 
       (.I0(\reg_sum_reg_n_0_[23] ),
        .I1(fit_err[23]),
        .O(\reg_accum[20]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_3__3 
       (.I0(\reg_sum_reg_n_0_[22] ),
        .I1(fit_err[22]),
        .O(\reg_accum[20]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_4__3 
       (.I0(\reg_sum_reg_n_0_[21] ),
        .I1(fit_err[21]),
        .O(\reg_accum[20]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_5__3 
       (.I0(\reg_sum_reg_n_0_[20] ),
        .I1(fit_err[20]),
        .O(\reg_accum[20]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_2__3 
       (.I0(\reg_sum_reg_n_0_[27] ),
        .I1(fit_err[27]),
        .O(\reg_accum[24]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_3__3 
       (.I0(\reg_sum_reg_n_0_[26] ),
        .I1(fit_err[26]),
        .O(\reg_accum[24]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_4__3 
       (.I0(\reg_sum_reg_n_0_[25] ),
        .I1(fit_err[25]),
        .O(\reg_accum[24]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_5__3 
       (.I0(\reg_sum_reg_n_0_[24] ),
        .I1(fit_err[24]),
        .O(\reg_accum[24]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[28]_i_2__3 
       (.I0(\reg_sum_reg_n_0_[28] ),
        .I1(fit_err[28]),
        .O(\reg_accum[28]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_2__3 
       (.I0(\reg_sum_reg_n_0_[7] ),
        .I1(fit_err[7]),
        .O(\reg_accum[4]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_3__3 
       (.I0(\reg_sum_reg_n_0_[6] ),
        .I1(fit_err[6]),
        .O(\reg_accum[4]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_4__3 
       (.I0(\reg_sum_reg_n_0_[5] ),
        .I1(fit_err[5]),
        .O(\reg_accum[4]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_5__3 
       (.I0(\reg_sum_reg_n_0_[4] ),
        .I1(fit_err[4]),
        .O(\reg_accum[4]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_2__3 
       (.I0(\reg_sum_reg_n_0_[11] ),
        .I1(fit_err[11]),
        .O(\reg_accum[8]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_3__3 
       (.I0(\reg_sum_reg_n_0_[10] ),
        .I1(fit_err[10]),
        .O(\reg_accum[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_4__3 
       (.I0(\reg_sum_reg_n_0_[9] ),
        .I1(fit_err[9]),
        .O(\reg_accum[8]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_5__3 
       (.I0(\reg_sum_reg_n_0_[8] ),
        .I1(fit_err[8]),
        .O(\reg_accum[8]_i_5__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__3_n_7 ),
        .Q(fit_err[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[0]_i_1__3 
       (.CI(1'b0),
        .CO({\reg_accum_reg[0]_i_1__3_n_0 ,\reg_accum_reg[0]_i_1__3_n_1 ,\reg_accum_reg[0]_i_1__3_n_2 ,\reg_accum_reg[0]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[3] ,\reg_sum_reg_n_0_[2] ,\reg_sum_reg_n_0_[1] ,\reg_sum_reg_n_0_[0] }),
        .O({\reg_accum_reg[0]_i_1__3_n_4 ,\reg_accum_reg[0]_i_1__3_n_5 ,\reg_accum_reg[0]_i_1__3_n_6 ,\reg_accum_reg[0]_i_1__3_n_7 }),
        .S({\reg_accum[0]_i_2__3_n_0 ,\reg_accum[0]_i_3__3_n_0 ,\reg_accum[0]_i_4__3_n_0 ,\reg_accum[0]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__3_n_5 ),
        .Q(fit_err[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__3_n_4 ),
        .Q(fit_err[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__3_n_7 ),
        .Q(fit_err[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[12]_i_1__3 
       (.CI(\reg_accum_reg[8]_i_1__3_n_0 ),
        .CO({\reg_accum_reg[12]_i_1__3_n_0 ,\reg_accum_reg[12]_i_1__3_n_1 ,\reg_accum_reg[12]_i_1__3_n_2 ,\reg_accum_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[15] ,\reg_sum_reg_n_0_[14] ,\reg_sum_reg_n_0_[13] ,\reg_sum_reg_n_0_[12] }),
        .O({\reg_accum_reg[12]_i_1__3_n_4 ,\reg_accum_reg[12]_i_1__3_n_5 ,\reg_accum_reg[12]_i_1__3_n_6 ,\reg_accum_reg[12]_i_1__3_n_7 }),
        .S({\reg_accum[12]_i_2__3_n_0 ,\reg_accum[12]_i_3__3_n_0 ,\reg_accum[12]_i_4__3_n_0 ,\reg_accum[12]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__3_n_6 ),
        .Q(fit_err[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__3_n_5 ),
        .Q(fit_err[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__3_n_4 ),
        .Q(fit_err[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__3_n_7 ),
        .Q(fit_err[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[16]_i_1__3 
       (.CI(\reg_accum_reg[12]_i_1__3_n_0 ),
        .CO({\reg_accum_reg[16]_i_1__3_n_0 ,\reg_accum_reg[16]_i_1__3_n_1 ,\reg_accum_reg[16]_i_1__3_n_2 ,\reg_accum_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[19] ,\reg_sum_reg_n_0_[18] ,\reg_sum_reg_n_0_[17] ,\reg_sum_reg_n_0_[16] }),
        .O({\reg_accum_reg[16]_i_1__3_n_4 ,\reg_accum_reg[16]_i_1__3_n_5 ,\reg_accum_reg[16]_i_1__3_n_6 ,\reg_accum_reg[16]_i_1__3_n_7 }),
        .S({\reg_accum[16]_i_2__3_n_0 ,\reg_accum[16]_i_3__3_n_0 ,\reg_accum[16]_i_4__3_n_0 ,\reg_accum[16]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__3_n_6 ),
        .Q(fit_err[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__3_n_5 ),
        .Q(fit_err[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__3_n_4 ),
        .Q(fit_err[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__3_n_6 ),
        .Q(fit_err[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__3_n_7 ),
        .Q(fit_err[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[20]_i_1__3 
       (.CI(\reg_accum_reg[16]_i_1__3_n_0 ),
        .CO({\reg_accum_reg[20]_i_1__3_n_0 ,\reg_accum_reg[20]_i_1__3_n_1 ,\reg_accum_reg[20]_i_1__3_n_2 ,\reg_accum_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[23] ,\reg_sum_reg_n_0_[22] ,\reg_sum_reg_n_0_[21] ,\reg_sum_reg_n_0_[20] }),
        .O({\reg_accum_reg[20]_i_1__3_n_4 ,\reg_accum_reg[20]_i_1__3_n_5 ,\reg_accum_reg[20]_i_1__3_n_6 ,\reg_accum_reg[20]_i_1__3_n_7 }),
        .S({\reg_accum[20]_i_2__3_n_0 ,\reg_accum[20]_i_3__3_n_0 ,\reg_accum[20]_i_4__3_n_0 ,\reg_accum[20]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__3_n_6 ),
        .Q(fit_err[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__3_n_5 ),
        .Q(fit_err[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__3_n_4 ),
        .Q(fit_err[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__3_n_7 ),
        .Q(fit_err[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[24]_i_1__3 
       (.CI(\reg_accum_reg[20]_i_1__3_n_0 ),
        .CO({\reg_accum_reg[24]_i_1__3_n_0 ,\reg_accum_reg[24]_i_1__3_n_1 ,\reg_accum_reg[24]_i_1__3_n_2 ,\reg_accum_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[27] ,\reg_sum_reg_n_0_[26] ,\reg_sum_reg_n_0_[25] ,\reg_sum_reg_n_0_[24] }),
        .O({\reg_accum_reg[24]_i_1__3_n_4 ,\reg_accum_reg[24]_i_1__3_n_5 ,\reg_accum_reg[24]_i_1__3_n_6 ,\reg_accum_reg[24]_i_1__3_n_7 }),
        .S({\reg_accum[24]_i_2__3_n_0 ,\reg_accum[24]_i_3__3_n_0 ,\reg_accum[24]_i_4__3_n_0 ,\reg_accum[24]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__3_n_6 ),
        .Q(fit_err[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__3_n_5 ),
        .Q(fit_err[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__3_n_4 ),
        .Q(fit_err[27]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__3_n_7 ),
        .Q(fit_err[28]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[28]_i_1__3 
       (.CI(\reg_accum_reg[24]_i_1__3_n_0 ),
        .CO({\NLW_reg_accum_reg[28]_i_1__3_CO_UNCONNECTED [3],\reg_accum_reg[28]_i_1__3_n_1 ,\reg_accum_reg[28]_i_1__3_n_2 ,\reg_accum_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_sum_reg_n_0_[28] }),
        .O({\reg_accum_reg[28]_i_1__3_n_4 ,\reg_accum_reg[28]_i_1__3_n_5 ,\reg_accum_reg[28]_i_1__3_n_6 ,\reg_accum_reg[28]_i_1__3_n_7 }),
        .S({fit_err[31:29],\reg_accum[28]_i_2__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__3_n_6 ),
        .Q(fit_err[29]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__3_n_5 ),
        .Q(fit_err[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__3_n_5 ),
        .Q(fit_err[30]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__3_n_4 ),
        .Q(fit_err[31]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__3_n_4 ),
        .Q(fit_err[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__3_n_7 ),
        .Q(fit_err[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[4]_i_1__3 
       (.CI(\reg_accum_reg[0]_i_1__3_n_0 ),
        .CO({\reg_accum_reg[4]_i_1__3_n_0 ,\reg_accum_reg[4]_i_1__3_n_1 ,\reg_accum_reg[4]_i_1__3_n_2 ,\reg_accum_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[7] ,\reg_sum_reg_n_0_[6] ,\reg_sum_reg_n_0_[5] ,\reg_sum_reg_n_0_[4] }),
        .O({\reg_accum_reg[4]_i_1__3_n_4 ,\reg_accum_reg[4]_i_1__3_n_5 ,\reg_accum_reg[4]_i_1__3_n_6 ,\reg_accum_reg[4]_i_1__3_n_7 }),
        .S({\reg_accum[4]_i_2__3_n_0 ,\reg_accum[4]_i_3__3_n_0 ,\reg_accum[4]_i_4__3_n_0 ,\reg_accum[4]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__3_n_6 ),
        .Q(fit_err[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__3_n_5 ),
        .Q(fit_err[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__3_n_4 ),
        .Q(fit_err[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__3_n_7 ),
        .Q(fit_err[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[8]_i_1__3 
       (.CI(\reg_accum_reg[4]_i_1__3_n_0 ),
        .CO({\reg_accum_reg[8]_i_1__3_n_0 ,\reg_accum_reg[8]_i_1__3_n_1 ,\reg_accum_reg[8]_i_1__3_n_2 ,\reg_accum_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[11] ,\reg_sum_reg_n_0_[10] ,\reg_sum_reg_n_0_[9] ,\reg_sum_reg_n_0_[8] }),
        .O({\reg_accum_reg[8]_i_1__3_n_4 ,\reg_accum_reg[8]_i_1__3_n_5 ,\reg_accum_reg[8]_i_1__3_n_6 ,\reg_accum_reg[8]_i_1__3_n_7 }),
        .S({\reg_accum[8]_i_2__3_n_0 ,\reg_accum[8]_i_3__3_n_0 ,\reg_accum[8]_i_4__3_n_0 ,\reg_accum[8]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__3_n_6 ),
        .Q(fit_err[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[0]),
        .Q(\reg_mb_reg[0]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[10]),
        .Q(\reg_mb_reg[10]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[11]),
        .Q(\reg_mb_reg[11]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[12]),
        .Q(\reg_mb_reg[12]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[13]),
        .Q(\reg_mb_reg[13]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[14]),
        .Q(\reg_mb_reg[14]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[15]),
        .Q(\reg_mb_reg[15]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[1]),
        .Q(\reg_mb_reg[1]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[2]),
        .Q(\reg_mb_reg[2]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[3]),
        .Q(\reg_mb_reg[3]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[4]),
        .Q(\reg_mb_reg[4]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[5]),
        .Q(\reg_mb_reg[5]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[6]),
        .Q(\reg_mb_reg[6]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[7]),
        .Q(\reg_mb_reg[7]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[8]),
        .Q(\reg_mb_reg[8]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOA[9]),
        .Q(\reg_mb_reg[9]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_2 
       (.I0(inst_linecalc_1_n_16),
        .I1(reg_abs[15]),
        .O(\reg_sum[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_3 
       (.I0(inst_linecalc_1_n_17),
        .I1(reg_abs[14]),
        .O(\reg_sum[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_4 
       (.I0(inst_linecalc_1_n_18),
        .I1(reg_abs[13]),
        .O(\reg_sum[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_5 
       (.I0(inst_linecalc_1_n_19),
        .I1(reg_abs[12]),
        .O(\reg_sum[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_2 
       (.I0(inst_linecalc_1_n_12),
        .I1(reg_abs[19]),
        .O(\reg_sum[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_3 
       (.I0(inst_linecalc_1_n_13),
        .I1(reg_abs[18]),
        .O(\reg_sum[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_4 
       (.I0(inst_linecalc_1_n_14),
        .I1(reg_abs[17]),
        .O(\reg_sum[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_5 
       (.I0(inst_linecalc_1_n_15),
        .I1(reg_abs[16]),
        .O(\reg_sum[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_2 
       (.I0(inst_linecalc_1_n_8),
        .I1(reg_abs[23]),
        .O(\reg_sum[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_3 
       (.I0(inst_linecalc_1_n_9),
        .I1(reg_abs[22]),
        .O(\reg_sum[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_4 
       (.I0(inst_linecalc_1_n_10),
        .I1(reg_abs[21]),
        .O(\reg_sum[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_5 
       (.I0(inst_linecalc_1_n_11),
        .I1(reg_abs[20]),
        .O(\reg_sum[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_2 
       (.I0(inst_linecalc_1_n_4),
        .I1(reg_abs[27]),
        .O(\reg_sum[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_3 
       (.I0(inst_linecalc_1_n_5),
        .I1(reg_abs[26]),
        .O(\reg_sum[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_4 
       (.I0(inst_linecalc_1_n_6),
        .I1(reg_abs[25]),
        .O(\reg_sum[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_5 
       (.I0(inst_linecalc_1_n_7),
        .I1(reg_abs[24]),
        .O(\reg_sum[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_2 
       (.I0(inst_linecalc_1_n_0),
        .I1(reg_abs[31]),
        .O(\reg_sum[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_3 
       (.I0(inst_linecalc_1_n_1),
        .I1(reg_abs[30]),
        .O(\reg_sum[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_4 
       (.I0(inst_linecalc_1_n_2),
        .I1(reg_abs[29]),
        .O(\reg_sum[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_5 
       (.I0(inst_linecalc_1_n_3),
        .I1(reg_abs[28]),
        .O(\reg_sum[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_2 
       (.I0(inst_linecalc_1_n_24),
        .I1(reg_abs[7]),
        .O(\reg_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_3 
       (.I0(inst_linecalc_1_n_25),
        .I1(reg_abs[6]),
        .O(\reg_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_4 
       (.I0(inst_linecalc_1_n_26),
        .I1(reg_abs[5]),
        .O(\reg_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_5 
       (.I0(inst_linecalc_1_n_27),
        .I1(reg_abs[4]),
        .O(\reg_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_2 
       (.I0(inst_linecalc_1_n_20),
        .I1(reg_abs[11]),
        .O(\reg_sum[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_3 
       (.I0(inst_linecalc_1_n_21),
        .I1(reg_abs[10]),
        .O(\reg_sum[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_4 
       (.I0(inst_linecalc_1_n_22),
        .I1(reg_abs[9]),
        .O(\reg_sum[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_5 
       (.I0(inst_linecalc_1_n_23),
        .I1(reg_abs[8]),
        .O(\reg_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[0]),
        .Q(\reg_sum_reg_n_0_[0] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[10]),
        .Q(\reg_sum_reg_n_0_[10] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[11]),
        .Q(\reg_sum_reg_n_0_[11] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[11]_i_1 
       (.CI(\reg_sum_reg[7]_i_1_n_0 ),
        .CO({\reg_sum_reg[11]_i_1_n_0 ,\reg_sum_reg[11]_i_1_n_1 ,\reg_sum_reg[11]_i_1_n_2 ,\reg_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19}),
        .O(do_sum[11:8]),
        .S({\reg_sum[11]_i_2_n_0 ,\reg_sum[11]_i_3_n_0 ,\reg_sum[11]_i_4_n_0 ,\reg_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[12]),
        .Q(\reg_sum_reg_n_0_[12] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[13]),
        .Q(\reg_sum_reg_n_0_[13] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[14]),
        .Q(\reg_sum_reg_n_0_[14] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[15]),
        .Q(\reg_sum_reg_n_0_[15] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[15]_i_1 
       (.CI(\reg_sum_reg[11]_i_1_n_0 ),
        .CO({\reg_sum_reg[15]_i_1_n_0 ,\reg_sum_reg[15]_i_1_n_1 ,\reg_sum_reg[15]_i_1_n_2 ,\reg_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15}),
        .O(do_sum[15:12]),
        .S({\reg_sum[15]_i_2_n_0 ,\reg_sum[15]_i_3_n_0 ,\reg_sum[15]_i_4_n_0 ,\reg_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[16]),
        .Q(\reg_sum_reg_n_0_[16] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[17]),
        .Q(\reg_sum_reg_n_0_[17] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[18]),
        .Q(\reg_sum_reg_n_0_[18] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[19]),
        .Q(\reg_sum_reg_n_0_[19] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[19]_i_1 
       (.CI(\reg_sum_reg[15]_i_1_n_0 ),
        .CO({\reg_sum_reg[19]_i_1_n_0 ,\reg_sum_reg[19]_i_1_n_1 ,\reg_sum_reg[19]_i_1_n_2 ,\reg_sum_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11}),
        .O(do_sum[19:16]),
        .S({\reg_sum[19]_i_2_n_0 ,\reg_sum[19]_i_3_n_0 ,\reg_sum[19]_i_4_n_0 ,\reg_sum[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[1]),
        .Q(\reg_sum_reg_n_0_[1] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[20]),
        .Q(\reg_sum_reg_n_0_[20] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[21]),
        .Q(\reg_sum_reg_n_0_[21] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[22]),
        .Q(\reg_sum_reg_n_0_[22] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[23]),
        .Q(\reg_sum_reg_n_0_[23] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[23]_i_1 
       (.CI(\reg_sum_reg[19]_i_1_n_0 ),
        .CO({\reg_sum_reg[23]_i_1_n_0 ,\reg_sum_reg[23]_i_1_n_1 ,\reg_sum_reg[23]_i_1_n_2 ,\reg_sum_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7}),
        .O(do_sum[23:20]),
        .S({\reg_sum[23]_i_2_n_0 ,\reg_sum[23]_i_3_n_0 ,\reg_sum[23]_i_4_n_0 ,\reg_sum[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[24]),
        .Q(\reg_sum_reg_n_0_[24] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[25]),
        .Q(\reg_sum_reg_n_0_[25] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[26]),
        .Q(\reg_sum_reg_n_0_[26] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[27]),
        .Q(\reg_sum_reg_n_0_[27] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[27]_i_1 
       (.CI(\reg_sum_reg[23]_i_1_n_0 ),
        .CO({\reg_sum_reg[27]_i_1_n_0 ,\reg_sum_reg[27]_i_1_n_1 ,\reg_sum_reg[27]_i_1_n_2 ,\reg_sum_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3}),
        .O(do_sum[27:24]),
        .S({\reg_sum[27]_i_2_n_0 ,\reg_sum[27]_i_3_n_0 ,\reg_sum[27]_i_4_n_0 ,\reg_sum[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[28]),
        .Q(\reg_sum_reg_n_0_[28] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[28]_i_1 
       (.CI(\reg_sum_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED [3:1],do_sum[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[2]),
        .Q(\reg_sum_reg_n_0_[2] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[3]),
        .Q(\reg_sum_reg_n_0_[3] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_sum_reg[3]_i_1_n_0 ,\reg_sum_reg[3]_i_1_n_1 ,\reg_sum_reg[3]_i_1_n_2 ,\reg_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .O(do_sum[3:0]),
        .S({\reg_sum[3]_i_2_n_0 ,\reg_sum[3]_i_3_n_0 ,\reg_sum[3]_i_4_n_0 ,\reg_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[4]),
        .Q(\reg_sum_reg_n_0_[4] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[5]),
        .Q(\reg_sum_reg_n_0_[5] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[6]),
        .Q(\reg_sum_reg_n_0_[6] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[7]),
        .Q(\reg_sum_reg_n_0_[7] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[7]_i_1 
       (.CI(\reg_sum_reg[3]_i_1_n_0 ),
        .CO({\reg_sum_reg[7]_i_1_n_0 ,\reg_sum_reg[7]_i_1_n_1 ,\reg_sum_reg[7]_i_1_n_2 ,\reg_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23}),
        .O(do_sum[7:4]),
        .S({\reg_sum[7]_i_2_n_0 ,\reg_sum[7]_i_3_n_0 ,\reg_sum[7]_i_4_n_0 ,\reg_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[8]),
        .Q(\reg_sum_reg_n_0_[8] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[9]),
        .Q(\reg_sum_reg_n_0_[9] ),
        .R(reg_sum));
endmodule

(* ORIG_REF_NAME = "linecalc_pair" *) 
module linecalc_pair_4
   (S,
    \reg_accum_reg[14]_0 ,
    \reg_accum_reg[22]_0 ,
    \reg_accum_reg[30]_0 ,
    led_OBUF,
    \led_OBUF[7]_inst_i_31_0 ,
    quart_3,
    D,
    \reg_mb_reg[15]_0 ,
    \reg_mb_reg[14]_0 ,
    \reg_mb_reg[13]_0 ,
    \reg_mb_reg[12]_0 ,
    \reg_mb_reg[11]_0 ,
    \reg_mb_reg[10]_0 ,
    \reg_mb_reg[9]_0 ,
    \reg_mb_reg[8]_0 ,
    \reg_mb_reg[7]_0 ,
    \reg_mb_reg[6]_0 ,
    \reg_mb_reg[5]_0 ,
    \reg_mb_reg[4]_0 ,
    \reg_mb_reg[3]_0 ,
    \reg_mb_reg[2]_0 ,
    \reg_mb_reg[1]_0 ,
    \reg_mb_reg[0]_0 ,
    fit_err,
    quart_4,
    CO,
    \led_OBUF[7]_inst_i_19_0 ,
    \led_OBUF[7]_inst_i_19_1 ,
    semi_1,
    \led[0] ,
    \led[0]_0 ,
    \led[4] ,
    sw_reg,
    \reg_mb_reg[15]_1 ,
    CEA2_1,
    DOB,
    clk_IBUF_BUFG,
    CEC,
    sel,
    reg_sum,
    reg_add_reg,
    reg_add_reg_0,
    p_0_in,
    A,
    DOA,
    B,
    reg_sub_reg);
  output [3:0]S;
  output [3:0]\reg_accum_reg[14]_0 ;
  output [3:0]\reg_accum_reg[22]_0 ;
  output [3:0]\reg_accum_reg[30]_0 ;
  output [3:0]led_OBUF;
  output [0:0]\led_OBUF[7]_inst_i_31_0 ;
  output [31:0]quart_3;
  output [15:0]D;
  output \reg_mb_reg[15]_0 ;
  output \reg_mb_reg[14]_0 ;
  output \reg_mb_reg[13]_0 ;
  output \reg_mb_reg[12]_0 ;
  output \reg_mb_reg[11]_0 ;
  output \reg_mb_reg[10]_0 ;
  output \reg_mb_reg[9]_0 ;
  output \reg_mb_reg[8]_0 ;
  output \reg_mb_reg[7]_0 ;
  output \reg_mb_reg[6]_0 ;
  output \reg_mb_reg[5]_0 ;
  output \reg_mb_reg[4]_0 ;
  output \reg_mb_reg[3]_0 ;
  output \reg_mb_reg[2]_0 ;
  output \reg_mb_reg[1]_0 ;
  output \reg_mb_reg[0]_0 ;
  input [31:0]fit_err;
  input [31:0]quart_4;
  input [0:0]CO;
  input [15:0]\led_OBUF[7]_inst_i_19_0 ;
  input [15:0]\led_OBUF[7]_inst_i_19_1 ;
  input [31:0]semi_1;
  input [0:0]\led[0] ;
  input [0:0]\led[0]_0 ;
  input [0:0]\led[4] ;
  input sw_reg;
  input \reg_mb_reg[15]_1 ;
  input CEA2_1;
  input [31:0]DOB;
  input clk_IBUF_BUFG;
  input CEC;
  input sel;
  input reg_sum;
  input [15:0]reg_add_reg;
  input [15:0]reg_add_reg_0;
  input [14:0]p_0_in;
  input [2:0]A;
  input [15:0]DOA;
  input [9:0]B;
  input [7:0]reg_sub_reg;

  wire [2:0]A;
  wire [9:0]B;
  wire CEA2_1;
  wire CEC;
  wire [0:0]CO;
  wire [15:0]D;
  wire [15:0]DOA;
  wire [31:0]DOB;
  wire [3:0]S;
  wire clk_IBUF_BUFG;
  wire [28:0]do_sum;
  wire [31:0]err_6;
  wire [31:0]fit_err;
  wire inst_linecalc_1_n_0;
  wire inst_linecalc_1_n_1;
  wire inst_linecalc_1_n_10;
  wire inst_linecalc_1_n_11;
  wire inst_linecalc_1_n_12;
  wire inst_linecalc_1_n_13;
  wire inst_linecalc_1_n_14;
  wire inst_linecalc_1_n_15;
  wire inst_linecalc_1_n_16;
  wire inst_linecalc_1_n_17;
  wire inst_linecalc_1_n_18;
  wire inst_linecalc_1_n_19;
  wire inst_linecalc_1_n_2;
  wire inst_linecalc_1_n_20;
  wire inst_linecalc_1_n_21;
  wire inst_linecalc_1_n_22;
  wire inst_linecalc_1_n_23;
  wire inst_linecalc_1_n_24;
  wire inst_linecalc_1_n_25;
  wire inst_linecalc_1_n_26;
  wire inst_linecalc_1_n_27;
  wire inst_linecalc_1_n_3;
  wire inst_linecalc_1_n_4;
  wire inst_linecalc_1_n_5;
  wire inst_linecalc_1_n_6;
  wire inst_linecalc_1_n_7;
  wire inst_linecalc_1_n_8;
  wire inst_linecalc_1_n_9;
  wire [0:0]\led[0] ;
  wire [0:0]\led[0]_0 ;
  wire [0:0]\led[4] ;
  wire [3:0]led_OBUF;
  wire \led_OBUF[5]_inst_i_10_n_0 ;
  wire \led_OBUF[5]_inst_i_11_n_0 ;
  wire \led_OBUF[5]_inst_i_12_n_0 ;
  wire \led_OBUF[5]_inst_i_12_n_1 ;
  wire \led_OBUF[5]_inst_i_12_n_2 ;
  wire \led_OBUF[5]_inst_i_12_n_3 ;
  wire \led_OBUF[5]_inst_i_13_n_0 ;
  wire \led_OBUF[5]_inst_i_14_n_0 ;
  wire \led_OBUF[5]_inst_i_15_n_0 ;
  wire \led_OBUF[5]_inst_i_16_n_0 ;
  wire \led_OBUF[5]_inst_i_17_n_0 ;
  wire \led_OBUF[5]_inst_i_18_n_0 ;
  wire \led_OBUF[5]_inst_i_19_n_0 ;
  wire \led_OBUF[5]_inst_i_20_n_0 ;
  wire \led_OBUF[5]_inst_i_21_n_0 ;
  wire \led_OBUF[5]_inst_i_21_n_1 ;
  wire \led_OBUF[5]_inst_i_21_n_2 ;
  wire \led_OBUF[5]_inst_i_21_n_3 ;
  wire \led_OBUF[5]_inst_i_22_n_0 ;
  wire \led_OBUF[5]_inst_i_23_n_0 ;
  wire \led_OBUF[5]_inst_i_24_n_0 ;
  wire \led_OBUF[5]_inst_i_25_n_0 ;
  wire \led_OBUF[5]_inst_i_26_n_0 ;
  wire \led_OBUF[5]_inst_i_27_n_0 ;
  wire \led_OBUF[5]_inst_i_28_n_0 ;
  wire \led_OBUF[5]_inst_i_29_n_0 ;
  wire \led_OBUF[5]_inst_i_2_n_0 ;
  wire \led_OBUF[5]_inst_i_2_n_1 ;
  wire \led_OBUF[5]_inst_i_2_n_2 ;
  wire \led_OBUF[5]_inst_i_2_n_3 ;
  wire \led_OBUF[5]_inst_i_30_n_0 ;
  wire \led_OBUF[5]_inst_i_31_n_0 ;
  wire \led_OBUF[5]_inst_i_32_n_0 ;
  wire \led_OBUF[5]_inst_i_33_n_0 ;
  wire \led_OBUF[5]_inst_i_34_n_0 ;
  wire \led_OBUF[5]_inst_i_35_n_0 ;
  wire \led_OBUF[5]_inst_i_36_n_0 ;
  wire \led_OBUF[5]_inst_i_37_n_0 ;
  wire \led_OBUF[5]_inst_i_3_n_0 ;
  wire \led_OBUF[5]_inst_i_3_n_1 ;
  wire \led_OBUF[5]_inst_i_3_n_2 ;
  wire \led_OBUF[5]_inst_i_3_n_3 ;
  wire \led_OBUF[5]_inst_i_4_n_0 ;
  wire \led_OBUF[5]_inst_i_5_n_0 ;
  wire \led_OBUF[5]_inst_i_6_n_0 ;
  wire \led_OBUF[5]_inst_i_7_n_0 ;
  wire \led_OBUF[5]_inst_i_8_n_0 ;
  wire \led_OBUF[5]_inst_i_9_n_0 ;
  wire \led_OBUF[7]_inst_i_100_n_0 ;
  wire \led_OBUF[7]_inst_i_101_n_0 ;
  wire \led_OBUF[7]_inst_i_101_n_1 ;
  wire \led_OBUF[7]_inst_i_101_n_2 ;
  wire \led_OBUF[7]_inst_i_101_n_3 ;
  wire \led_OBUF[7]_inst_i_102_n_0 ;
  wire \led_OBUF[7]_inst_i_103_n_0 ;
  wire \led_OBUF[7]_inst_i_104_n_0 ;
  wire \led_OBUF[7]_inst_i_105_n_0 ;
  wire \led_OBUF[7]_inst_i_106_n_0 ;
  wire \led_OBUF[7]_inst_i_107_n_0 ;
  wire \led_OBUF[7]_inst_i_108_n_0 ;
  wire \led_OBUF[7]_inst_i_109_n_0 ;
  wire \led_OBUF[7]_inst_i_134_n_0 ;
  wire \led_OBUF[7]_inst_i_135_n_0 ;
  wire \led_OBUF[7]_inst_i_136_n_0 ;
  wire \led_OBUF[7]_inst_i_137_n_0 ;
  wire \led_OBUF[7]_inst_i_138_n_0 ;
  wire \led_OBUF[7]_inst_i_139_n_0 ;
  wire \led_OBUF[7]_inst_i_140_n_0 ;
  wire \led_OBUF[7]_inst_i_141_n_0 ;
  wire \led_OBUF[7]_inst_i_142_n_0 ;
  wire \led_OBUF[7]_inst_i_143_n_0 ;
  wire \led_OBUF[7]_inst_i_144_n_0 ;
  wire \led_OBUF[7]_inst_i_145_n_0 ;
  wire \led_OBUF[7]_inst_i_154_n_0 ;
  wire \led_OBUF[7]_inst_i_155_n_0 ;
  wire \led_OBUF[7]_inst_i_156_n_0 ;
  wire \led_OBUF[7]_inst_i_157_n_0 ;
  wire [15:0]\led_OBUF[7]_inst_i_19_0 ;
  wire [15:0]\led_OBUF[7]_inst_i_19_1 ;
  wire \led_OBUF[7]_inst_i_23_n_0 ;
  wire \led_OBUF[7]_inst_i_23_n_1 ;
  wire \led_OBUF[7]_inst_i_23_n_2 ;
  wire \led_OBUF[7]_inst_i_23_n_3 ;
  wire \led_OBUF[7]_inst_i_24_n_0 ;
  wire \led_OBUF[7]_inst_i_25_n_0 ;
  wire \led_OBUF[7]_inst_i_26_n_0 ;
  wire \led_OBUF[7]_inst_i_27_n_0 ;
  wire \led_OBUF[7]_inst_i_28_n_0 ;
  wire \led_OBUF[7]_inst_i_29_n_0 ;
  wire \led_OBUF[7]_inst_i_30_n_0 ;
  wire [0:0]\led_OBUF[7]_inst_i_31_0 ;
  wire \led_OBUF[7]_inst_i_31_n_0 ;
  wire \led_OBUF[7]_inst_i_4_n_1 ;
  wire \led_OBUF[7]_inst_i_4_n_2 ;
  wire \led_OBUF[7]_inst_i_4_n_3 ;
  wire \led_OBUF[7]_inst_i_58_n_0 ;
  wire \led_OBUF[7]_inst_i_59_n_0 ;
  wire \led_OBUF[7]_inst_i_60_n_0 ;
  wire \led_OBUF[7]_inst_i_61_n_0 ;
  wire \led_OBUF[7]_inst_i_62_n_0 ;
  wire \led_OBUF[7]_inst_i_62_n_1 ;
  wire \led_OBUF[7]_inst_i_62_n_2 ;
  wire \led_OBUF[7]_inst_i_62_n_3 ;
  wire \led_OBUF[7]_inst_i_63_n_0 ;
  wire \led_OBUF[7]_inst_i_64_n_0 ;
  wire \led_OBUF[7]_inst_i_65_n_0 ;
  wire \led_OBUF[7]_inst_i_66_n_0 ;
  wire \led_OBUF[7]_inst_i_67_n_0 ;
  wire \led_OBUF[7]_inst_i_68_n_0 ;
  wire \led_OBUF[7]_inst_i_69_n_0 ;
  wire \led_OBUF[7]_inst_i_70_n_0 ;
  wire \led_OBUF[7]_inst_i_97_n_0 ;
  wire \led_OBUF[7]_inst_i_98_n_0 ;
  wire \led_OBUF[7]_inst_i_99_n_0 ;
  wire [14:0]p_0_in;
  wire [31:0]quart_3;
  wire [31:0]quart_4;
  wire [31:4]reg_abs;
  wire \reg_accum[0]_i_2__4_n_0 ;
  wire \reg_accum[0]_i_3__4_n_0 ;
  wire \reg_accum[0]_i_4__4_n_0 ;
  wire \reg_accum[0]_i_5__4_n_0 ;
  wire \reg_accum[12]_i_2__4_n_0 ;
  wire \reg_accum[12]_i_3__4_n_0 ;
  wire \reg_accum[12]_i_4__4_n_0 ;
  wire \reg_accum[12]_i_5__4_n_0 ;
  wire \reg_accum[16]_i_2__4_n_0 ;
  wire \reg_accum[16]_i_3__4_n_0 ;
  wire \reg_accum[16]_i_4__4_n_0 ;
  wire \reg_accum[16]_i_5__4_n_0 ;
  wire \reg_accum[20]_i_2__4_n_0 ;
  wire \reg_accum[20]_i_3__4_n_0 ;
  wire \reg_accum[20]_i_4__4_n_0 ;
  wire \reg_accum[20]_i_5__4_n_0 ;
  wire \reg_accum[24]_i_2__4_n_0 ;
  wire \reg_accum[24]_i_3__4_n_0 ;
  wire \reg_accum[24]_i_4__4_n_0 ;
  wire \reg_accum[24]_i_5__4_n_0 ;
  wire \reg_accum[28]_i_2__4_n_0 ;
  wire \reg_accum[4]_i_2__4_n_0 ;
  wire \reg_accum[4]_i_3__4_n_0 ;
  wire \reg_accum[4]_i_4__4_n_0 ;
  wire \reg_accum[4]_i_5__4_n_0 ;
  wire \reg_accum[8]_i_2__4_n_0 ;
  wire \reg_accum[8]_i_3__4_n_0 ;
  wire \reg_accum[8]_i_4__4_n_0 ;
  wire \reg_accum[8]_i_5__4_n_0 ;
  wire \reg_accum_reg[0]_i_1__4_n_0 ;
  wire \reg_accum_reg[0]_i_1__4_n_1 ;
  wire \reg_accum_reg[0]_i_1__4_n_2 ;
  wire \reg_accum_reg[0]_i_1__4_n_3 ;
  wire \reg_accum_reg[0]_i_1__4_n_4 ;
  wire \reg_accum_reg[0]_i_1__4_n_5 ;
  wire \reg_accum_reg[0]_i_1__4_n_6 ;
  wire \reg_accum_reg[0]_i_1__4_n_7 ;
  wire \reg_accum_reg[12]_i_1__4_n_0 ;
  wire \reg_accum_reg[12]_i_1__4_n_1 ;
  wire \reg_accum_reg[12]_i_1__4_n_2 ;
  wire \reg_accum_reg[12]_i_1__4_n_3 ;
  wire \reg_accum_reg[12]_i_1__4_n_4 ;
  wire \reg_accum_reg[12]_i_1__4_n_5 ;
  wire \reg_accum_reg[12]_i_1__4_n_6 ;
  wire \reg_accum_reg[12]_i_1__4_n_7 ;
  wire [3:0]\reg_accum_reg[14]_0 ;
  wire \reg_accum_reg[16]_i_1__4_n_0 ;
  wire \reg_accum_reg[16]_i_1__4_n_1 ;
  wire \reg_accum_reg[16]_i_1__4_n_2 ;
  wire \reg_accum_reg[16]_i_1__4_n_3 ;
  wire \reg_accum_reg[16]_i_1__4_n_4 ;
  wire \reg_accum_reg[16]_i_1__4_n_5 ;
  wire \reg_accum_reg[16]_i_1__4_n_6 ;
  wire \reg_accum_reg[16]_i_1__4_n_7 ;
  wire \reg_accum_reg[20]_i_1__4_n_0 ;
  wire \reg_accum_reg[20]_i_1__4_n_1 ;
  wire \reg_accum_reg[20]_i_1__4_n_2 ;
  wire \reg_accum_reg[20]_i_1__4_n_3 ;
  wire \reg_accum_reg[20]_i_1__4_n_4 ;
  wire \reg_accum_reg[20]_i_1__4_n_5 ;
  wire \reg_accum_reg[20]_i_1__4_n_6 ;
  wire \reg_accum_reg[20]_i_1__4_n_7 ;
  wire [3:0]\reg_accum_reg[22]_0 ;
  wire \reg_accum_reg[24]_i_1__4_n_0 ;
  wire \reg_accum_reg[24]_i_1__4_n_1 ;
  wire \reg_accum_reg[24]_i_1__4_n_2 ;
  wire \reg_accum_reg[24]_i_1__4_n_3 ;
  wire \reg_accum_reg[24]_i_1__4_n_4 ;
  wire \reg_accum_reg[24]_i_1__4_n_5 ;
  wire \reg_accum_reg[24]_i_1__4_n_6 ;
  wire \reg_accum_reg[24]_i_1__4_n_7 ;
  wire \reg_accum_reg[28]_i_1__4_n_1 ;
  wire \reg_accum_reg[28]_i_1__4_n_2 ;
  wire \reg_accum_reg[28]_i_1__4_n_3 ;
  wire \reg_accum_reg[28]_i_1__4_n_4 ;
  wire \reg_accum_reg[28]_i_1__4_n_5 ;
  wire \reg_accum_reg[28]_i_1__4_n_6 ;
  wire \reg_accum_reg[28]_i_1__4_n_7 ;
  wire [3:0]\reg_accum_reg[30]_0 ;
  wire \reg_accum_reg[4]_i_1__4_n_0 ;
  wire \reg_accum_reg[4]_i_1__4_n_1 ;
  wire \reg_accum_reg[4]_i_1__4_n_2 ;
  wire \reg_accum_reg[4]_i_1__4_n_3 ;
  wire \reg_accum_reg[4]_i_1__4_n_4 ;
  wire \reg_accum_reg[4]_i_1__4_n_5 ;
  wire \reg_accum_reg[4]_i_1__4_n_6 ;
  wire \reg_accum_reg[4]_i_1__4_n_7 ;
  wire \reg_accum_reg[8]_i_1__4_n_0 ;
  wire \reg_accum_reg[8]_i_1__4_n_1 ;
  wire \reg_accum_reg[8]_i_1__4_n_2 ;
  wire \reg_accum_reg[8]_i_1__4_n_3 ;
  wire \reg_accum_reg[8]_i_1__4_n_4 ;
  wire \reg_accum_reg[8]_i_1__4_n_5 ;
  wire \reg_accum_reg[8]_i_1__4_n_6 ;
  wire \reg_accum_reg[8]_i_1__4_n_7 ;
  wire [15:0]reg_add_reg;
  wire [15:0]reg_add_reg_0;
  wire \reg_mb_reg[0]_0 ;
  wire \reg_mb_reg[10]_0 ;
  wire \reg_mb_reg[11]_0 ;
  wire \reg_mb_reg[12]_0 ;
  wire \reg_mb_reg[13]_0 ;
  wire \reg_mb_reg[14]_0 ;
  wire \reg_mb_reg[15]_0 ;
  wire \reg_mb_reg[15]_1 ;
  wire \reg_mb_reg[1]_0 ;
  wire \reg_mb_reg[2]_0 ;
  wire \reg_mb_reg[3]_0 ;
  wire \reg_mb_reg[4]_0 ;
  wire \reg_mb_reg[5]_0 ;
  wire \reg_mb_reg[6]_0 ;
  wire \reg_mb_reg[7]_0 ;
  wire \reg_mb_reg[8]_0 ;
  wire \reg_mb_reg[9]_0 ;
  wire [7:0]reg_sub_reg;
  wire reg_sum;
  wire \reg_sum[11]_i_2_n_0 ;
  wire \reg_sum[11]_i_3_n_0 ;
  wire \reg_sum[11]_i_4_n_0 ;
  wire \reg_sum[11]_i_5_n_0 ;
  wire \reg_sum[15]_i_2_n_0 ;
  wire \reg_sum[15]_i_3_n_0 ;
  wire \reg_sum[15]_i_4_n_0 ;
  wire \reg_sum[15]_i_5_n_0 ;
  wire \reg_sum[19]_i_2_n_0 ;
  wire \reg_sum[19]_i_3_n_0 ;
  wire \reg_sum[19]_i_4_n_0 ;
  wire \reg_sum[19]_i_5_n_0 ;
  wire \reg_sum[23]_i_2_n_0 ;
  wire \reg_sum[23]_i_3_n_0 ;
  wire \reg_sum[23]_i_4_n_0 ;
  wire \reg_sum[23]_i_5_n_0 ;
  wire \reg_sum[27]_i_2_n_0 ;
  wire \reg_sum[27]_i_3_n_0 ;
  wire \reg_sum[27]_i_4_n_0 ;
  wire \reg_sum[27]_i_5_n_0 ;
  wire \reg_sum[3]_i_2_n_0 ;
  wire \reg_sum[3]_i_3_n_0 ;
  wire \reg_sum[3]_i_4_n_0 ;
  wire \reg_sum[3]_i_5_n_0 ;
  wire \reg_sum[7]_i_2_n_0 ;
  wire \reg_sum[7]_i_3_n_0 ;
  wire \reg_sum[7]_i_4_n_0 ;
  wire \reg_sum[7]_i_5_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_1 ;
  wire \reg_sum_reg[11]_i_1_n_2 ;
  wire \reg_sum_reg[11]_i_1_n_3 ;
  wire \reg_sum_reg[15]_i_1_n_0 ;
  wire \reg_sum_reg[15]_i_1_n_1 ;
  wire \reg_sum_reg[15]_i_1_n_2 ;
  wire \reg_sum_reg[15]_i_1_n_3 ;
  wire \reg_sum_reg[19]_i_1_n_0 ;
  wire \reg_sum_reg[19]_i_1_n_1 ;
  wire \reg_sum_reg[19]_i_1_n_2 ;
  wire \reg_sum_reg[19]_i_1_n_3 ;
  wire \reg_sum_reg[23]_i_1_n_0 ;
  wire \reg_sum_reg[23]_i_1_n_1 ;
  wire \reg_sum_reg[23]_i_1_n_2 ;
  wire \reg_sum_reg[23]_i_1_n_3 ;
  wire \reg_sum_reg[27]_i_1_n_0 ;
  wire \reg_sum_reg[27]_i_1_n_1 ;
  wire \reg_sum_reg[27]_i_1_n_2 ;
  wire \reg_sum_reg[27]_i_1_n_3 ;
  wire \reg_sum_reg[3]_i_1_n_0 ;
  wire \reg_sum_reg[3]_i_1_n_1 ;
  wire \reg_sum_reg[3]_i_1_n_2 ;
  wire \reg_sum_reg[3]_i_1_n_3 ;
  wire \reg_sum_reg[7]_i_1_n_0 ;
  wire \reg_sum_reg[7]_i_1_n_1 ;
  wire \reg_sum_reg[7]_i_1_n_2 ;
  wire \reg_sum_reg[7]_i_1_n_3 ;
  wire \reg_sum_reg_n_0_[0] ;
  wire \reg_sum_reg_n_0_[10] ;
  wire \reg_sum_reg_n_0_[11] ;
  wire \reg_sum_reg_n_0_[12] ;
  wire \reg_sum_reg_n_0_[13] ;
  wire \reg_sum_reg_n_0_[14] ;
  wire \reg_sum_reg_n_0_[15] ;
  wire \reg_sum_reg_n_0_[16] ;
  wire \reg_sum_reg_n_0_[17] ;
  wire \reg_sum_reg_n_0_[18] ;
  wire \reg_sum_reg_n_0_[19] ;
  wire \reg_sum_reg_n_0_[1] ;
  wire \reg_sum_reg_n_0_[20] ;
  wire \reg_sum_reg_n_0_[21] ;
  wire \reg_sum_reg_n_0_[22] ;
  wire \reg_sum_reg_n_0_[23] ;
  wire \reg_sum_reg_n_0_[24] ;
  wire \reg_sum_reg_n_0_[25] ;
  wire \reg_sum_reg_n_0_[26] ;
  wire \reg_sum_reg_n_0_[27] ;
  wire \reg_sum_reg_n_0_[28] ;
  wire \reg_sum_reg_n_0_[2] ;
  wire \reg_sum_reg_n_0_[3] ;
  wire \reg_sum_reg_n_0_[4] ;
  wire \reg_sum_reg_n_0_[5] ;
  wire \reg_sum_reg_n_0_[6] ;
  wire \reg_sum_reg_n_0_[7] ;
  wire \reg_sum_reg_n_0_[8] ;
  wire \reg_sum_reg_n_0_[9] ;
  wire sel;
  wire [31:0]semi_1;
  wire [31:0]semi_2;
  wire sw_reg;
  wire [3:0]\NLW_led_OBUF[5]_inst_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[5]_inst_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[5]_inst_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[5]_inst_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_101_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_62_O_UNCONNECTED ;
  wire [3:3]\NLW_reg_accum_reg[28]_i_1__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED ;

  linecalc_10 inst_linecalc_1
       (.B(B),
        .CEA2_1(CEA2_1),
        .CEC(CEC),
        .DOA(DOA),
        .Q({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3,inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7,inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11,inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15,inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19,inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23,inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sub_reg_0(reg_sub_reg),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_11 inst_linecalc_2
       (.A(A),
        .CEA2_1(CEA2_1),
        .CEC(CEC),
        .DOB(DOB[31:16]),
        .Q(reg_abs),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in(p_0_in),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sum(reg_sum),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \led_OBUF[0]_inst_i_1 
       (.I0(\led_OBUF[7]_inst_i_31_0 ),
        .I1(\led[0] ),
        .I2(\led[0]_0 ),
        .O(led_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \led_OBUF[1]_inst_i_1 
       (.I0(\led_OBUF[7]_inst_i_31_0 ),
        .I1(\led[0] ),
        .I2(\led[0]_0 ),
        .O(led_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \led_OBUF[4]_inst_i_1 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(\led[4] ),
        .I2(\led_OBUF[7]_inst_i_31_0 ),
        .O(led_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \led_OBUF[5]_inst_i_1 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(\led[4] ),
        .I2(\led_OBUF[7]_inst_i_31_0 ),
        .O(led_OBUF[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_10 
       (.I0(err_6[26]),
        .I1(fit_err[26]),
        .I2(err_6[27]),
        .I3(fit_err[27]),
        .O(\led_OBUF[5]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_11 
       (.I0(err_6[24]),
        .I1(fit_err[24]),
        .I2(err_6[25]),
        .I3(fit_err[25]),
        .O(\led_OBUF[5]_inst_i_11_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[5]_inst_i_12 
       (.CI(\led_OBUF[5]_inst_i_21_n_0 ),
        .CO({\led_OBUF[5]_inst_i_12_n_0 ,\led_OBUF[5]_inst_i_12_n_1 ,\led_OBUF[5]_inst_i_12_n_2 ,\led_OBUF[5]_inst_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[5]_inst_i_22_n_0 ,\led_OBUF[5]_inst_i_23_n_0 ,\led_OBUF[5]_inst_i_24_n_0 ,\led_OBUF[5]_inst_i_25_n_0 }),
        .O(\NLW_led_OBUF[5]_inst_i_12_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[5]_inst_i_26_n_0 ,\led_OBUF[5]_inst_i_27_n_0 ,\led_OBUF[5]_inst_i_28_n_0 ,\led_OBUF[5]_inst_i_29_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_13 
       (.I0(err_6[22]),
        .I1(fit_err[22]),
        .I2(fit_err[23]),
        .I3(err_6[23]),
        .O(\led_OBUF[5]_inst_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_14 
       (.I0(err_6[20]),
        .I1(fit_err[20]),
        .I2(fit_err[21]),
        .I3(err_6[21]),
        .O(\led_OBUF[5]_inst_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_15 
       (.I0(err_6[18]),
        .I1(fit_err[18]),
        .I2(fit_err[19]),
        .I3(err_6[19]),
        .O(\led_OBUF[5]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_16 
       (.I0(err_6[16]),
        .I1(fit_err[16]),
        .I2(fit_err[17]),
        .I3(err_6[17]),
        .O(\led_OBUF[5]_inst_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_17 
       (.I0(err_6[22]),
        .I1(fit_err[22]),
        .I2(err_6[23]),
        .I3(fit_err[23]),
        .O(\led_OBUF[5]_inst_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_18 
       (.I0(err_6[20]),
        .I1(fit_err[20]),
        .I2(err_6[21]),
        .I3(fit_err[21]),
        .O(\led_OBUF[5]_inst_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_19 
       (.I0(err_6[18]),
        .I1(fit_err[18]),
        .I2(err_6[19]),
        .I3(fit_err[19]),
        .O(\led_OBUF[5]_inst_i_19_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[5]_inst_i_2 
       (.CI(\led_OBUF[5]_inst_i_3_n_0 ),
        .CO({\led_OBUF[5]_inst_i_2_n_0 ,\led_OBUF[5]_inst_i_2_n_1 ,\led_OBUF[5]_inst_i_2_n_2 ,\led_OBUF[5]_inst_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[5]_inst_i_4_n_0 ,\led_OBUF[5]_inst_i_5_n_0 ,\led_OBUF[5]_inst_i_6_n_0 ,\led_OBUF[5]_inst_i_7_n_0 }),
        .O(\NLW_led_OBUF[5]_inst_i_2_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[5]_inst_i_8_n_0 ,\led_OBUF[5]_inst_i_9_n_0 ,\led_OBUF[5]_inst_i_10_n_0 ,\led_OBUF[5]_inst_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_20 
       (.I0(err_6[16]),
        .I1(fit_err[16]),
        .I2(err_6[17]),
        .I3(fit_err[17]),
        .O(\led_OBUF[5]_inst_i_20_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[5]_inst_i_21 
       (.CI(1'b0),
        .CO({\led_OBUF[5]_inst_i_21_n_0 ,\led_OBUF[5]_inst_i_21_n_1 ,\led_OBUF[5]_inst_i_21_n_2 ,\led_OBUF[5]_inst_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[5]_inst_i_30_n_0 ,\led_OBUF[5]_inst_i_31_n_0 ,\led_OBUF[5]_inst_i_32_n_0 ,\led_OBUF[5]_inst_i_33_n_0 }),
        .O(\NLW_led_OBUF[5]_inst_i_21_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[5]_inst_i_34_n_0 ,\led_OBUF[5]_inst_i_35_n_0 ,\led_OBUF[5]_inst_i_36_n_0 ,\led_OBUF[5]_inst_i_37_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_22 
       (.I0(err_6[14]),
        .I1(fit_err[14]),
        .I2(fit_err[15]),
        .I3(err_6[15]),
        .O(\led_OBUF[5]_inst_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_23 
       (.I0(err_6[12]),
        .I1(fit_err[12]),
        .I2(fit_err[13]),
        .I3(err_6[13]),
        .O(\led_OBUF[5]_inst_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_24 
       (.I0(err_6[10]),
        .I1(fit_err[10]),
        .I2(fit_err[11]),
        .I3(err_6[11]),
        .O(\led_OBUF[5]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_25 
       (.I0(err_6[8]),
        .I1(fit_err[8]),
        .I2(fit_err[9]),
        .I3(err_6[9]),
        .O(\led_OBUF[5]_inst_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_26 
       (.I0(err_6[14]),
        .I1(fit_err[14]),
        .I2(err_6[15]),
        .I3(fit_err[15]),
        .O(\led_OBUF[5]_inst_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_27 
       (.I0(err_6[12]),
        .I1(fit_err[12]),
        .I2(err_6[13]),
        .I3(fit_err[13]),
        .O(\led_OBUF[5]_inst_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_28 
       (.I0(err_6[10]),
        .I1(fit_err[10]),
        .I2(err_6[11]),
        .I3(fit_err[11]),
        .O(\led_OBUF[5]_inst_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_29 
       (.I0(err_6[8]),
        .I1(fit_err[8]),
        .I2(err_6[9]),
        .I3(fit_err[9]),
        .O(\led_OBUF[5]_inst_i_29_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[5]_inst_i_3 
       (.CI(\led_OBUF[5]_inst_i_12_n_0 ),
        .CO({\led_OBUF[5]_inst_i_3_n_0 ,\led_OBUF[5]_inst_i_3_n_1 ,\led_OBUF[5]_inst_i_3_n_2 ,\led_OBUF[5]_inst_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[5]_inst_i_13_n_0 ,\led_OBUF[5]_inst_i_14_n_0 ,\led_OBUF[5]_inst_i_15_n_0 ,\led_OBUF[5]_inst_i_16_n_0 }),
        .O(\NLW_led_OBUF[5]_inst_i_3_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[5]_inst_i_17_n_0 ,\led_OBUF[5]_inst_i_18_n_0 ,\led_OBUF[5]_inst_i_19_n_0 ,\led_OBUF[5]_inst_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_30 
       (.I0(err_6[6]),
        .I1(fit_err[6]),
        .I2(fit_err[7]),
        .I3(err_6[7]),
        .O(\led_OBUF[5]_inst_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_31 
       (.I0(err_6[4]),
        .I1(fit_err[4]),
        .I2(fit_err[5]),
        .I3(err_6[5]),
        .O(\led_OBUF[5]_inst_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_32 
       (.I0(err_6[2]),
        .I1(fit_err[2]),
        .I2(fit_err[3]),
        .I3(err_6[3]),
        .O(\led_OBUF[5]_inst_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_33 
       (.I0(err_6[0]),
        .I1(fit_err[0]),
        .I2(fit_err[1]),
        .I3(err_6[1]),
        .O(\led_OBUF[5]_inst_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_34 
       (.I0(err_6[6]),
        .I1(fit_err[6]),
        .I2(err_6[7]),
        .I3(fit_err[7]),
        .O(\led_OBUF[5]_inst_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_35 
       (.I0(err_6[4]),
        .I1(fit_err[4]),
        .I2(err_6[5]),
        .I3(fit_err[5]),
        .O(\led_OBUF[5]_inst_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_36 
       (.I0(err_6[2]),
        .I1(fit_err[2]),
        .I2(err_6[3]),
        .I3(fit_err[3]),
        .O(\led_OBUF[5]_inst_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_37 
       (.I0(err_6[0]),
        .I1(fit_err[0]),
        .I2(err_6[1]),
        .I3(fit_err[1]),
        .O(\led_OBUF[5]_inst_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_4 
       (.I0(err_6[30]),
        .I1(fit_err[30]),
        .I2(fit_err[31]),
        .I3(err_6[31]),
        .O(\led_OBUF[5]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_5 
       (.I0(err_6[28]),
        .I1(fit_err[28]),
        .I2(fit_err[29]),
        .I3(err_6[29]),
        .O(\led_OBUF[5]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_6 
       (.I0(err_6[26]),
        .I1(fit_err[26]),
        .I2(fit_err[27]),
        .I3(err_6[27]),
        .O(\led_OBUF[5]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[5]_inst_i_7 
       (.I0(err_6[24]),
        .I1(fit_err[24]),
        .I2(fit_err[25]),
        .I3(err_6[25]),
        .O(\led_OBUF[5]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_8 
       (.I0(err_6[30]),
        .I1(fit_err[30]),
        .I2(err_6[31]),
        .I3(fit_err[31]),
        .O(\led_OBUF[5]_inst_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[5]_inst_i_9 
       (.I0(err_6[28]),
        .I1(fit_err[28]),
        .I2(err_6[29]),
        .I3(fit_err[29]),
        .O(\led_OBUF[5]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_100 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[17]),
        .I2(fit_err[17]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [8]),
        .I5(\led_OBUF[7]_inst_i_19_1 [8]),
        .O(\led_OBUF[7]_inst_i_100_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_101 
       (.CI(1'b0),
        .CO({\led_OBUF[7]_inst_i_101_n_0 ,\led_OBUF[7]_inst_i_101_n_1 ,\led_OBUF[7]_inst_i_101_n_2 ,\led_OBUF[7]_inst_i_101_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_138_n_0 ,\led_OBUF[7]_inst_i_139_n_0 ,\led_OBUF[7]_inst_i_140_n_0 ,\led_OBUF[7]_inst_i_141_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_101_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_142_n_0 ,\led_OBUF[7]_inst_i_143_n_0 ,\led_OBUF[7]_inst_i_144_n_0 ,\led_OBUF[7]_inst_i_145_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_102 
       (.I0(semi_2[14]),
        .I1(semi_1[14]),
        .I2(semi_1[15]),
        .I3(semi_2[15]),
        .O(\led_OBUF[7]_inst_i_102_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_103 
       (.I0(semi_2[12]),
        .I1(semi_1[12]),
        .I2(semi_1[13]),
        .I3(semi_2[13]),
        .O(\led_OBUF[7]_inst_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_104 
       (.I0(semi_2[10]),
        .I1(semi_1[10]),
        .I2(semi_1[11]),
        .I3(semi_2[11]),
        .O(\led_OBUF[7]_inst_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_105 
       (.I0(semi_2[8]),
        .I1(semi_1[8]),
        .I2(semi_1[9]),
        .I3(semi_2[9]),
        .O(\led_OBUF[7]_inst_i_105_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_106 
       (.I0(semi_2[14]),
        .I1(semi_1[14]),
        .I2(semi_2[15]),
        .I3(semi_1[15]),
        .O(\led_OBUF[7]_inst_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_107 
       (.I0(semi_2[12]),
        .I1(semi_1[12]),
        .I2(semi_2[13]),
        .I3(semi_1[13]),
        .O(\led_OBUF[7]_inst_i_107_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_108 
       (.I0(semi_2[10]),
        .I1(semi_1[10]),
        .I2(semi_2[11]),
        .I3(semi_1[11]),
        .O(\led_OBUF[7]_inst_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_109 
       (.I0(semi_2[8]),
        .I1(semi_1[8]),
        .I2(semi_2[9]),
        .I3(semi_1[9]),
        .O(\led_OBUF[7]_inst_i_109_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_122 
       (.I0(quart_4[6]),
        .I1(fit_err[6]),
        .I2(err_6[6]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_154_n_0 ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_123 
       (.I0(quart_4[4]),
        .I1(fit_err[4]),
        .I2(err_6[4]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_155_n_0 ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_124 
       (.I0(quart_4[2]),
        .I1(fit_err[2]),
        .I2(err_6[2]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_156_n_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_125 
       (.I0(quart_4[0]),
        .I1(fit_err[0]),
        .I2(err_6[0]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_157_n_0 ),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_126 
       (.I0(fit_err[14]),
        .I1(err_6[14]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[14]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_127 
       (.I0(fit_err[15]),
        .I1(err_6[15]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[15]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_128 
       (.I0(fit_err[12]),
        .I1(err_6[12]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[12]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_129 
       (.I0(fit_err[13]),
        .I1(err_6[13]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[13]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_130 
       (.I0(fit_err[10]),
        .I1(err_6[10]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_131 
       (.I0(fit_err[11]),
        .I1(err_6[11]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[11]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_132 
       (.I0(fit_err[8]),
        .I1(err_6[8]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_133 
       (.I0(fit_err[9]),
        .I1(err_6[9]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[9]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_134 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[15]),
        .I2(fit_err[15]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [7]),
        .I5(\led_OBUF[7]_inst_i_19_1 [7]),
        .O(\led_OBUF[7]_inst_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_135 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[13]),
        .I2(fit_err[13]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [6]),
        .I5(\led_OBUF[7]_inst_i_19_1 [6]),
        .O(\led_OBUF[7]_inst_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_136 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[11]),
        .I2(fit_err[11]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [5]),
        .I5(\led_OBUF[7]_inst_i_19_1 [5]),
        .O(\led_OBUF[7]_inst_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_137 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[9]),
        .I2(fit_err[9]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [4]),
        .I5(\led_OBUF[7]_inst_i_19_1 [4]),
        .O(\led_OBUF[7]_inst_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_138 
       (.I0(semi_2[6]),
        .I1(semi_1[6]),
        .I2(semi_1[7]),
        .I3(semi_2[7]),
        .O(\led_OBUF[7]_inst_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_139 
       (.I0(semi_2[4]),
        .I1(semi_1[4]),
        .I2(semi_1[5]),
        .I3(semi_2[5]),
        .O(\led_OBUF[7]_inst_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_140 
       (.I0(semi_2[2]),
        .I1(semi_1[2]),
        .I2(semi_1[3]),
        .I3(semi_2[3]),
        .O(\led_OBUF[7]_inst_i_140_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_141 
       (.I0(semi_2[0]),
        .I1(semi_1[0]),
        .I2(semi_1[1]),
        .I3(semi_2[1]),
        .O(\led_OBUF[7]_inst_i_141_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_142 
       (.I0(semi_2[6]),
        .I1(semi_1[6]),
        .I2(semi_2[7]),
        .I3(semi_1[7]),
        .O(\led_OBUF[7]_inst_i_142_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_143 
       (.I0(semi_2[4]),
        .I1(semi_1[4]),
        .I2(semi_2[5]),
        .I3(semi_1[5]),
        .O(\led_OBUF[7]_inst_i_143_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_144 
       (.I0(semi_2[2]),
        .I1(semi_1[2]),
        .I2(semi_2[3]),
        .I3(semi_1[3]),
        .O(\led_OBUF[7]_inst_i_144_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_145 
       (.I0(semi_2[0]),
        .I1(semi_1[0]),
        .I2(semi_2[1]),
        .I3(semi_1[1]),
        .O(\led_OBUF[7]_inst_i_145_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_146 
       (.I0(fit_err[6]),
        .I1(err_6[6]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_147 
       (.I0(fit_err[7]),
        .I1(err_6[7]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_148 
       (.I0(fit_err[4]),
        .I1(err_6[4]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_149 
       (.I0(fit_err[5]),
        .I1(err_6[5]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_150 
       (.I0(fit_err[2]),
        .I1(err_6[2]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_151 
       (.I0(fit_err[3]),
        .I1(err_6[3]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_152 
       (.I0(fit_err[0]),
        .I1(err_6[0]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_153 
       (.I0(fit_err[1]),
        .I1(err_6[1]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[1]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_154 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[7]),
        .I2(fit_err[7]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [3]),
        .I5(\led_OBUF[7]_inst_i_19_1 [3]),
        .O(\led_OBUF[7]_inst_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_155 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[5]),
        .I2(fit_err[5]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [2]),
        .I5(\led_OBUF[7]_inst_i_19_1 [2]),
        .O(\led_OBUF[7]_inst_i_155_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_156 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[3]),
        .I2(fit_err[3]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [1]),
        .I5(\led_OBUF[7]_inst_i_19_1 [1]),
        .O(\led_OBUF[7]_inst_i_156_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_157 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[1]),
        .I2(fit_err[1]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [0]),
        .I5(\led_OBUF[7]_inst_i_19_1 [0]),
        .O(\led_OBUF[7]_inst_i_157_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_19 
       (.I0(quart_4[30]),
        .I1(fit_err[30]),
        .I2(err_6[30]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_58_n_0 ),
        .O(\reg_accum_reg[30]_0 [3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_20 
       (.I0(quart_4[28]),
        .I1(fit_err[28]),
        .I2(err_6[28]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_59_n_0 ),
        .O(\reg_accum_reg[30]_0 [2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_21 
       (.I0(quart_4[26]),
        .I1(fit_err[26]),
        .I2(err_6[26]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_60_n_0 ),
        .O(\reg_accum_reg[30]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_22 
       (.I0(quart_4[24]),
        .I1(fit_err[24]),
        .I2(err_6[24]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_61_n_0 ),
        .O(\reg_accum_reg[30]_0 [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_23 
       (.CI(\led_OBUF[7]_inst_i_62_n_0 ),
        .CO({\led_OBUF[7]_inst_i_23_n_0 ,\led_OBUF[7]_inst_i_23_n_1 ,\led_OBUF[7]_inst_i_23_n_2 ,\led_OBUF[7]_inst_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_63_n_0 ,\led_OBUF[7]_inst_i_64_n_0 ,\led_OBUF[7]_inst_i_65_n_0 ,\led_OBUF[7]_inst_i_66_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_23_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_67_n_0 ,\led_OBUF[7]_inst_i_68_n_0 ,\led_OBUF[7]_inst_i_69_n_0 ,\led_OBUF[7]_inst_i_70_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_24 
       (.I0(semi_2[30]),
        .I1(semi_1[30]),
        .I2(semi_1[31]),
        .I3(semi_2[31]),
        .O(\led_OBUF[7]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_25 
       (.I0(semi_2[28]),
        .I1(semi_1[28]),
        .I2(semi_1[29]),
        .I3(semi_2[29]),
        .O(\led_OBUF[7]_inst_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_26 
       (.I0(semi_2[26]),
        .I1(semi_1[26]),
        .I2(semi_1[27]),
        .I3(semi_2[27]),
        .O(\led_OBUF[7]_inst_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_27 
       (.I0(semi_2[24]),
        .I1(semi_1[24]),
        .I2(semi_1[25]),
        .I3(semi_2[25]),
        .O(\led_OBUF[7]_inst_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_28 
       (.I0(semi_2[30]),
        .I1(semi_1[30]),
        .I2(semi_2[31]),
        .I3(semi_1[31]),
        .O(\led_OBUF[7]_inst_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_29 
       (.I0(semi_2[28]),
        .I1(semi_1[28]),
        .I2(semi_2[29]),
        .I3(semi_1[29]),
        .O(\led_OBUF[7]_inst_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_30 
       (.I0(semi_2[26]),
        .I1(semi_1[26]),
        .I2(semi_2[27]),
        .I3(semi_1[27]),
        .O(\led_OBUF[7]_inst_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_31 
       (.I0(semi_2[24]),
        .I1(semi_1[24]),
        .I2(semi_2[25]),
        .I3(semi_1[25]),
        .O(\led_OBUF[7]_inst_i_31_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_4 
       (.CI(\led_OBUF[7]_inst_i_23_n_0 ),
        .CO({\led_OBUF[7]_inst_i_31_0 ,\led_OBUF[7]_inst_i_4_n_1 ,\led_OBUF[7]_inst_i_4_n_2 ,\led_OBUF[7]_inst_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_24_n_0 ,\led_OBUF[7]_inst_i_25_n_0 ,\led_OBUF[7]_inst_i_26_n_0 ,\led_OBUF[7]_inst_i_27_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_4_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_28_n_0 ,\led_OBUF[7]_inst_i_29_n_0 ,\led_OBUF[7]_inst_i_30_n_0 ,\led_OBUF[7]_inst_i_31_n_0 }));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_46 
       (.I0(quart_4[22]),
        .I1(fit_err[22]),
        .I2(err_6[22]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_97_n_0 ),
        .O(\reg_accum_reg[22]_0 [3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_47 
       (.I0(quart_4[20]),
        .I1(fit_err[20]),
        .I2(err_6[20]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_98_n_0 ),
        .O(\reg_accum_reg[22]_0 [2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_48 
       (.I0(quart_4[18]),
        .I1(fit_err[18]),
        .I2(err_6[18]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_99_n_0 ),
        .O(\reg_accum_reg[22]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_49 
       (.I0(quart_4[16]),
        .I1(fit_err[16]),
        .I2(err_6[16]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_100_n_0 ),
        .O(\reg_accum_reg[22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_50 
       (.I0(fit_err[30]),
        .I1(err_6[30]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[30]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_51 
       (.I0(fit_err[31]),
        .I1(err_6[31]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[31]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_52 
       (.I0(fit_err[28]),
        .I1(err_6[28]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[28]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_53 
       (.I0(fit_err[29]),
        .I1(err_6[29]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[29]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_54 
       (.I0(fit_err[26]),
        .I1(err_6[26]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[26]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_55 
       (.I0(fit_err[27]),
        .I1(err_6[27]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[27]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_56 
       (.I0(fit_err[24]),
        .I1(err_6[24]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_57 
       (.I0(fit_err[25]),
        .I1(err_6[25]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[25]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_58 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[31]),
        .I2(fit_err[31]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [15]),
        .I5(\led_OBUF[7]_inst_i_19_1 [15]),
        .O(\led_OBUF[7]_inst_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_59 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[29]),
        .I2(fit_err[29]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [14]),
        .I5(\led_OBUF[7]_inst_i_19_1 [14]),
        .O(\led_OBUF[7]_inst_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_60 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[27]),
        .I2(fit_err[27]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [13]),
        .I5(\led_OBUF[7]_inst_i_19_1 [13]),
        .O(\led_OBUF[7]_inst_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_61 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[25]),
        .I2(fit_err[25]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [12]),
        .I5(\led_OBUF[7]_inst_i_19_1 [12]),
        .O(\led_OBUF[7]_inst_i_61_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_62 
       (.CI(\led_OBUF[7]_inst_i_101_n_0 ),
        .CO({\led_OBUF[7]_inst_i_62_n_0 ,\led_OBUF[7]_inst_i_62_n_1 ,\led_OBUF[7]_inst_i_62_n_2 ,\led_OBUF[7]_inst_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_102_n_0 ,\led_OBUF[7]_inst_i_103_n_0 ,\led_OBUF[7]_inst_i_104_n_0 ,\led_OBUF[7]_inst_i_105_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_62_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_106_n_0 ,\led_OBUF[7]_inst_i_107_n_0 ,\led_OBUF[7]_inst_i_108_n_0 ,\led_OBUF[7]_inst_i_109_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_63 
       (.I0(semi_2[22]),
        .I1(semi_1[22]),
        .I2(semi_1[23]),
        .I3(semi_2[23]),
        .O(\led_OBUF[7]_inst_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_64 
       (.I0(semi_2[20]),
        .I1(semi_1[20]),
        .I2(semi_1[21]),
        .I3(semi_2[21]),
        .O(\led_OBUF[7]_inst_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_65 
       (.I0(semi_2[18]),
        .I1(semi_1[18]),
        .I2(semi_1[19]),
        .I3(semi_2[19]),
        .O(\led_OBUF[7]_inst_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_66 
       (.I0(semi_2[16]),
        .I1(semi_1[16]),
        .I2(semi_1[17]),
        .I3(semi_2[17]),
        .O(\led_OBUF[7]_inst_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_67 
       (.I0(semi_2[22]),
        .I1(semi_1[22]),
        .I2(semi_2[23]),
        .I3(semi_1[23]),
        .O(\led_OBUF[7]_inst_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_68 
       (.I0(semi_2[20]),
        .I1(semi_1[20]),
        .I2(semi_2[21]),
        .I3(semi_1[21]),
        .O(\led_OBUF[7]_inst_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_69 
       (.I0(semi_2[18]),
        .I1(semi_1[18]),
        .I2(semi_2[19]),
        .I3(semi_1[19]),
        .O(\led_OBUF[7]_inst_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_70 
       (.I0(semi_2[16]),
        .I1(semi_1[16]),
        .I2(semi_2[17]),
        .I3(semi_1[17]),
        .O(\led_OBUF[7]_inst_i_70_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_85 
       (.I0(quart_4[14]),
        .I1(fit_err[14]),
        .I2(err_6[14]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_134_n_0 ),
        .O(\reg_accum_reg[14]_0 [3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_86 
       (.I0(quart_4[12]),
        .I1(fit_err[12]),
        .I2(err_6[12]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_135_n_0 ),
        .O(\reg_accum_reg[14]_0 [2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_87 
       (.I0(quart_4[10]),
        .I1(fit_err[10]),
        .I2(err_6[10]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_136_n_0 ),
        .O(\reg_accum_reg[14]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \led_OBUF[7]_inst_i_88 
       (.I0(quart_4[8]),
        .I1(fit_err[8]),
        .I2(err_6[8]),
        .I3(\led_OBUF[5]_inst_i_2_n_0 ),
        .I4(\led_OBUF[7]_inst_i_137_n_0 ),
        .O(\reg_accum_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_89 
       (.I0(fit_err[22]),
        .I1(err_6[22]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[22]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_90 
       (.I0(fit_err[23]),
        .I1(err_6[23]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[23]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_91 
       (.I0(fit_err[20]),
        .I1(err_6[20]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[20]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_92 
       (.I0(fit_err[21]),
        .I1(err_6[21]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[21]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_93 
       (.I0(fit_err[18]),
        .I1(err_6[18]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[18]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_94 
       (.I0(fit_err[19]),
        .I1(err_6[19]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[19]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_95 
       (.I0(fit_err[16]),
        .I1(err_6[16]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[16]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \led_OBUF[7]_inst_i_96 
       (.I0(fit_err[17]),
        .I1(err_6[17]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .O(quart_3[17]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_97 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[23]),
        .I2(fit_err[23]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [11]),
        .I5(\led_OBUF[7]_inst_i_19_1 [11]),
        .O(\led_OBUF[7]_inst_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_98 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[21]),
        .I2(fit_err[21]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [10]),
        .I5(\led_OBUF[7]_inst_i_19_1 [10]),
        .O(\led_OBUF[7]_inst_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \led_OBUF[7]_inst_i_99 
       (.I0(\led_OBUF[5]_inst_i_2_n_0 ),
        .I1(err_6[19]),
        .I2(fit_err[19]),
        .I3(CO),
        .I4(\led_OBUF[7]_inst_i_19_0 [9]),
        .I5(\led_OBUF[7]_inst_i_19_1 [9]),
        .O(\led_OBUF[7]_inst_i_99_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_2__4 
       (.I0(\reg_sum_reg_n_0_[3] ),
        .I1(err_6[3]),
        .O(\reg_accum[0]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_3__4 
       (.I0(\reg_sum_reg_n_0_[2] ),
        .I1(err_6[2]),
        .O(\reg_accum[0]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_4__4 
       (.I0(\reg_sum_reg_n_0_[1] ),
        .I1(err_6[1]),
        .O(\reg_accum[0]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_5__4 
       (.I0(\reg_sum_reg_n_0_[0] ),
        .I1(err_6[0]),
        .O(\reg_accum[0]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_2__4 
       (.I0(\reg_sum_reg_n_0_[15] ),
        .I1(err_6[15]),
        .O(\reg_accum[12]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_3__4 
       (.I0(\reg_sum_reg_n_0_[14] ),
        .I1(err_6[14]),
        .O(\reg_accum[12]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_4__4 
       (.I0(\reg_sum_reg_n_0_[13] ),
        .I1(err_6[13]),
        .O(\reg_accum[12]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_5__4 
       (.I0(\reg_sum_reg_n_0_[12] ),
        .I1(err_6[12]),
        .O(\reg_accum[12]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_2__4 
       (.I0(\reg_sum_reg_n_0_[19] ),
        .I1(err_6[19]),
        .O(\reg_accum[16]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_3__4 
       (.I0(\reg_sum_reg_n_0_[18] ),
        .I1(err_6[18]),
        .O(\reg_accum[16]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_4__4 
       (.I0(\reg_sum_reg_n_0_[17] ),
        .I1(err_6[17]),
        .O(\reg_accum[16]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_5__4 
       (.I0(\reg_sum_reg_n_0_[16] ),
        .I1(err_6[16]),
        .O(\reg_accum[16]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_2__4 
       (.I0(\reg_sum_reg_n_0_[23] ),
        .I1(err_6[23]),
        .O(\reg_accum[20]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_3__4 
       (.I0(\reg_sum_reg_n_0_[22] ),
        .I1(err_6[22]),
        .O(\reg_accum[20]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_4__4 
       (.I0(\reg_sum_reg_n_0_[21] ),
        .I1(err_6[21]),
        .O(\reg_accum[20]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_5__4 
       (.I0(\reg_sum_reg_n_0_[20] ),
        .I1(err_6[20]),
        .O(\reg_accum[20]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_2__4 
       (.I0(\reg_sum_reg_n_0_[27] ),
        .I1(err_6[27]),
        .O(\reg_accum[24]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_3__4 
       (.I0(\reg_sum_reg_n_0_[26] ),
        .I1(err_6[26]),
        .O(\reg_accum[24]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_4__4 
       (.I0(\reg_sum_reg_n_0_[25] ),
        .I1(err_6[25]),
        .O(\reg_accum[24]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_5__4 
       (.I0(\reg_sum_reg_n_0_[24] ),
        .I1(err_6[24]),
        .O(\reg_accum[24]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[28]_i_2__4 
       (.I0(\reg_sum_reg_n_0_[28] ),
        .I1(err_6[28]),
        .O(\reg_accum[28]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_2__4 
       (.I0(\reg_sum_reg_n_0_[7] ),
        .I1(err_6[7]),
        .O(\reg_accum[4]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_3__4 
       (.I0(\reg_sum_reg_n_0_[6] ),
        .I1(err_6[6]),
        .O(\reg_accum[4]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_4__4 
       (.I0(\reg_sum_reg_n_0_[5] ),
        .I1(err_6[5]),
        .O(\reg_accum[4]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_5__4 
       (.I0(\reg_sum_reg_n_0_[4] ),
        .I1(err_6[4]),
        .O(\reg_accum[4]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_2__4 
       (.I0(\reg_sum_reg_n_0_[11] ),
        .I1(err_6[11]),
        .O(\reg_accum[8]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_3__4 
       (.I0(\reg_sum_reg_n_0_[10] ),
        .I1(err_6[10]),
        .O(\reg_accum[8]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_4__4 
       (.I0(\reg_sum_reg_n_0_[9] ),
        .I1(err_6[9]),
        .O(\reg_accum[8]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_5__4 
       (.I0(\reg_sum_reg_n_0_[8] ),
        .I1(err_6[8]),
        .O(\reg_accum[8]_i_5__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__4_n_7 ),
        .Q(err_6[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[0]_i_1__4 
       (.CI(1'b0),
        .CO({\reg_accum_reg[0]_i_1__4_n_0 ,\reg_accum_reg[0]_i_1__4_n_1 ,\reg_accum_reg[0]_i_1__4_n_2 ,\reg_accum_reg[0]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[3] ,\reg_sum_reg_n_0_[2] ,\reg_sum_reg_n_0_[1] ,\reg_sum_reg_n_0_[0] }),
        .O({\reg_accum_reg[0]_i_1__4_n_4 ,\reg_accum_reg[0]_i_1__4_n_5 ,\reg_accum_reg[0]_i_1__4_n_6 ,\reg_accum_reg[0]_i_1__4_n_7 }),
        .S({\reg_accum[0]_i_2__4_n_0 ,\reg_accum[0]_i_3__4_n_0 ,\reg_accum[0]_i_4__4_n_0 ,\reg_accum[0]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__4_n_5 ),
        .Q(err_6[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__4_n_4 ),
        .Q(err_6[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__4_n_7 ),
        .Q(err_6[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[12]_i_1__4 
       (.CI(\reg_accum_reg[8]_i_1__4_n_0 ),
        .CO({\reg_accum_reg[12]_i_1__4_n_0 ,\reg_accum_reg[12]_i_1__4_n_1 ,\reg_accum_reg[12]_i_1__4_n_2 ,\reg_accum_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[15] ,\reg_sum_reg_n_0_[14] ,\reg_sum_reg_n_0_[13] ,\reg_sum_reg_n_0_[12] }),
        .O({\reg_accum_reg[12]_i_1__4_n_4 ,\reg_accum_reg[12]_i_1__4_n_5 ,\reg_accum_reg[12]_i_1__4_n_6 ,\reg_accum_reg[12]_i_1__4_n_7 }),
        .S({\reg_accum[12]_i_2__4_n_0 ,\reg_accum[12]_i_3__4_n_0 ,\reg_accum[12]_i_4__4_n_0 ,\reg_accum[12]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__4_n_6 ),
        .Q(err_6[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__4_n_5 ),
        .Q(err_6[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__4_n_4 ),
        .Q(err_6[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__4_n_7 ),
        .Q(err_6[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[16]_i_1__4 
       (.CI(\reg_accum_reg[12]_i_1__4_n_0 ),
        .CO({\reg_accum_reg[16]_i_1__4_n_0 ,\reg_accum_reg[16]_i_1__4_n_1 ,\reg_accum_reg[16]_i_1__4_n_2 ,\reg_accum_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[19] ,\reg_sum_reg_n_0_[18] ,\reg_sum_reg_n_0_[17] ,\reg_sum_reg_n_0_[16] }),
        .O({\reg_accum_reg[16]_i_1__4_n_4 ,\reg_accum_reg[16]_i_1__4_n_5 ,\reg_accum_reg[16]_i_1__4_n_6 ,\reg_accum_reg[16]_i_1__4_n_7 }),
        .S({\reg_accum[16]_i_2__4_n_0 ,\reg_accum[16]_i_3__4_n_0 ,\reg_accum[16]_i_4__4_n_0 ,\reg_accum[16]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__4_n_6 ),
        .Q(err_6[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__4_n_5 ),
        .Q(err_6[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__4_n_4 ),
        .Q(err_6[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__4_n_6 ),
        .Q(err_6[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__4_n_7 ),
        .Q(err_6[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[20]_i_1__4 
       (.CI(\reg_accum_reg[16]_i_1__4_n_0 ),
        .CO({\reg_accum_reg[20]_i_1__4_n_0 ,\reg_accum_reg[20]_i_1__4_n_1 ,\reg_accum_reg[20]_i_1__4_n_2 ,\reg_accum_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[23] ,\reg_sum_reg_n_0_[22] ,\reg_sum_reg_n_0_[21] ,\reg_sum_reg_n_0_[20] }),
        .O({\reg_accum_reg[20]_i_1__4_n_4 ,\reg_accum_reg[20]_i_1__4_n_5 ,\reg_accum_reg[20]_i_1__4_n_6 ,\reg_accum_reg[20]_i_1__4_n_7 }),
        .S({\reg_accum[20]_i_2__4_n_0 ,\reg_accum[20]_i_3__4_n_0 ,\reg_accum[20]_i_4__4_n_0 ,\reg_accum[20]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__4_n_6 ),
        .Q(err_6[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__4_n_5 ),
        .Q(err_6[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__4_n_4 ),
        .Q(err_6[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__4_n_7 ),
        .Q(err_6[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[24]_i_1__4 
       (.CI(\reg_accum_reg[20]_i_1__4_n_0 ),
        .CO({\reg_accum_reg[24]_i_1__4_n_0 ,\reg_accum_reg[24]_i_1__4_n_1 ,\reg_accum_reg[24]_i_1__4_n_2 ,\reg_accum_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[27] ,\reg_sum_reg_n_0_[26] ,\reg_sum_reg_n_0_[25] ,\reg_sum_reg_n_0_[24] }),
        .O({\reg_accum_reg[24]_i_1__4_n_4 ,\reg_accum_reg[24]_i_1__4_n_5 ,\reg_accum_reg[24]_i_1__4_n_6 ,\reg_accum_reg[24]_i_1__4_n_7 }),
        .S({\reg_accum[24]_i_2__4_n_0 ,\reg_accum[24]_i_3__4_n_0 ,\reg_accum[24]_i_4__4_n_0 ,\reg_accum[24]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__4_n_6 ),
        .Q(err_6[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__4_n_5 ),
        .Q(err_6[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__4_n_4 ),
        .Q(err_6[27]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__4_n_7 ),
        .Q(err_6[28]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[28]_i_1__4 
       (.CI(\reg_accum_reg[24]_i_1__4_n_0 ),
        .CO({\NLW_reg_accum_reg[28]_i_1__4_CO_UNCONNECTED [3],\reg_accum_reg[28]_i_1__4_n_1 ,\reg_accum_reg[28]_i_1__4_n_2 ,\reg_accum_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_sum_reg_n_0_[28] }),
        .O({\reg_accum_reg[28]_i_1__4_n_4 ,\reg_accum_reg[28]_i_1__4_n_5 ,\reg_accum_reg[28]_i_1__4_n_6 ,\reg_accum_reg[28]_i_1__4_n_7 }),
        .S({err_6[31:29],\reg_accum[28]_i_2__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__4_n_6 ),
        .Q(err_6[29]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__4_n_5 ),
        .Q(err_6[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__4_n_5 ),
        .Q(err_6[30]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__4_n_4 ),
        .Q(err_6[31]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__4_n_4 ),
        .Q(err_6[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__4_n_7 ),
        .Q(err_6[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[4]_i_1__4 
       (.CI(\reg_accum_reg[0]_i_1__4_n_0 ),
        .CO({\reg_accum_reg[4]_i_1__4_n_0 ,\reg_accum_reg[4]_i_1__4_n_1 ,\reg_accum_reg[4]_i_1__4_n_2 ,\reg_accum_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[7] ,\reg_sum_reg_n_0_[6] ,\reg_sum_reg_n_0_[5] ,\reg_sum_reg_n_0_[4] }),
        .O({\reg_accum_reg[4]_i_1__4_n_4 ,\reg_accum_reg[4]_i_1__4_n_5 ,\reg_accum_reg[4]_i_1__4_n_6 ,\reg_accum_reg[4]_i_1__4_n_7 }),
        .S({\reg_accum[4]_i_2__4_n_0 ,\reg_accum[4]_i_3__4_n_0 ,\reg_accum[4]_i_4__4_n_0 ,\reg_accum[4]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__4_n_6 ),
        .Q(err_6[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__4_n_5 ),
        .Q(err_6[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__4_n_4 ),
        .Q(err_6[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__4_n_7 ),
        .Q(err_6[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[8]_i_1__4 
       (.CI(\reg_accum_reg[4]_i_1__4_n_0 ),
        .CO({\reg_accum_reg[8]_i_1__4_n_0 ,\reg_accum_reg[8]_i_1__4_n_1 ,\reg_accum_reg[8]_i_1__4_n_2 ,\reg_accum_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[11] ,\reg_sum_reg_n_0_[10] ,\reg_sum_reg_n_0_[9] ,\reg_sum_reg_n_0_[8] }),
        .O({\reg_accum_reg[8]_i_1__4_n_4 ,\reg_accum_reg[8]_i_1__4_n_5 ,\reg_accum_reg[8]_i_1__4_n_6 ,\reg_accum_reg[8]_i_1__4_n_7 }),
        .S({\reg_accum[8]_i_2__4_n_0 ,\reg_accum[8]_i_3__4_n_0 ,\reg_accum[8]_i_4__4_n_0 ,\reg_accum[8]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__4_n_6 ),
        .Q(err_6[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[0]),
        .Q(\reg_mb_reg[0]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[10]),
        .Q(\reg_mb_reg[10]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[11]),
        .Q(\reg_mb_reg[11]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[12]),
        .Q(\reg_mb_reg[12]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[13]),
        .Q(\reg_mb_reg[13]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[14]),
        .Q(\reg_mb_reg[14]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[15]),
        .Q(\reg_mb_reg[15]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[1]),
        .Q(\reg_mb_reg[1]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[2]),
        .Q(\reg_mb_reg[2]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[3]),
        .Q(\reg_mb_reg[3]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[4]),
        .Q(\reg_mb_reg[4]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[5]),
        .Q(\reg_mb_reg[5]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[6]),
        .Q(\reg_mb_reg[6]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[7]),
        .Q(\reg_mb_reg[7]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[8]),
        .Q(\reg_mb_reg[8]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_1),
        .D(DOB[9]),
        .Q(\reg_mb_reg[9]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_2 
       (.I0(inst_linecalc_1_n_16),
        .I1(reg_abs[15]),
        .O(\reg_sum[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_3 
       (.I0(inst_linecalc_1_n_17),
        .I1(reg_abs[14]),
        .O(\reg_sum[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_4 
       (.I0(inst_linecalc_1_n_18),
        .I1(reg_abs[13]),
        .O(\reg_sum[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_5 
       (.I0(inst_linecalc_1_n_19),
        .I1(reg_abs[12]),
        .O(\reg_sum[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_2 
       (.I0(inst_linecalc_1_n_12),
        .I1(reg_abs[19]),
        .O(\reg_sum[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_3 
       (.I0(inst_linecalc_1_n_13),
        .I1(reg_abs[18]),
        .O(\reg_sum[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_4 
       (.I0(inst_linecalc_1_n_14),
        .I1(reg_abs[17]),
        .O(\reg_sum[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_5 
       (.I0(inst_linecalc_1_n_15),
        .I1(reg_abs[16]),
        .O(\reg_sum[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_2 
       (.I0(inst_linecalc_1_n_8),
        .I1(reg_abs[23]),
        .O(\reg_sum[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_3 
       (.I0(inst_linecalc_1_n_9),
        .I1(reg_abs[22]),
        .O(\reg_sum[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_4 
       (.I0(inst_linecalc_1_n_10),
        .I1(reg_abs[21]),
        .O(\reg_sum[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_5 
       (.I0(inst_linecalc_1_n_11),
        .I1(reg_abs[20]),
        .O(\reg_sum[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_2 
       (.I0(inst_linecalc_1_n_4),
        .I1(reg_abs[27]),
        .O(\reg_sum[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_3 
       (.I0(inst_linecalc_1_n_5),
        .I1(reg_abs[26]),
        .O(\reg_sum[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_4 
       (.I0(inst_linecalc_1_n_6),
        .I1(reg_abs[25]),
        .O(\reg_sum[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_5 
       (.I0(inst_linecalc_1_n_7),
        .I1(reg_abs[24]),
        .O(\reg_sum[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_2 
       (.I0(inst_linecalc_1_n_0),
        .I1(reg_abs[31]),
        .O(\reg_sum[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_3 
       (.I0(inst_linecalc_1_n_1),
        .I1(reg_abs[30]),
        .O(\reg_sum[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_4 
       (.I0(inst_linecalc_1_n_2),
        .I1(reg_abs[29]),
        .O(\reg_sum[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_5 
       (.I0(inst_linecalc_1_n_3),
        .I1(reg_abs[28]),
        .O(\reg_sum[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_2 
       (.I0(inst_linecalc_1_n_24),
        .I1(reg_abs[7]),
        .O(\reg_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_3 
       (.I0(inst_linecalc_1_n_25),
        .I1(reg_abs[6]),
        .O(\reg_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_4 
       (.I0(inst_linecalc_1_n_26),
        .I1(reg_abs[5]),
        .O(\reg_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_5 
       (.I0(inst_linecalc_1_n_27),
        .I1(reg_abs[4]),
        .O(\reg_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_2 
       (.I0(inst_linecalc_1_n_20),
        .I1(reg_abs[11]),
        .O(\reg_sum[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_3 
       (.I0(inst_linecalc_1_n_21),
        .I1(reg_abs[10]),
        .O(\reg_sum[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_4 
       (.I0(inst_linecalc_1_n_22),
        .I1(reg_abs[9]),
        .O(\reg_sum[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_5 
       (.I0(inst_linecalc_1_n_23),
        .I1(reg_abs[8]),
        .O(\reg_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[0]),
        .Q(\reg_sum_reg_n_0_[0] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[10]),
        .Q(\reg_sum_reg_n_0_[10] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[11]),
        .Q(\reg_sum_reg_n_0_[11] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[11]_i_1 
       (.CI(\reg_sum_reg[7]_i_1_n_0 ),
        .CO({\reg_sum_reg[11]_i_1_n_0 ,\reg_sum_reg[11]_i_1_n_1 ,\reg_sum_reg[11]_i_1_n_2 ,\reg_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19}),
        .O(do_sum[11:8]),
        .S({\reg_sum[11]_i_2_n_0 ,\reg_sum[11]_i_3_n_0 ,\reg_sum[11]_i_4_n_0 ,\reg_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[12]),
        .Q(\reg_sum_reg_n_0_[12] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[13]),
        .Q(\reg_sum_reg_n_0_[13] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[14]),
        .Q(\reg_sum_reg_n_0_[14] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[15]),
        .Q(\reg_sum_reg_n_0_[15] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[15]_i_1 
       (.CI(\reg_sum_reg[11]_i_1_n_0 ),
        .CO({\reg_sum_reg[15]_i_1_n_0 ,\reg_sum_reg[15]_i_1_n_1 ,\reg_sum_reg[15]_i_1_n_2 ,\reg_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15}),
        .O(do_sum[15:12]),
        .S({\reg_sum[15]_i_2_n_0 ,\reg_sum[15]_i_3_n_0 ,\reg_sum[15]_i_4_n_0 ,\reg_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[16]),
        .Q(\reg_sum_reg_n_0_[16] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[17]),
        .Q(\reg_sum_reg_n_0_[17] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[18]),
        .Q(\reg_sum_reg_n_0_[18] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[19]),
        .Q(\reg_sum_reg_n_0_[19] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[19]_i_1 
       (.CI(\reg_sum_reg[15]_i_1_n_0 ),
        .CO({\reg_sum_reg[19]_i_1_n_0 ,\reg_sum_reg[19]_i_1_n_1 ,\reg_sum_reg[19]_i_1_n_2 ,\reg_sum_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11}),
        .O(do_sum[19:16]),
        .S({\reg_sum[19]_i_2_n_0 ,\reg_sum[19]_i_3_n_0 ,\reg_sum[19]_i_4_n_0 ,\reg_sum[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[1]),
        .Q(\reg_sum_reg_n_0_[1] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[20]),
        .Q(\reg_sum_reg_n_0_[20] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[21]),
        .Q(\reg_sum_reg_n_0_[21] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[22]),
        .Q(\reg_sum_reg_n_0_[22] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[23]),
        .Q(\reg_sum_reg_n_0_[23] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[23]_i_1 
       (.CI(\reg_sum_reg[19]_i_1_n_0 ),
        .CO({\reg_sum_reg[23]_i_1_n_0 ,\reg_sum_reg[23]_i_1_n_1 ,\reg_sum_reg[23]_i_1_n_2 ,\reg_sum_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7}),
        .O(do_sum[23:20]),
        .S({\reg_sum[23]_i_2_n_0 ,\reg_sum[23]_i_3_n_0 ,\reg_sum[23]_i_4_n_0 ,\reg_sum[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[24]),
        .Q(\reg_sum_reg_n_0_[24] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[25]),
        .Q(\reg_sum_reg_n_0_[25] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[26]),
        .Q(\reg_sum_reg_n_0_[26] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[27]),
        .Q(\reg_sum_reg_n_0_[27] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[27]_i_1 
       (.CI(\reg_sum_reg[23]_i_1_n_0 ),
        .CO({\reg_sum_reg[27]_i_1_n_0 ,\reg_sum_reg[27]_i_1_n_1 ,\reg_sum_reg[27]_i_1_n_2 ,\reg_sum_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3}),
        .O(do_sum[27:24]),
        .S({\reg_sum[27]_i_2_n_0 ,\reg_sum[27]_i_3_n_0 ,\reg_sum[27]_i_4_n_0 ,\reg_sum[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[28]),
        .Q(\reg_sum_reg_n_0_[28] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[28]_i_1 
       (.CI(\reg_sum_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED [3:1],do_sum[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[2]),
        .Q(\reg_sum_reg_n_0_[2] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[3]),
        .Q(\reg_sum_reg_n_0_[3] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_sum_reg[3]_i_1_n_0 ,\reg_sum_reg[3]_i_1_n_1 ,\reg_sum_reg[3]_i_1_n_2 ,\reg_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .O(do_sum[3:0]),
        .S({\reg_sum[3]_i_2_n_0 ,\reg_sum[3]_i_3_n_0 ,\reg_sum[3]_i_4_n_0 ,\reg_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[4]),
        .Q(\reg_sum_reg_n_0_[4] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[5]),
        .Q(\reg_sum_reg_n_0_[5] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[6]),
        .Q(\reg_sum_reg_n_0_[6] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[7]),
        .Q(\reg_sum_reg_n_0_[7] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[7]_i_1 
       (.CI(\reg_sum_reg[3]_i_1_n_0 ),
        .CO({\reg_sum_reg[7]_i_1_n_0 ,\reg_sum_reg[7]_i_1_n_1 ,\reg_sum_reg[7]_i_1_n_2 ,\reg_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23}),
        .O(do_sum[7:4]),
        .S({\reg_sum[7]_i_2_n_0 ,\reg_sum[7]_i_3_n_0 ,\reg_sum[7]_i_4_n_0 ,\reg_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[8]),
        .Q(\reg_sum_reg_n_0_[8] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[9]),
        .Q(\reg_sum_reg_n_0_[9] ),
        .R(reg_sum));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[0]_i_1 
       (.I0(semi_1[16]),
        .I1(semi_2[16]),
        .I2(sw_reg),
        .I3(semi_1[0]),
        .I4(semi_2[0]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[0]_i_3 
       (.I0(fit_err[16]),
        .I1(err_6[16]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[16]),
        .I4(\led[4] ),
        .O(semi_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[0]_i_5 
       (.I0(fit_err[0]),
        .I1(err_6[0]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[0]),
        .I4(\led[4] ),
        .O(semi_2[0]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[10]_i_1 
       (.I0(semi_1[26]),
        .I1(semi_2[26]),
        .I2(sw_reg),
        .I3(semi_1[10]),
        .I4(semi_2[10]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[10]_i_3 
       (.I0(fit_err[26]),
        .I1(err_6[26]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[26]),
        .I4(\led[4] ),
        .O(semi_2[26]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[10]_i_5 
       (.I0(fit_err[10]),
        .I1(err_6[10]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[10]),
        .I4(\led[4] ),
        .O(semi_2[10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[11]_i_1 
       (.I0(semi_1[27]),
        .I1(semi_2[27]),
        .I2(sw_reg),
        .I3(semi_1[11]),
        .I4(semi_2[11]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[11]_i_3 
       (.I0(fit_err[27]),
        .I1(err_6[27]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[27]),
        .I4(\led[4] ),
        .O(semi_2[27]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[11]_i_5 
       (.I0(fit_err[11]),
        .I1(err_6[11]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[11]),
        .I4(\led[4] ),
        .O(semi_2[11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[12]_i_1 
       (.I0(semi_1[28]),
        .I1(semi_2[28]),
        .I2(sw_reg),
        .I3(semi_1[12]),
        .I4(semi_2[12]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[12]_i_3 
       (.I0(fit_err[28]),
        .I1(err_6[28]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[28]),
        .I4(\led[4] ),
        .O(semi_2[28]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[12]_i_5 
       (.I0(fit_err[12]),
        .I1(err_6[12]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[12]),
        .I4(\led[4] ),
        .O(semi_2[12]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[13]_i_1 
       (.I0(semi_1[29]),
        .I1(semi_2[29]),
        .I2(sw_reg),
        .I3(semi_1[13]),
        .I4(semi_2[13]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[13]_i_3 
       (.I0(fit_err[29]),
        .I1(err_6[29]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[29]),
        .I4(\led[4] ),
        .O(semi_2[29]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[13]_i_5 
       (.I0(fit_err[13]),
        .I1(err_6[13]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[13]),
        .I4(\led[4] ),
        .O(semi_2[13]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[14]_i_1 
       (.I0(semi_1[30]),
        .I1(semi_2[30]),
        .I2(sw_reg),
        .I3(semi_1[14]),
        .I4(semi_2[14]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[14]_i_3 
       (.I0(fit_err[30]),
        .I1(err_6[30]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[30]),
        .I4(\led[4] ),
        .O(semi_2[30]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[14]_i_5 
       (.I0(fit_err[14]),
        .I1(err_6[14]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[14]),
        .I4(\led[4] ),
        .O(semi_2[14]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[15]_i_1 
       (.I0(semi_1[31]),
        .I1(semi_2[31]),
        .I2(sw_reg),
        .I3(semi_1[15]),
        .I4(semi_2[15]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[15]_i_3 
       (.I0(fit_err[31]),
        .I1(err_6[31]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[31]),
        .I4(\led[4] ),
        .O(semi_2[31]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[15]_i_5 
       (.I0(fit_err[15]),
        .I1(err_6[15]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[15]),
        .I4(\led[4] ),
        .O(semi_2[15]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[1]_i_1 
       (.I0(semi_1[17]),
        .I1(semi_2[17]),
        .I2(sw_reg),
        .I3(semi_1[1]),
        .I4(semi_2[1]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[1]_i_3 
       (.I0(fit_err[17]),
        .I1(err_6[17]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[17]),
        .I4(\led[4] ),
        .O(semi_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[1]_i_5 
       (.I0(fit_err[1]),
        .I1(err_6[1]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[1]),
        .I4(\led[4] ),
        .O(semi_2[1]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[2]_i_1 
       (.I0(semi_1[18]),
        .I1(semi_2[18]),
        .I2(sw_reg),
        .I3(semi_1[2]),
        .I4(semi_2[2]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[2]_i_3 
       (.I0(fit_err[18]),
        .I1(err_6[18]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[18]),
        .I4(\led[4] ),
        .O(semi_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[2]_i_5 
       (.I0(fit_err[2]),
        .I1(err_6[2]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[2]),
        .I4(\led[4] ),
        .O(semi_2[2]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[3]_i_1 
       (.I0(semi_1[19]),
        .I1(semi_2[19]),
        .I2(sw_reg),
        .I3(semi_1[3]),
        .I4(semi_2[3]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[3]_i_3 
       (.I0(fit_err[19]),
        .I1(err_6[19]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[19]),
        .I4(\led[4] ),
        .O(semi_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[3]_i_5 
       (.I0(fit_err[3]),
        .I1(err_6[3]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[3]),
        .I4(\led[4] ),
        .O(semi_2[3]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[4]_i_1 
       (.I0(semi_1[20]),
        .I1(semi_2[20]),
        .I2(sw_reg),
        .I3(semi_1[4]),
        .I4(semi_2[4]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[4]_i_3 
       (.I0(fit_err[20]),
        .I1(err_6[20]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[20]),
        .I4(\led[4] ),
        .O(semi_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[4]_i_5 
       (.I0(fit_err[4]),
        .I1(err_6[4]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[4]),
        .I4(\led[4] ),
        .O(semi_2[4]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[5]_i_1 
       (.I0(semi_1[21]),
        .I1(semi_2[21]),
        .I2(sw_reg),
        .I3(semi_1[5]),
        .I4(semi_2[5]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[5]_i_3 
       (.I0(fit_err[21]),
        .I1(err_6[21]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[21]),
        .I4(\led[4] ),
        .O(semi_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[5]_i_5 
       (.I0(fit_err[5]),
        .I1(err_6[5]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[5]),
        .I4(\led[4] ),
        .O(semi_2[5]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[6]_i_1 
       (.I0(semi_1[22]),
        .I1(semi_2[22]),
        .I2(sw_reg),
        .I3(semi_1[6]),
        .I4(semi_2[6]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[6]_i_3 
       (.I0(fit_err[22]),
        .I1(err_6[22]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[22]),
        .I4(\led[4] ),
        .O(semi_2[22]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[6]_i_5 
       (.I0(fit_err[6]),
        .I1(err_6[6]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[6]),
        .I4(\led[4] ),
        .O(semi_2[6]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[7]_i_1 
       (.I0(semi_1[23]),
        .I1(semi_2[23]),
        .I2(sw_reg),
        .I3(semi_1[7]),
        .I4(semi_2[7]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[7]_i_3 
       (.I0(fit_err[23]),
        .I1(err_6[23]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[23]),
        .I4(\led[4] ),
        .O(semi_2[23]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[7]_i_5 
       (.I0(fit_err[7]),
        .I1(err_6[7]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[7]),
        .I4(\led[4] ),
        .O(semi_2[7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[8]_i_1 
       (.I0(semi_1[24]),
        .I1(semi_2[24]),
        .I2(sw_reg),
        .I3(semi_1[8]),
        .I4(semi_2[8]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[8]_i_3 
       (.I0(fit_err[24]),
        .I1(err_6[24]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[24]),
        .I4(\led[4] ),
        .O(semi_2[24]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[8]_i_5 
       (.I0(fit_err[8]),
        .I1(err_6[8]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[8]),
        .I4(\led[4] ),
        .O(semi_2[8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \res[9]_i_1 
       (.I0(semi_1[25]),
        .I1(semi_2[25]),
        .I2(sw_reg),
        .I3(semi_1[9]),
        .I4(semi_2[9]),
        .I5(\led_OBUF[7]_inst_i_31_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[9]_i_3 
       (.I0(fit_err[25]),
        .I1(err_6[25]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[25]),
        .I4(\led[4] ),
        .O(semi_2[25]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \res[9]_i_5 
       (.I0(fit_err[9]),
        .I1(err_6[9]),
        .I2(\led_OBUF[5]_inst_i_2_n_0 ),
        .I3(quart_4[9]),
        .I4(\led[4] ),
        .O(semi_2[9]));
endmodule

(* ORIG_REF_NAME = "linecalc_pair" *) 
module linecalc_pair_5
   (\reg_mb_reg[15]_0 ,
    \reg_mb_reg[14]_0 ,
    \reg_mb_reg[13]_0 ,
    \reg_mb_reg[12]_0 ,
    \reg_mb_reg[11]_0 ,
    \reg_mb_reg[10]_0 ,
    \reg_mb_reg[9]_0 ,
    \reg_mb_reg[8]_0 ,
    \reg_mb_reg[7]_0 ,
    \reg_mb_reg[6]_0 ,
    \reg_mb_reg[5]_0 ,
    \reg_mb_reg[4]_0 ,
    \reg_mb_reg[3]_0 ,
    \reg_mb_reg[2]_0 ,
    \reg_mb_reg[1]_0 ,
    \reg_mb_reg[0]_0 ,
    fit_err,
    \reg_mb_reg[0]_1 ,
    CEA2_2,
    DOA,
    clk_IBUF_BUFG,
    CEC,
    sel,
    reg_sum,
    DOB,
    reg_add_reg,
    reg_add_reg_0,
    p_0_in,
    reg_sub_reg,
    B,
    A,
    reg_sub_reg_0);
  output \reg_mb_reg[15]_0 ;
  output \reg_mb_reg[14]_0 ;
  output \reg_mb_reg[13]_0 ;
  output \reg_mb_reg[12]_0 ;
  output \reg_mb_reg[11]_0 ;
  output \reg_mb_reg[10]_0 ;
  output \reg_mb_reg[9]_0 ;
  output \reg_mb_reg[8]_0 ;
  output \reg_mb_reg[7]_0 ;
  output \reg_mb_reg[6]_0 ;
  output \reg_mb_reg[5]_0 ;
  output \reg_mb_reg[4]_0 ;
  output \reg_mb_reg[3]_0 ;
  output \reg_mb_reg[2]_0 ;
  output \reg_mb_reg[1]_0 ;
  output \reg_mb_reg[0]_0 ;
  output [31:0]fit_err;
  input \reg_mb_reg[0]_1 ;
  input CEA2_2;
  input [31:0]DOA;
  input clk_IBUF_BUFG;
  input CEC;
  input sel;
  input reg_sum;
  input [15:0]DOB;
  input [15:0]reg_add_reg;
  input [15:0]reg_add_reg_0;
  input [14:0]p_0_in;
  input [2:0]reg_sub_reg;
  input [9:0]B;
  input [5:0]A;
  input [1:0]reg_sub_reg_0;

  wire [5:0]A;
  wire [9:0]B;
  wire CEA2_2;
  wire CEC;
  wire [31:0]DOA;
  wire [15:0]DOB;
  wire clk_IBUF_BUFG;
  wire [28:0]do_sum;
  wire [31:0]fit_err;
  wire inst_linecalc_1_n_0;
  wire inst_linecalc_1_n_1;
  wire inst_linecalc_1_n_10;
  wire inst_linecalc_1_n_11;
  wire inst_linecalc_1_n_12;
  wire inst_linecalc_1_n_13;
  wire inst_linecalc_1_n_14;
  wire inst_linecalc_1_n_15;
  wire inst_linecalc_1_n_16;
  wire inst_linecalc_1_n_17;
  wire inst_linecalc_1_n_18;
  wire inst_linecalc_1_n_19;
  wire inst_linecalc_1_n_2;
  wire inst_linecalc_1_n_20;
  wire inst_linecalc_1_n_21;
  wire inst_linecalc_1_n_22;
  wire inst_linecalc_1_n_23;
  wire inst_linecalc_1_n_24;
  wire inst_linecalc_1_n_25;
  wire inst_linecalc_1_n_26;
  wire inst_linecalc_1_n_27;
  wire inst_linecalc_1_n_3;
  wire inst_linecalc_1_n_4;
  wire inst_linecalc_1_n_5;
  wire inst_linecalc_1_n_6;
  wire inst_linecalc_1_n_7;
  wire inst_linecalc_1_n_8;
  wire inst_linecalc_1_n_9;
  wire [14:0]p_0_in;
  wire [31:4]reg_abs;
  wire \reg_accum[0]_i_2__5_n_0 ;
  wire \reg_accum[0]_i_3__5_n_0 ;
  wire \reg_accum[0]_i_4__5_n_0 ;
  wire \reg_accum[0]_i_5__5_n_0 ;
  wire \reg_accum[12]_i_2__5_n_0 ;
  wire \reg_accum[12]_i_3__5_n_0 ;
  wire \reg_accum[12]_i_4__5_n_0 ;
  wire \reg_accum[12]_i_5__5_n_0 ;
  wire \reg_accum[16]_i_2__5_n_0 ;
  wire \reg_accum[16]_i_3__5_n_0 ;
  wire \reg_accum[16]_i_4__5_n_0 ;
  wire \reg_accum[16]_i_5__5_n_0 ;
  wire \reg_accum[20]_i_2__5_n_0 ;
  wire \reg_accum[20]_i_3__5_n_0 ;
  wire \reg_accum[20]_i_4__5_n_0 ;
  wire \reg_accum[20]_i_5__5_n_0 ;
  wire \reg_accum[24]_i_2__5_n_0 ;
  wire \reg_accum[24]_i_3__5_n_0 ;
  wire \reg_accum[24]_i_4__5_n_0 ;
  wire \reg_accum[24]_i_5__5_n_0 ;
  wire \reg_accum[28]_i_2__5_n_0 ;
  wire \reg_accum[4]_i_2__5_n_0 ;
  wire \reg_accum[4]_i_3__5_n_0 ;
  wire \reg_accum[4]_i_4__5_n_0 ;
  wire \reg_accum[4]_i_5__5_n_0 ;
  wire \reg_accum[8]_i_2__5_n_0 ;
  wire \reg_accum[8]_i_3__5_n_0 ;
  wire \reg_accum[8]_i_4__5_n_0 ;
  wire \reg_accum[8]_i_5__5_n_0 ;
  wire \reg_accum_reg[0]_i_1__5_n_0 ;
  wire \reg_accum_reg[0]_i_1__5_n_1 ;
  wire \reg_accum_reg[0]_i_1__5_n_2 ;
  wire \reg_accum_reg[0]_i_1__5_n_3 ;
  wire \reg_accum_reg[0]_i_1__5_n_4 ;
  wire \reg_accum_reg[0]_i_1__5_n_5 ;
  wire \reg_accum_reg[0]_i_1__5_n_6 ;
  wire \reg_accum_reg[0]_i_1__5_n_7 ;
  wire \reg_accum_reg[12]_i_1__5_n_0 ;
  wire \reg_accum_reg[12]_i_1__5_n_1 ;
  wire \reg_accum_reg[12]_i_1__5_n_2 ;
  wire \reg_accum_reg[12]_i_1__5_n_3 ;
  wire \reg_accum_reg[12]_i_1__5_n_4 ;
  wire \reg_accum_reg[12]_i_1__5_n_5 ;
  wire \reg_accum_reg[12]_i_1__5_n_6 ;
  wire \reg_accum_reg[12]_i_1__5_n_7 ;
  wire \reg_accum_reg[16]_i_1__5_n_0 ;
  wire \reg_accum_reg[16]_i_1__5_n_1 ;
  wire \reg_accum_reg[16]_i_1__5_n_2 ;
  wire \reg_accum_reg[16]_i_1__5_n_3 ;
  wire \reg_accum_reg[16]_i_1__5_n_4 ;
  wire \reg_accum_reg[16]_i_1__5_n_5 ;
  wire \reg_accum_reg[16]_i_1__5_n_6 ;
  wire \reg_accum_reg[16]_i_1__5_n_7 ;
  wire \reg_accum_reg[20]_i_1__5_n_0 ;
  wire \reg_accum_reg[20]_i_1__5_n_1 ;
  wire \reg_accum_reg[20]_i_1__5_n_2 ;
  wire \reg_accum_reg[20]_i_1__5_n_3 ;
  wire \reg_accum_reg[20]_i_1__5_n_4 ;
  wire \reg_accum_reg[20]_i_1__5_n_5 ;
  wire \reg_accum_reg[20]_i_1__5_n_6 ;
  wire \reg_accum_reg[20]_i_1__5_n_7 ;
  wire \reg_accum_reg[24]_i_1__5_n_0 ;
  wire \reg_accum_reg[24]_i_1__5_n_1 ;
  wire \reg_accum_reg[24]_i_1__5_n_2 ;
  wire \reg_accum_reg[24]_i_1__5_n_3 ;
  wire \reg_accum_reg[24]_i_1__5_n_4 ;
  wire \reg_accum_reg[24]_i_1__5_n_5 ;
  wire \reg_accum_reg[24]_i_1__5_n_6 ;
  wire \reg_accum_reg[24]_i_1__5_n_7 ;
  wire \reg_accum_reg[28]_i_1__5_n_1 ;
  wire \reg_accum_reg[28]_i_1__5_n_2 ;
  wire \reg_accum_reg[28]_i_1__5_n_3 ;
  wire \reg_accum_reg[28]_i_1__5_n_4 ;
  wire \reg_accum_reg[28]_i_1__5_n_5 ;
  wire \reg_accum_reg[28]_i_1__5_n_6 ;
  wire \reg_accum_reg[28]_i_1__5_n_7 ;
  wire \reg_accum_reg[4]_i_1__5_n_0 ;
  wire \reg_accum_reg[4]_i_1__5_n_1 ;
  wire \reg_accum_reg[4]_i_1__5_n_2 ;
  wire \reg_accum_reg[4]_i_1__5_n_3 ;
  wire \reg_accum_reg[4]_i_1__5_n_4 ;
  wire \reg_accum_reg[4]_i_1__5_n_5 ;
  wire \reg_accum_reg[4]_i_1__5_n_6 ;
  wire \reg_accum_reg[4]_i_1__5_n_7 ;
  wire \reg_accum_reg[8]_i_1__5_n_0 ;
  wire \reg_accum_reg[8]_i_1__5_n_1 ;
  wire \reg_accum_reg[8]_i_1__5_n_2 ;
  wire \reg_accum_reg[8]_i_1__5_n_3 ;
  wire \reg_accum_reg[8]_i_1__5_n_4 ;
  wire \reg_accum_reg[8]_i_1__5_n_5 ;
  wire \reg_accum_reg[8]_i_1__5_n_6 ;
  wire \reg_accum_reg[8]_i_1__5_n_7 ;
  wire [15:0]reg_add_reg;
  wire [15:0]reg_add_reg_0;
  wire \reg_mb_reg[0]_0 ;
  wire \reg_mb_reg[0]_1 ;
  wire \reg_mb_reg[10]_0 ;
  wire \reg_mb_reg[11]_0 ;
  wire \reg_mb_reg[12]_0 ;
  wire \reg_mb_reg[13]_0 ;
  wire \reg_mb_reg[14]_0 ;
  wire \reg_mb_reg[15]_0 ;
  wire \reg_mb_reg[1]_0 ;
  wire \reg_mb_reg[2]_0 ;
  wire \reg_mb_reg[3]_0 ;
  wire \reg_mb_reg[4]_0 ;
  wire \reg_mb_reg[5]_0 ;
  wire \reg_mb_reg[6]_0 ;
  wire \reg_mb_reg[7]_0 ;
  wire \reg_mb_reg[8]_0 ;
  wire \reg_mb_reg[9]_0 ;
  wire [2:0]reg_sub_reg;
  wire [1:0]reg_sub_reg_0;
  wire reg_sum;
  wire \reg_sum[11]_i_2_n_0 ;
  wire \reg_sum[11]_i_3_n_0 ;
  wire \reg_sum[11]_i_4_n_0 ;
  wire \reg_sum[11]_i_5_n_0 ;
  wire \reg_sum[15]_i_2_n_0 ;
  wire \reg_sum[15]_i_3_n_0 ;
  wire \reg_sum[15]_i_4_n_0 ;
  wire \reg_sum[15]_i_5_n_0 ;
  wire \reg_sum[19]_i_2_n_0 ;
  wire \reg_sum[19]_i_3_n_0 ;
  wire \reg_sum[19]_i_4_n_0 ;
  wire \reg_sum[19]_i_5_n_0 ;
  wire \reg_sum[23]_i_2_n_0 ;
  wire \reg_sum[23]_i_3_n_0 ;
  wire \reg_sum[23]_i_4_n_0 ;
  wire \reg_sum[23]_i_5_n_0 ;
  wire \reg_sum[27]_i_2_n_0 ;
  wire \reg_sum[27]_i_3_n_0 ;
  wire \reg_sum[27]_i_4_n_0 ;
  wire \reg_sum[27]_i_5_n_0 ;
  wire \reg_sum[3]_i_2_n_0 ;
  wire \reg_sum[3]_i_3_n_0 ;
  wire \reg_sum[3]_i_4_n_0 ;
  wire \reg_sum[3]_i_5_n_0 ;
  wire \reg_sum[7]_i_2_n_0 ;
  wire \reg_sum[7]_i_3_n_0 ;
  wire \reg_sum[7]_i_4_n_0 ;
  wire \reg_sum[7]_i_5_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_1 ;
  wire \reg_sum_reg[11]_i_1_n_2 ;
  wire \reg_sum_reg[11]_i_1_n_3 ;
  wire \reg_sum_reg[15]_i_1_n_0 ;
  wire \reg_sum_reg[15]_i_1_n_1 ;
  wire \reg_sum_reg[15]_i_1_n_2 ;
  wire \reg_sum_reg[15]_i_1_n_3 ;
  wire \reg_sum_reg[19]_i_1_n_0 ;
  wire \reg_sum_reg[19]_i_1_n_1 ;
  wire \reg_sum_reg[19]_i_1_n_2 ;
  wire \reg_sum_reg[19]_i_1_n_3 ;
  wire \reg_sum_reg[23]_i_1_n_0 ;
  wire \reg_sum_reg[23]_i_1_n_1 ;
  wire \reg_sum_reg[23]_i_1_n_2 ;
  wire \reg_sum_reg[23]_i_1_n_3 ;
  wire \reg_sum_reg[27]_i_1_n_0 ;
  wire \reg_sum_reg[27]_i_1_n_1 ;
  wire \reg_sum_reg[27]_i_1_n_2 ;
  wire \reg_sum_reg[27]_i_1_n_3 ;
  wire \reg_sum_reg[3]_i_1_n_0 ;
  wire \reg_sum_reg[3]_i_1_n_1 ;
  wire \reg_sum_reg[3]_i_1_n_2 ;
  wire \reg_sum_reg[3]_i_1_n_3 ;
  wire \reg_sum_reg[7]_i_1_n_0 ;
  wire \reg_sum_reg[7]_i_1_n_1 ;
  wire \reg_sum_reg[7]_i_1_n_2 ;
  wire \reg_sum_reg[7]_i_1_n_3 ;
  wire \reg_sum_reg_n_0_[0] ;
  wire \reg_sum_reg_n_0_[10] ;
  wire \reg_sum_reg_n_0_[11] ;
  wire \reg_sum_reg_n_0_[12] ;
  wire \reg_sum_reg_n_0_[13] ;
  wire \reg_sum_reg_n_0_[14] ;
  wire \reg_sum_reg_n_0_[15] ;
  wire \reg_sum_reg_n_0_[16] ;
  wire \reg_sum_reg_n_0_[17] ;
  wire \reg_sum_reg_n_0_[18] ;
  wire \reg_sum_reg_n_0_[19] ;
  wire \reg_sum_reg_n_0_[1] ;
  wire \reg_sum_reg_n_0_[20] ;
  wire \reg_sum_reg_n_0_[21] ;
  wire \reg_sum_reg_n_0_[22] ;
  wire \reg_sum_reg_n_0_[23] ;
  wire \reg_sum_reg_n_0_[24] ;
  wire \reg_sum_reg_n_0_[25] ;
  wire \reg_sum_reg_n_0_[26] ;
  wire \reg_sum_reg_n_0_[27] ;
  wire \reg_sum_reg_n_0_[28] ;
  wire \reg_sum_reg_n_0_[2] ;
  wire \reg_sum_reg_n_0_[3] ;
  wire \reg_sum_reg_n_0_[4] ;
  wire \reg_sum_reg_n_0_[5] ;
  wire \reg_sum_reg_n_0_[6] ;
  wire \reg_sum_reg_n_0_[7] ;
  wire \reg_sum_reg_n_0_[8] ;
  wire \reg_sum_reg_n_0_[9] ;
  wire sel;
  wire [3:3]\NLW_reg_accum_reg[28]_i_1__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED ;

  linecalc_8 inst_linecalc_1
       (.A({A[5],reg_sub_reg_0,A[4:0]}),
        .B(B),
        .CEA2_2(CEA2_2),
        .CEC(CEC),
        .DOA(DOA[31:16]),
        .Q({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3,inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7,inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11,inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15,inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19,inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23,inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_9 inst_linecalc_2
       (.CEA2_2(CEA2_2),
        .CEC(CEC),
        .DOB(DOB),
        .Q(reg_abs),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in(p_0_in),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sub_reg_0(reg_sub_reg),
        .reg_sum(reg_sum),
        .sel(sel));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_2__5 
       (.I0(\reg_sum_reg_n_0_[3] ),
        .I1(fit_err[3]),
        .O(\reg_accum[0]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_3__5 
       (.I0(\reg_sum_reg_n_0_[2] ),
        .I1(fit_err[2]),
        .O(\reg_accum[0]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_4__5 
       (.I0(\reg_sum_reg_n_0_[1] ),
        .I1(fit_err[1]),
        .O(\reg_accum[0]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_5__5 
       (.I0(\reg_sum_reg_n_0_[0] ),
        .I1(fit_err[0]),
        .O(\reg_accum[0]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_2__5 
       (.I0(\reg_sum_reg_n_0_[15] ),
        .I1(fit_err[15]),
        .O(\reg_accum[12]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_3__5 
       (.I0(\reg_sum_reg_n_0_[14] ),
        .I1(fit_err[14]),
        .O(\reg_accum[12]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_4__5 
       (.I0(\reg_sum_reg_n_0_[13] ),
        .I1(fit_err[13]),
        .O(\reg_accum[12]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_5__5 
       (.I0(\reg_sum_reg_n_0_[12] ),
        .I1(fit_err[12]),
        .O(\reg_accum[12]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_2__5 
       (.I0(\reg_sum_reg_n_0_[19] ),
        .I1(fit_err[19]),
        .O(\reg_accum[16]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_3__5 
       (.I0(\reg_sum_reg_n_0_[18] ),
        .I1(fit_err[18]),
        .O(\reg_accum[16]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_4__5 
       (.I0(\reg_sum_reg_n_0_[17] ),
        .I1(fit_err[17]),
        .O(\reg_accum[16]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_5__5 
       (.I0(\reg_sum_reg_n_0_[16] ),
        .I1(fit_err[16]),
        .O(\reg_accum[16]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_2__5 
       (.I0(\reg_sum_reg_n_0_[23] ),
        .I1(fit_err[23]),
        .O(\reg_accum[20]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_3__5 
       (.I0(\reg_sum_reg_n_0_[22] ),
        .I1(fit_err[22]),
        .O(\reg_accum[20]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_4__5 
       (.I0(\reg_sum_reg_n_0_[21] ),
        .I1(fit_err[21]),
        .O(\reg_accum[20]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_5__5 
       (.I0(\reg_sum_reg_n_0_[20] ),
        .I1(fit_err[20]),
        .O(\reg_accum[20]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_2__5 
       (.I0(\reg_sum_reg_n_0_[27] ),
        .I1(fit_err[27]),
        .O(\reg_accum[24]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_3__5 
       (.I0(\reg_sum_reg_n_0_[26] ),
        .I1(fit_err[26]),
        .O(\reg_accum[24]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_4__5 
       (.I0(\reg_sum_reg_n_0_[25] ),
        .I1(fit_err[25]),
        .O(\reg_accum[24]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_5__5 
       (.I0(\reg_sum_reg_n_0_[24] ),
        .I1(fit_err[24]),
        .O(\reg_accum[24]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[28]_i_2__5 
       (.I0(\reg_sum_reg_n_0_[28] ),
        .I1(fit_err[28]),
        .O(\reg_accum[28]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_2__5 
       (.I0(\reg_sum_reg_n_0_[7] ),
        .I1(fit_err[7]),
        .O(\reg_accum[4]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_3__5 
       (.I0(\reg_sum_reg_n_0_[6] ),
        .I1(fit_err[6]),
        .O(\reg_accum[4]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_4__5 
       (.I0(\reg_sum_reg_n_0_[5] ),
        .I1(fit_err[5]),
        .O(\reg_accum[4]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_5__5 
       (.I0(\reg_sum_reg_n_0_[4] ),
        .I1(fit_err[4]),
        .O(\reg_accum[4]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_2__5 
       (.I0(\reg_sum_reg_n_0_[11] ),
        .I1(fit_err[11]),
        .O(\reg_accum[8]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_3__5 
       (.I0(\reg_sum_reg_n_0_[10] ),
        .I1(fit_err[10]),
        .O(\reg_accum[8]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_4__5 
       (.I0(\reg_sum_reg_n_0_[9] ),
        .I1(fit_err[9]),
        .O(\reg_accum[8]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_5__5 
       (.I0(\reg_sum_reg_n_0_[8] ),
        .I1(fit_err[8]),
        .O(\reg_accum[8]_i_5__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__5_n_7 ),
        .Q(fit_err[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[0]_i_1__5 
       (.CI(1'b0),
        .CO({\reg_accum_reg[0]_i_1__5_n_0 ,\reg_accum_reg[0]_i_1__5_n_1 ,\reg_accum_reg[0]_i_1__5_n_2 ,\reg_accum_reg[0]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[3] ,\reg_sum_reg_n_0_[2] ,\reg_sum_reg_n_0_[1] ,\reg_sum_reg_n_0_[0] }),
        .O({\reg_accum_reg[0]_i_1__5_n_4 ,\reg_accum_reg[0]_i_1__5_n_5 ,\reg_accum_reg[0]_i_1__5_n_6 ,\reg_accum_reg[0]_i_1__5_n_7 }),
        .S({\reg_accum[0]_i_2__5_n_0 ,\reg_accum[0]_i_3__5_n_0 ,\reg_accum[0]_i_4__5_n_0 ,\reg_accum[0]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__5_n_5 ),
        .Q(fit_err[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__5_n_4 ),
        .Q(fit_err[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__5_n_7 ),
        .Q(fit_err[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[12]_i_1__5 
       (.CI(\reg_accum_reg[8]_i_1__5_n_0 ),
        .CO({\reg_accum_reg[12]_i_1__5_n_0 ,\reg_accum_reg[12]_i_1__5_n_1 ,\reg_accum_reg[12]_i_1__5_n_2 ,\reg_accum_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[15] ,\reg_sum_reg_n_0_[14] ,\reg_sum_reg_n_0_[13] ,\reg_sum_reg_n_0_[12] }),
        .O({\reg_accum_reg[12]_i_1__5_n_4 ,\reg_accum_reg[12]_i_1__5_n_5 ,\reg_accum_reg[12]_i_1__5_n_6 ,\reg_accum_reg[12]_i_1__5_n_7 }),
        .S({\reg_accum[12]_i_2__5_n_0 ,\reg_accum[12]_i_3__5_n_0 ,\reg_accum[12]_i_4__5_n_0 ,\reg_accum[12]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__5_n_6 ),
        .Q(fit_err[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__5_n_5 ),
        .Q(fit_err[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__5_n_4 ),
        .Q(fit_err[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__5_n_7 ),
        .Q(fit_err[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[16]_i_1__5 
       (.CI(\reg_accum_reg[12]_i_1__5_n_0 ),
        .CO({\reg_accum_reg[16]_i_1__5_n_0 ,\reg_accum_reg[16]_i_1__5_n_1 ,\reg_accum_reg[16]_i_1__5_n_2 ,\reg_accum_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[19] ,\reg_sum_reg_n_0_[18] ,\reg_sum_reg_n_0_[17] ,\reg_sum_reg_n_0_[16] }),
        .O({\reg_accum_reg[16]_i_1__5_n_4 ,\reg_accum_reg[16]_i_1__5_n_5 ,\reg_accum_reg[16]_i_1__5_n_6 ,\reg_accum_reg[16]_i_1__5_n_7 }),
        .S({\reg_accum[16]_i_2__5_n_0 ,\reg_accum[16]_i_3__5_n_0 ,\reg_accum[16]_i_4__5_n_0 ,\reg_accum[16]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__5_n_6 ),
        .Q(fit_err[17]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__5_n_5 ),
        .Q(fit_err[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__5_n_4 ),
        .Q(fit_err[19]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__5_n_6 ),
        .Q(fit_err[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__5_n_7 ),
        .Q(fit_err[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[20]_i_1__5 
       (.CI(\reg_accum_reg[16]_i_1__5_n_0 ),
        .CO({\reg_accum_reg[20]_i_1__5_n_0 ,\reg_accum_reg[20]_i_1__5_n_1 ,\reg_accum_reg[20]_i_1__5_n_2 ,\reg_accum_reg[20]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[23] ,\reg_sum_reg_n_0_[22] ,\reg_sum_reg_n_0_[21] ,\reg_sum_reg_n_0_[20] }),
        .O({\reg_accum_reg[20]_i_1__5_n_4 ,\reg_accum_reg[20]_i_1__5_n_5 ,\reg_accum_reg[20]_i_1__5_n_6 ,\reg_accum_reg[20]_i_1__5_n_7 }),
        .S({\reg_accum[20]_i_2__5_n_0 ,\reg_accum[20]_i_3__5_n_0 ,\reg_accum[20]_i_4__5_n_0 ,\reg_accum[20]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__5_n_6 ),
        .Q(fit_err[21]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__5_n_5 ),
        .Q(fit_err[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__5_n_4 ),
        .Q(fit_err[23]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__5_n_7 ),
        .Q(fit_err[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[24]_i_1__5 
       (.CI(\reg_accum_reg[20]_i_1__5_n_0 ),
        .CO({\reg_accum_reg[24]_i_1__5_n_0 ,\reg_accum_reg[24]_i_1__5_n_1 ,\reg_accum_reg[24]_i_1__5_n_2 ,\reg_accum_reg[24]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[27] ,\reg_sum_reg_n_0_[26] ,\reg_sum_reg_n_0_[25] ,\reg_sum_reg_n_0_[24] }),
        .O({\reg_accum_reg[24]_i_1__5_n_4 ,\reg_accum_reg[24]_i_1__5_n_5 ,\reg_accum_reg[24]_i_1__5_n_6 ,\reg_accum_reg[24]_i_1__5_n_7 }),
        .S({\reg_accum[24]_i_2__5_n_0 ,\reg_accum[24]_i_3__5_n_0 ,\reg_accum[24]_i_4__5_n_0 ,\reg_accum[24]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__5_n_6 ),
        .Q(fit_err[25]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__5_n_5 ),
        .Q(fit_err[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__5_n_4 ),
        .Q(fit_err[27]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__5_n_7 ),
        .Q(fit_err[28]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[28]_i_1__5 
       (.CI(\reg_accum_reg[24]_i_1__5_n_0 ),
        .CO({\NLW_reg_accum_reg[28]_i_1__5_CO_UNCONNECTED [3],\reg_accum_reg[28]_i_1__5_n_1 ,\reg_accum_reg[28]_i_1__5_n_2 ,\reg_accum_reg[28]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_sum_reg_n_0_[28] }),
        .O({\reg_accum_reg[28]_i_1__5_n_4 ,\reg_accum_reg[28]_i_1__5_n_5 ,\reg_accum_reg[28]_i_1__5_n_6 ,\reg_accum_reg[28]_i_1__5_n_7 }),
        .S({fit_err[31:29],\reg_accum[28]_i_2__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__5_n_6 ),
        .Q(fit_err[29]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__5_n_5 ),
        .Q(fit_err[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__5_n_5 ),
        .Q(fit_err[30]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__5_n_4 ),
        .Q(fit_err[31]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__5_n_4 ),
        .Q(fit_err[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__5_n_7 ),
        .Q(fit_err[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[4]_i_1__5 
       (.CI(\reg_accum_reg[0]_i_1__5_n_0 ),
        .CO({\reg_accum_reg[4]_i_1__5_n_0 ,\reg_accum_reg[4]_i_1__5_n_1 ,\reg_accum_reg[4]_i_1__5_n_2 ,\reg_accum_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[7] ,\reg_sum_reg_n_0_[6] ,\reg_sum_reg_n_0_[5] ,\reg_sum_reg_n_0_[4] }),
        .O({\reg_accum_reg[4]_i_1__5_n_4 ,\reg_accum_reg[4]_i_1__5_n_5 ,\reg_accum_reg[4]_i_1__5_n_6 ,\reg_accum_reg[4]_i_1__5_n_7 }),
        .S({\reg_accum[4]_i_2__5_n_0 ,\reg_accum[4]_i_3__5_n_0 ,\reg_accum[4]_i_4__5_n_0 ,\reg_accum[4]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__5_n_6 ),
        .Q(fit_err[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__5_n_5 ),
        .Q(fit_err[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__5_n_4 ),
        .Q(fit_err[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__5_n_7 ),
        .Q(fit_err[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[8]_i_1__5 
       (.CI(\reg_accum_reg[4]_i_1__5_n_0 ),
        .CO({\reg_accum_reg[8]_i_1__5_n_0 ,\reg_accum_reg[8]_i_1__5_n_1 ,\reg_accum_reg[8]_i_1__5_n_2 ,\reg_accum_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[11] ,\reg_sum_reg_n_0_[10] ,\reg_sum_reg_n_0_[9] ,\reg_sum_reg_n_0_[8] }),
        .O({\reg_accum_reg[8]_i_1__5_n_4 ,\reg_accum_reg[8]_i_1__5_n_5 ,\reg_accum_reg[8]_i_1__5_n_6 ,\reg_accum_reg[8]_i_1__5_n_7 }),
        .S({\reg_accum[8]_i_2__5_n_0 ,\reg_accum[8]_i_3__5_n_0 ,\reg_accum[8]_i_4__5_n_0 ,\reg_accum[8]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__5_n_6 ),
        .Q(fit_err[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[0]),
        .Q(\reg_mb_reg[0]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[10]),
        .Q(\reg_mb_reg[10]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[11]),
        .Q(\reg_mb_reg[11]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[12]),
        .Q(\reg_mb_reg[12]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[13]),
        .Q(\reg_mb_reg[13]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[14]),
        .Q(\reg_mb_reg[14]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[15]),
        .Q(\reg_mb_reg[15]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[1]),
        .Q(\reg_mb_reg[1]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[2]),
        .Q(\reg_mb_reg[2]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[3]),
        .Q(\reg_mb_reg[3]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[4]),
        .Q(\reg_mb_reg[4]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[5]),
        .Q(\reg_mb_reg[5]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[6]),
        .Q(\reg_mb_reg[6]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[7]),
        .Q(\reg_mb_reg[7]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[8]),
        .Q(\reg_mb_reg[8]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOA[9]),
        .Q(\reg_mb_reg[9]_0 ),
        .R(\reg_mb_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_2 
       (.I0(inst_linecalc_1_n_16),
        .I1(reg_abs[15]),
        .O(\reg_sum[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_3 
       (.I0(inst_linecalc_1_n_17),
        .I1(reg_abs[14]),
        .O(\reg_sum[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_4 
       (.I0(inst_linecalc_1_n_18),
        .I1(reg_abs[13]),
        .O(\reg_sum[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_5 
       (.I0(inst_linecalc_1_n_19),
        .I1(reg_abs[12]),
        .O(\reg_sum[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_2 
       (.I0(inst_linecalc_1_n_12),
        .I1(reg_abs[19]),
        .O(\reg_sum[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_3 
       (.I0(inst_linecalc_1_n_13),
        .I1(reg_abs[18]),
        .O(\reg_sum[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_4 
       (.I0(inst_linecalc_1_n_14),
        .I1(reg_abs[17]),
        .O(\reg_sum[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_5 
       (.I0(inst_linecalc_1_n_15),
        .I1(reg_abs[16]),
        .O(\reg_sum[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_2 
       (.I0(inst_linecalc_1_n_8),
        .I1(reg_abs[23]),
        .O(\reg_sum[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_3 
       (.I0(inst_linecalc_1_n_9),
        .I1(reg_abs[22]),
        .O(\reg_sum[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_4 
       (.I0(inst_linecalc_1_n_10),
        .I1(reg_abs[21]),
        .O(\reg_sum[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_5 
       (.I0(inst_linecalc_1_n_11),
        .I1(reg_abs[20]),
        .O(\reg_sum[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_2 
       (.I0(inst_linecalc_1_n_4),
        .I1(reg_abs[27]),
        .O(\reg_sum[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_3 
       (.I0(inst_linecalc_1_n_5),
        .I1(reg_abs[26]),
        .O(\reg_sum[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_4 
       (.I0(inst_linecalc_1_n_6),
        .I1(reg_abs[25]),
        .O(\reg_sum[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_5 
       (.I0(inst_linecalc_1_n_7),
        .I1(reg_abs[24]),
        .O(\reg_sum[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_2 
       (.I0(inst_linecalc_1_n_0),
        .I1(reg_abs[31]),
        .O(\reg_sum[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_3 
       (.I0(inst_linecalc_1_n_1),
        .I1(reg_abs[30]),
        .O(\reg_sum[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_4 
       (.I0(inst_linecalc_1_n_2),
        .I1(reg_abs[29]),
        .O(\reg_sum[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_5 
       (.I0(inst_linecalc_1_n_3),
        .I1(reg_abs[28]),
        .O(\reg_sum[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_2 
       (.I0(inst_linecalc_1_n_24),
        .I1(reg_abs[7]),
        .O(\reg_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_3 
       (.I0(inst_linecalc_1_n_25),
        .I1(reg_abs[6]),
        .O(\reg_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_4 
       (.I0(inst_linecalc_1_n_26),
        .I1(reg_abs[5]),
        .O(\reg_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_5 
       (.I0(inst_linecalc_1_n_27),
        .I1(reg_abs[4]),
        .O(\reg_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_2 
       (.I0(inst_linecalc_1_n_20),
        .I1(reg_abs[11]),
        .O(\reg_sum[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_3 
       (.I0(inst_linecalc_1_n_21),
        .I1(reg_abs[10]),
        .O(\reg_sum[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_4 
       (.I0(inst_linecalc_1_n_22),
        .I1(reg_abs[9]),
        .O(\reg_sum[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_5 
       (.I0(inst_linecalc_1_n_23),
        .I1(reg_abs[8]),
        .O(\reg_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[0]),
        .Q(\reg_sum_reg_n_0_[0] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[10]),
        .Q(\reg_sum_reg_n_0_[10] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[11]),
        .Q(\reg_sum_reg_n_0_[11] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[11]_i_1 
       (.CI(\reg_sum_reg[7]_i_1_n_0 ),
        .CO({\reg_sum_reg[11]_i_1_n_0 ,\reg_sum_reg[11]_i_1_n_1 ,\reg_sum_reg[11]_i_1_n_2 ,\reg_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19}),
        .O(do_sum[11:8]),
        .S({\reg_sum[11]_i_2_n_0 ,\reg_sum[11]_i_3_n_0 ,\reg_sum[11]_i_4_n_0 ,\reg_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[12]),
        .Q(\reg_sum_reg_n_0_[12] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[13]),
        .Q(\reg_sum_reg_n_0_[13] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[14]),
        .Q(\reg_sum_reg_n_0_[14] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[15]),
        .Q(\reg_sum_reg_n_0_[15] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[15]_i_1 
       (.CI(\reg_sum_reg[11]_i_1_n_0 ),
        .CO({\reg_sum_reg[15]_i_1_n_0 ,\reg_sum_reg[15]_i_1_n_1 ,\reg_sum_reg[15]_i_1_n_2 ,\reg_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15}),
        .O(do_sum[15:12]),
        .S({\reg_sum[15]_i_2_n_0 ,\reg_sum[15]_i_3_n_0 ,\reg_sum[15]_i_4_n_0 ,\reg_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[16]),
        .Q(\reg_sum_reg_n_0_[16] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[17]),
        .Q(\reg_sum_reg_n_0_[17] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[18]),
        .Q(\reg_sum_reg_n_0_[18] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[19]),
        .Q(\reg_sum_reg_n_0_[19] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[19]_i_1 
       (.CI(\reg_sum_reg[15]_i_1_n_0 ),
        .CO({\reg_sum_reg[19]_i_1_n_0 ,\reg_sum_reg[19]_i_1_n_1 ,\reg_sum_reg[19]_i_1_n_2 ,\reg_sum_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11}),
        .O(do_sum[19:16]),
        .S({\reg_sum[19]_i_2_n_0 ,\reg_sum[19]_i_3_n_0 ,\reg_sum[19]_i_4_n_0 ,\reg_sum[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[1]),
        .Q(\reg_sum_reg_n_0_[1] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[20]),
        .Q(\reg_sum_reg_n_0_[20] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[21]),
        .Q(\reg_sum_reg_n_0_[21] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[22]),
        .Q(\reg_sum_reg_n_0_[22] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[23]),
        .Q(\reg_sum_reg_n_0_[23] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[23]_i_1 
       (.CI(\reg_sum_reg[19]_i_1_n_0 ),
        .CO({\reg_sum_reg[23]_i_1_n_0 ,\reg_sum_reg[23]_i_1_n_1 ,\reg_sum_reg[23]_i_1_n_2 ,\reg_sum_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7}),
        .O(do_sum[23:20]),
        .S({\reg_sum[23]_i_2_n_0 ,\reg_sum[23]_i_3_n_0 ,\reg_sum[23]_i_4_n_0 ,\reg_sum[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[24]),
        .Q(\reg_sum_reg_n_0_[24] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[25]),
        .Q(\reg_sum_reg_n_0_[25] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[26]),
        .Q(\reg_sum_reg_n_0_[26] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[27]),
        .Q(\reg_sum_reg_n_0_[27] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[27]_i_1 
       (.CI(\reg_sum_reg[23]_i_1_n_0 ),
        .CO({\reg_sum_reg[27]_i_1_n_0 ,\reg_sum_reg[27]_i_1_n_1 ,\reg_sum_reg[27]_i_1_n_2 ,\reg_sum_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3}),
        .O(do_sum[27:24]),
        .S({\reg_sum[27]_i_2_n_0 ,\reg_sum[27]_i_3_n_0 ,\reg_sum[27]_i_4_n_0 ,\reg_sum[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[28]),
        .Q(\reg_sum_reg_n_0_[28] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[28]_i_1 
       (.CI(\reg_sum_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED [3:1],do_sum[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[2]),
        .Q(\reg_sum_reg_n_0_[2] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[3]),
        .Q(\reg_sum_reg_n_0_[3] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_sum_reg[3]_i_1_n_0 ,\reg_sum_reg[3]_i_1_n_1 ,\reg_sum_reg[3]_i_1_n_2 ,\reg_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .O(do_sum[3:0]),
        .S({\reg_sum[3]_i_2_n_0 ,\reg_sum[3]_i_3_n_0 ,\reg_sum[3]_i_4_n_0 ,\reg_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[4]),
        .Q(\reg_sum_reg_n_0_[4] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[5]),
        .Q(\reg_sum_reg_n_0_[5] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[6]),
        .Q(\reg_sum_reg_n_0_[6] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[7]),
        .Q(\reg_sum_reg_n_0_[7] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[7]_i_1 
       (.CI(\reg_sum_reg[3]_i_1_n_0 ),
        .CO({\reg_sum_reg[7]_i_1_n_0 ,\reg_sum_reg[7]_i_1_n_1 ,\reg_sum_reg[7]_i_1_n_2 ,\reg_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23}),
        .O(do_sum[7:4]),
        .S({\reg_sum[7]_i_2_n_0 ,\reg_sum[7]_i_3_n_0 ,\reg_sum[7]_i_4_n_0 ,\reg_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[8]),
        .Q(\reg_sum_reg_n_0_[8] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[9]),
        .Q(\reg_sum_reg_n_0_[9] ),
        .R(reg_sum));
endmodule

(* ORIG_REF_NAME = "linecalc_pair" *) 
module linecalc_pair_6
   (fit_err,
    CO,
    quart_4,
    led_OBUF,
    \reg_accum_reg[30]_0 ,
    \reg_mb_reg[15]_0 ,
    \reg_mb_reg[14]_0 ,
    \reg_mb_reg[13]_0 ,
    \reg_mb_reg[12]_0 ,
    \reg_mb_reg[11]_0 ,
    \reg_mb_reg[10]_0 ,
    \reg_mb_reg[9]_0 ,
    \reg_mb_reg[8]_0 ,
    \reg_mb_reg[7]_0 ,
    \reg_mb_reg[6]_0 ,
    \reg_mb_reg[5]_0 ,
    \reg_mb_reg[4]_0 ,
    \reg_mb_reg[3]_0 ,
    \reg_mb_reg[2]_0 ,
    \reg_mb_reg[1]_0 ,
    \reg_mb_reg[0]_0 ,
    \res[15]_i_3 ,
    quart_3,
    \led[6] ,
    S,
    \led_OBUF[7]_inst_i_14_0 ,
    \led_OBUF[7]_inst_i_3_0 ,
    \led_OBUF[5]_inst_i_1 ,
    \reg_mb_reg[15]_1 ,
    CEA2_2,
    DOB,
    clk_IBUF_BUFG,
    CEC,
    sel,
    reg_sum,
    reg_add_reg,
    reg_add_reg_0,
    p_0_in,
    A,
    DOA,
    B,
    reg_sub_reg);
  output [15:0]fit_err;
  output [0:0]CO;
  output [31:0]quart_4;
  output [1:0]led_OBUF;
  output [0:0]\reg_accum_reg[30]_0 ;
  output \reg_mb_reg[15]_0 ;
  output \reg_mb_reg[14]_0 ;
  output \reg_mb_reg[13]_0 ;
  output \reg_mb_reg[12]_0 ;
  output \reg_mb_reg[11]_0 ;
  output \reg_mb_reg[10]_0 ;
  output \reg_mb_reg[9]_0 ;
  output \reg_mb_reg[8]_0 ;
  output \reg_mb_reg[7]_0 ;
  output \reg_mb_reg[6]_0 ;
  output \reg_mb_reg[5]_0 ;
  output \reg_mb_reg[4]_0 ;
  output \reg_mb_reg[3]_0 ;
  output \reg_mb_reg[2]_0 ;
  output \reg_mb_reg[1]_0 ;
  output \reg_mb_reg[0]_0 ;
  input [31:0]\res[15]_i_3 ;
  input [31:0]quart_3;
  input [0:0]\led[6] ;
  input [3:0]S;
  input [3:0]\led_OBUF[7]_inst_i_14_0 ;
  input [3:0]\led_OBUF[7]_inst_i_3_0 ;
  input [3:0]\led_OBUF[5]_inst_i_1 ;
  input \reg_mb_reg[15]_1 ;
  input CEA2_2;
  input [31:0]DOB;
  input clk_IBUF_BUFG;
  input CEC;
  input sel;
  input reg_sum;
  input [15:0]reg_add_reg;
  input [15:0]reg_add_reg_0;
  input [14:0]p_0_in;
  input [2:0]A;
  input [15:0]DOA;
  input [9:0]B;
  input [7:0]reg_sub_reg;

  wire [2:0]A;
  wire [9:0]B;
  wire CEA2_2;
  wire CEC;
  wire [0:0]CO;
  wire [15:0]DOA;
  wire [31:0]DOB;
  wire [3:0]S;
  wire clk_IBUF_BUFG;
  wire [28:0]do_sum;
  wire [30:0]err_8;
  wire [15:0]fit_err;
  wire inst_linecalc_1_n_0;
  wire inst_linecalc_1_n_1;
  wire inst_linecalc_1_n_10;
  wire inst_linecalc_1_n_11;
  wire inst_linecalc_1_n_12;
  wire inst_linecalc_1_n_13;
  wire inst_linecalc_1_n_14;
  wire inst_linecalc_1_n_15;
  wire inst_linecalc_1_n_16;
  wire inst_linecalc_1_n_17;
  wire inst_linecalc_1_n_18;
  wire inst_linecalc_1_n_19;
  wire inst_linecalc_1_n_2;
  wire inst_linecalc_1_n_20;
  wire inst_linecalc_1_n_21;
  wire inst_linecalc_1_n_22;
  wire inst_linecalc_1_n_23;
  wire inst_linecalc_1_n_24;
  wire inst_linecalc_1_n_25;
  wire inst_linecalc_1_n_26;
  wire inst_linecalc_1_n_27;
  wire inst_linecalc_1_n_3;
  wire inst_linecalc_1_n_4;
  wire inst_linecalc_1_n_5;
  wire inst_linecalc_1_n_6;
  wire inst_linecalc_1_n_7;
  wire inst_linecalc_1_n_8;
  wire inst_linecalc_1_n_9;
  wire [0:0]\led[6] ;
  wire [1:0]led_OBUF;
  wire [3:0]\led_OBUF[5]_inst_i_1 ;
  wire \led_OBUF[7]_inst_i_10_n_0 ;
  wire \led_OBUF[7]_inst_i_110_n_0 ;
  wire \led_OBUF[7]_inst_i_111_n_0 ;
  wire \led_OBUF[7]_inst_i_112_n_0 ;
  wire \led_OBUF[7]_inst_i_113_n_0 ;
  wire \led_OBUF[7]_inst_i_114_n_0 ;
  wire \led_OBUF[7]_inst_i_115_n_0 ;
  wire \led_OBUF[7]_inst_i_116_n_0 ;
  wire \led_OBUF[7]_inst_i_117_n_0 ;
  wire \led_OBUF[7]_inst_i_118_n_0 ;
  wire \led_OBUF[7]_inst_i_119_n_0 ;
  wire \led_OBUF[7]_inst_i_11_n_0 ;
  wire \led_OBUF[7]_inst_i_120_n_0 ;
  wire \led_OBUF[7]_inst_i_121_n_0 ;
  wire \led_OBUF[7]_inst_i_12_n_0 ;
  wire \led_OBUF[7]_inst_i_13_n_0 ;
  wire [3:0]\led_OBUF[7]_inst_i_14_0 ;
  wire \led_OBUF[7]_inst_i_14_n_0 ;
  wire \led_OBUF[7]_inst_i_14_n_1 ;
  wire \led_OBUF[7]_inst_i_14_n_2 ;
  wire \led_OBUF[7]_inst_i_14_n_3 ;
  wire \led_OBUF[7]_inst_i_15_n_0 ;
  wire \led_OBUF[7]_inst_i_16_n_0 ;
  wire \led_OBUF[7]_inst_i_17_n_0 ;
  wire \led_OBUF[7]_inst_i_18_n_0 ;
  wire \led_OBUF[7]_inst_i_2_n_1 ;
  wire \led_OBUF[7]_inst_i_2_n_2 ;
  wire \led_OBUF[7]_inst_i_2_n_3 ;
  wire \led_OBUF[7]_inst_i_32_n_0 ;
  wire \led_OBUF[7]_inst_i_32_n_1 ;
  wire \led_OBUF[7]_inst_i_32_n_2 ;
  wire \led_OBUF[7]_inst_i_32_n_3 ;
  wire \led_OBUF[7]_inst_i_33_n_0 ;
  wire \led_OBUF[7]_inst_i_34_n_0 ;
  wire \led_OBUF[7]_inst_i_35_n_0 ;
  wire \led_OBUF[7]_inst_i_36_n_0 ;
  wire \led_OBUF[7]_inst_i_37_n_0 ;
  wire \led_OBUF[7]_inst_i_38_n_0 ;
  wire \led_OBUF[7]_inst_i_39_n_0 ;
  wire [3:0]\led_OBUF[7]_inst_i_3_0 ;
  wire \led_OBUF[7]_inst_i_3_n_1 ;
  wire \led_OBUF[7]_inst_i_3_n_2 ;
  wire \led_OBUF[7]_inst_i_3_n_3 ;
  wire \led_OBUF[7]_inst_i_40_n_0 ;
  wire \led_OBUF[7]_inst_i_41_n_0 ;
  wire \led_OBUF[7]_inst_i_41_n_1 ;
  wire \led_OBUF[7]_inst_i_41_n_2 ;
  wire \led_OBUF[7]_inst_i_41_n_3 ;
  wire \led_OBUF[7]_inst_i_42_n_0 ;
  wire \led_OBUF[7]_inst_i_43_n_0 ;
  wire \led_OBUF[7]_inst_i_44_n_0 ;
  wire \led_OBUF[7]_inst_i_45_n_0 ;
  wire \led_OBUF[7]_inst_i_5_n_0 ;
  wire \led_OBUF[7]_inst_i_5_n_1 ;
  wire \led_OBUF[7]_inst_i_5_n_2 ;
  wire \led_OBUF[7]_inst_i_5_n_3 ;
  wire \led_OBUF[7]_inst_i_6_n_0 ;
  wire \led_OBUF[7]_inst_i_71_n_0 ;
  wire \led_OBUF[7]_inst_i_71_n_1 ;
  wire \led_OBUF[7]_inst_i_71_n_2 ;
  wire \led_OBUF[7]_inst_i_71_n_3 ;
  wire \led_OBUF[7]_inst_i_72_n_0 ;
  wire \led_OBUF[7]_inst_i_73_n_0 ;
  wire \led_OBUF[7]_inst_i_74_n_0 ;
  wire \led_OBUF[7]_inst_i_75_n_0 ;
  wire \led_OBUF[7]_inst_i_76_n_0 ;
  wire \led_OBUF[7]_inst_i_77_n_0 ;
  wire \led_OBUF[7]_inst_i_78_n_0 ;
  wire \led_OBUF[7]_inst_i_79_n_0 ;
  wire \led_OBUF[7]_inst_i_7_n_0 ;
  wire \led_OBUF[7]_inst_i_80_n_0 ;
  wire \led_OBUF[7]_inst_i_80_n_1 ;
  wire \led_OBUF[7]_inst_i_80_n_2 ;
  wire \led_OBUF[7]_inst_i_80_n_3 ;
  wire \led_OBUF[7]_inst_i_81_n_0 ;
  wire \led_OBUF[7]_inst_i_82_n_0 ;
  wire \led_OBUF[7]_inst_i_83_n_0 ;
  wire \led_OBUF[7]_inst_i_84_n_0 ;
  wire \led_OBUF[7]_inst_i_8_n_0 ;
  wire \led_OBUF[7]_inst_i_9_n_0 ;
  wire [14:0]p_0_in;
  wire [31:0]quart_3;
  wire [31:0]quart_4;
  wire [31:4]reg_abs;
  wire \reg_accum[0]_i_2__6_n_0 ;
  wire \reg_accum[0]_i_3__6_n_0 ;
  wire \reg_accum[0]_i_4__6_n_0 ;
  wire \reg_accum[0]_i_5__6_n_0 ;
  wire \reg_accum[12]_i_2__6_n_0 ;
  wire \reg_accum[12]_i_3__6_n_0 ;
  wire \reg_accum[12]_i_4__6_n_0 ;
  wire \reg_accum[12]_i_5__6_n_0 ;
  wire \reg_accum[16]_i_2__6_n_0 ;
  wire \reg_accum[16]_i_3__6_n_0 ;
  wire \reg_accum[16]_i_4__6_n_0 ;
  wire \reg_accum[16]_i_5__6_n_0 ;
  wire \reg_accum[20]_i_2__6_n_0 ;
  wire \reg_accum[20]_i_3__6_n_0 ;
  wire \reg_accum[20]_i_4__6_n_0 ;
  wire \reg_accum[20]_i_5__6_n_0 ;
  wire \reg_accum[24]_i_2__6_n_0 ;
  wire \reg_accum[24]_i_3__6_n_0 ;
  wire \reg_accum[24]_i_4__6_n_0 ;
  wire \reg_accum[24]_i_5__6_n_0 ;
  wire \reg_accum[28]_i_2__6_n_0 ;
  wire \reg_accum[4]_i_2__6_n_0 ;
  wire \reg_accum[4]_i_3__6_n_0 ;
  wire \reg_accum[4]_i_4__6_n_0 ;
  wire \reg_accum[4]_i_5__6_n_0 ;
  wire \reg_accum[8]_i_2__6_n_0 ;
  wire \reg_accum[8]_i_3__6_n_0 ;
  wire \reg_accum[8]_i_4__6_n_0 ;
  wire \reg_accum[8]_i_5__6_n_0 ;
  wire \reg_accum_reg[0]_i_1__6_n_0 ;
  wire \reg_accum_reg[0]_i_1__6_n_1 ;
  wire \reg_accum_reg[0]_i_1__6_n_2 ;
  wire \reg_accum_reg[0]_i_1__6_n_3 ;
  wire \reg_accum_reg[0]_i_1__6_n_4 ;
  wire \reg_accum_reg[0]_i_1__6_n_5 ;
  wire \reg_accum_reg[0]_i_1__6_n_6 ;
  wire \reg_accum_reg[0]_i_1__6_n_7 ;
  wire \reg_accum_reg[12]_i_1__6_n_0 ;
  wire \reg_accum_reg[12]_i_1__6_n_1 ;
  wire \reg_accum_reg[12]_i_1__6_n_2 ;
  wire \reg_accum_reg[12]_i_1__6_n_3 ;
  wire \reg_accum_reg[12]_i_1__6_n_4 ;
  wire \reg_accum_reg[12]_i_1__6_n_5 ;
  wire \reg_accum_reg[12]_i_1__6_n_6 ;
  wire \reg_accum_reg[12]_i_1__6_n_7 ;
  wire \reg_accum_reg[16]_i_1__6_n_0 ;
  wire \reg_accum_reg[16]_i_1__6_n_1 ;
  wire \reg_accum_reg[16]_i_1__6_n_2 ;
  wire \reg_accum_reg[16]_i_1__6_n_3 ;
  wire \reg_accum_reg[16]_i_1__6_n_4 ;
  wire \reg_accum_reg[16]_i_1__6_n_5 ;
  wire \reg_accum_reg[16]_i_1__6_n_6 ;
  wire \reg_accum_reg[16]_i_1__6_n_7 ;
  wire \reg_accum_reg[20]_i_1__6_n_0 ;
  wire \reg_accum_reg[20]_i_1__6_n_1 ;
  wire \reg_accum_reg[20]_i_1__6_n_2 ;
  wire \reg_accum_reg[20]_i_1__6_n_3 ;
  wire \reg_accum_reg[20]_i_1__6_n_4 ;
  wire \reg_accum_reg[20]_i_1__6_n_5 ;
  wire \reg_accum_reg[20]_i_1__6_n_6 ;
  wire \reg_accum_reg[20]_i_1__6_n_7 ;
  wire \reg_accum_reg[24]_i_1__6_n_0 ;
  wire \reg_accum_reg[24]_i_1__6_n_1 ;
  wire \reg_accum_reg[24]_i_1__6_n_2 ;
  wire \reg_accum_reg[24]_i_1__6_n_3 ;
  wire \reg_accum_reg[24]_i_1__6_n_4 ;
  wire \reg_accum_reg[24]_i_1__6_n_5 ;
  wire \reg_accum_reg[24]_i_1__6_n_6 ;
  wire \reg_accum_reg[24]_i_1__6_n_7 ;
  wire \reg_accum_reg[28]_i_1__6_n_1 ;
  wire \reg_accum_reg[28]_i_1__6_n_2 ;
  wire \reg_accum_reg[28]_i_1__6_n_3 ;
  wire \reg_accum_reg[28]_i_1__6_n_4 ;
  wire \reg_accum_reg[28]_i_1__6_n_5 ;
  wire \reg_accum_reg[28]_i_1__6_n_6 ;
  wire \reg_accum_reg[28]_i_1__6_n_7 ;
  wire [0:0]\reg_accum_reg[30]_0 ;
  wire \reg_accum_reg[4]_i_1__6_n_0 ;
  wire \reg_accum_reg[4]_i_1__6_n_1 ;
  wire \reg_accum_reg[4]_i_1__6_n_2 ;
  wire \reg_accum_reg[4]_i_1__6_n_3 ;
  wire \reg_accum_reg[4]_i_1__6_n_4 ;
  wire \reg_accum_reg[4]_i_1__6_n_5 ;
  wire \reg_accum_reg[4]_i_1__6_n_6 ;
  wire \reg_accum_reg[4]_i_1__6_n_7 ;
  wire \reg_accum_reg[8]_i_1__6_n_0 ;
  wire \reg_accum_reg[8]_i_1__6_n_1 ;
  wire \reg_accum_reg[8]_i_1__6_n_2 ;
  wire \reg_accum_reg[8]_i_1__6_n_3 ;
  wire \reg_accum_reg[8]_i_1__6_n_4 ;
  wire \reg_accum_reg[8]_i_1__6_n_5 ;
  wire \reg_accum_reg[8]_i_1__6_n_6 ;
  wire \reg_accum_reg[8]_i_1__6_n_7 ;
  wire [15:0]reg_add_reg;
  wire [15:0]reg_add_reg_0;
  wire \reg_mb_reg[0]_0 ;
  wire \reg_mb_reg[10]_0 ;
  wire \reg_mb_reg[11]_0 ;
  wire \reg_mb_reg[12]_0 ;
  wire \reg_mb_reg[13]_0 ;
  wire \reg_mb_reg[14]_0 ;
  wire \reg_mb_reg[15]_0 ;
  wire \reg_mb_reg[15]_1 ;
  wire \reg_mb_reg[1]_0 ;
  wire \reg_mb_reg[2]_0 ;
  wire \reg_mb_reg[3]_0 ;
  wire \reg_mb_reg[4]_0 ;
  wire \reg_mb_reg[5]_0 ;
  wire \reg_mb_reg[6]_0 ;
  wire \reg_mb_reg[7]_0 ;
  wire \reg_mb_reg[8]_0 ;
  wire \reg_mb_reg[9]_0 ;
  wire [7:0]reg_sub_reg;
  wire reg_sum;
  wire \reg_sum[11]_i_2_n_0 ;
  wire \reg_sum[11]_i_3_n_0 ;
  wire \reg_sum[11]_i_4_n_0 ;
  wire \reg_sum[11]_i_5_n_0 ;
  wire \reg_sum[15]_i_2_n_0 ;
  wire \reg_sum[15]_i_3_n_0 ;
  wire \reg_sum[15]_i_4_n_0 ;
  wire \reg_sum[15]_i_5_n_0 ;
  wire \reg_sum[19]_i_2_n_0 ;
  wire \reg_sum[19]_i_3_n_0 ;
  wire \reg_sum[19]_i_4_n_0 ;
  wire \reg_sum[19]_i_5_n_0 ;
  wire \reg_sum[23]_i_2_n_0 ;
  wire \reg_sum[23]_i_3_n_0 ;
  wire \reg_sum[23]_i_4_n_0 ;
  wire \reg_sum[23]_i_5_n_0 ;
  wire \reg_sum[27]_i_2_n_0 ;
  wire \reg_sum[27]_i_3_n_0 ;
  wire \reg_sum[27]_i_4_n_0 ;
  wire \reg_sum[27]_i_5_n_0 ;
  wire \reg_sum[3]_i_2_n_0 ;
  wire \reg_sum[3]_i_3_n_0 ;
  wire \reg_sum[3]_i_4_n_0 ;
  wire \reg_sum[3]_i_5_n_0 ;
  wire \reg_sum[7]_i_2_n_0 ;
  wire \reg_sum[7]_i_3_n_0 ;
  wire \reg_sum[7]_i_4_n_0 ;
  wire \reg_sum[7]_i_5_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_0 ;
  wire \reg_sum_reg[11]_i_1_n_1 ;
  wire \reg_sum_reg[11]_i_1_n_2 ;
  wire \reg_sum_reg[11]_i_1_n_3 ;
  wire \reg_sum_reg[15]_i_1_n_0 ;
  wire \reg_sum_reg[15]_i_1_n_1 ;
  wire \reg_sum_reg[15]_i_1_n_2 ;
  wire \reg_sum_reg[15]_i_1_n_3 ;
  wire \reg_sum_reg[19]_i_1_n_0 ;
  wire \reg_sum_reg[19]_i_1_n_1 ;
  wire \reg_sum_reg[19]_i_1_n_2 ;
  wire \reg_sum_reg[19]_i_1_n_3 ;
  wire \reg_sum_reg[23]_i_1_n_0 ;
  wire \reg_sum_reg[23]_i_1_n_1 ;
  wire \reg_sum_reg[23]_i_1_n_2 ;
  wire \reg_sum_reg[23]_i_1_n_3 ;
  wire \reg_sum_reg[27]_i_1_n_0 ;
  wire \reg_sum_reg[27]_i_1_n_1 ;
  wire \reg_sum_reg[27]_i_1_n_2 ;
  wire \reg_sum_reg[27]_i_1_n_3 ;
  wire \reg_sum_reg[3]_i_1_n_0 ;
  wire \reg_sum_reg[3]_i_1_n_1 ;
  wire \reg_sum_reg[3]_i_1_n_2 ;
  wire \reg_sum_reg[3]_i_1_n_3 ;
  wire \reg_sum_reg[7]_i_1_n_0 ;
  wire \reg_sum_reg[7]_i_1_n_1 ;
  wire \reg_sum_reg[7]_i_1_n_2 ;
  wire \reg_sum_reg[7]_i_1_n_3 ;
  wire \reg_sum_reg_n_0_[0] ;
  wire \reg_sum_reg_n_0_[10] ;
  wire \reg_sum_reg_n_0_[11] ;
  wire \reg_sum_reg_n_0_[12] ;
  wire \reg_sum_reg_n_0_[13] ;
  wire \reg_sum_reg_n_0_[14] ;
  wire \reg_sum_reg_n_0_[15] ;
  wire \reg_sum_reg_n_0_[16] ;
  wire \reg_sum_reg_n_0_[17] ;
  wire \reg_sum_reg_n_0_[18] ;
  wire \reg_sum_reg_n_0_[19] ;
  wire \reg_sum_reg_n_0_[1] ;
  wire \reg_sum_reg_n_0_[20] ;
  wire \reg_sum_reg_n_0_[21] ;
  wire \reg_sum_reg_n_0_[22] ;
  wire \reg_sum_reg_n_0_[23] ;
  wire \reg_sum_reg_n_0_[24] ;
  wire \reg_sum_reg_n_0_[25] ;
  wire \reg_sum_reg_n_0_[26] ;
  wire \reg_sum_reg_n_0_[27] ;
  wire \reg_sum_reg_n_0_[28] ;
  wire \reg_sum_reg_n_0_[2] ;
  wire \reg_sum_reg_n_0_[3] ;
  wire \reg_sum_reg_n_0_[4] ;
  wire \reg_sum_reg_n_0_[5] ;
  wire \reg_sum_reg_n_0_[6] ;
  wire \reg_sum_reg_n_0_[7] ;
  wire \reg_sum_reg_n_0_[8] ;
  wire \reg_sum_reg_n_0_[9] ;
  wire [31:0]\res[15]_i_3 ;
  wire sel;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_71_O_UNCONNECTED ;
  wire [3:0]\NLW_led_OBUF[7]_inst_i_80_O_UNCONNECTED ;
  wire [3:3]\NLW_reg_accum_reg[28]_i_1__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED ;

  linecalc inst_linecalc_1
       (.B(B),
        .CEA2_2(CEA2_2),
        .CEC(CEC),
        .DOA(DOA),
        .Q({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3,inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7,inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11,inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15,inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19,inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23,inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sub_reg_0(reg_sub_reg),
        .reg_sum(reg_sum),
        .sel(sel));
  linecalc_7 inst_linecalc_2
       (.A(A),
        .CEA2_2(CEA2_2),
        .CEC(CEC),
        .DOB(DOB[31:16]),
        .Q(reg_abs),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in(p_0_in),
        .reg_add_reg_0(reg_add_reg),
        .reg_add_reg_1(reg_add_reg_0),
        .reg_sum(reg_sum),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \led_OBUF[6]_inst_i_1 
       (.I0(\reg_accum_reg[30]_0 ),
        .I1(CO),
        .I2(\led[6] ),
        .O(led_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \led_OBUF[7]_inst_i_1 
       (.I0(CO),
        .I1(\reg_accum_reg[30]_0 ),
        .I2(\led[6] ),
        .O(led_OBUF[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_10 
       (.I0(err_8[30]),
        .I1(\res[15]_i_3 [30]),
        .I2(fit_err[15]),
        .I3(\res[15]_i_3 [31]),
        .O(\led_OBUF[7]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_11 
       (.I0(err_8[28]),
        .I1(\res[15]_i_3 [28]),
        .I2(fit_err[14]),
        .I3(\res[15]_i_3 [29]),
        .O(\led_OBUF[7]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_110 
       (.I0(err_8[6]),
        .I1(\res[15]_i_3 [6]),
        .I2(\res[15]_i_3 [7]),
        .I3(fit_err[3]),
        .O(\led_OBUF[7]_inst_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_111 
       (.I0(err_8[4]),
        .I1(\res[15]_i_3 [4]),
        .I2(\res[15]_i_3 [5]),
        .I3(fit_err[2]),
        .O(\led_OBUF[7]_inst_i_111_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_112 
       (.I0(err_8[2]),
        .I1(\res[15]_i_3 [2]),
        .I2(\res[15]_i_3 [3]),
        .I3(fit_err[1]),
        .O(\led_OBUF[7]_inst_i_112_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_113 
       (.I0(err_8[0]),
        .I1(\res[15]_i_3 [0]),
        .I2(\res[15]_i_3 [1]),
        .I3(fit_err[0]),
        .O(\led_OBUF[7]_inst_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_114 
       (.I0(err_8[6]),
        .I1(\res[15]_i_3 [6]),
        .I2(fit_err[3]),
        .I3(\res[15]_i_3 [7]),
        .O(\led_OBUF[7]_inst_i_114_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_115 
       (.I0(err_8[4]),
        .I1(\res[15]_i_3 [4]),
        .I2(fit_err[2]),
        .I3(\res[15]_i_3 [5]),
        .O(\led_OBUF[7]_inst_i_115_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_116 
       (.I0(err_8[2]),
        .I1(\res[15]_i_3 [2]),
        .I2(fit_err[1]),
        .I3(\res[15]_i_3 [3]),
        .O(\led_OBUF[7]_inst_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_117 
       (.I0(err_8[0]),
        .I1(\res[15]_i_3 [0]),
        .I2(fit_err[0]),
        .I3(\res[15]_i_3 [1]),
        .O(\led_OBUF[7]_inst_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_118 
       (.I0(CO),
        .I1(err_8[6]),
        .I2(\res[15]_i_3 [6]),
        .I3(quart_3[6]),
        .I4(quart_3[7]),
        .I5(quart_4[7]),
        .O(\led_OBUF[7]_inst_i_118_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_119 
       (.I0(CO),
        .I1(err_8[4]),
        .I2(\res[15]_i_3 [4]),
        .I3(quart_3[4]),
        .I4(quart_3[5]),
        .I5(quart_4[5]),
        .O(\led_OBUF[7]_inst_i_119_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_12 
       (.I0(err_8[26]),
        .I1(\res[15]_i_3 [26]),
        .I2(fit_err[13]),
        .I3(\res[15]_i_3 [27]),
        .O(\led_OBUF[7]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_120 
       (.I0(CO),
        .I1(err_8[2]),
        .I2(\res[15]_i_3 [2]),
        .I3(quart_3[2]),
        .I4(quart_3[3]),
        .I5(quart_4[3]),
        .O(\led_OBUF[7]_inst_i_120_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_121 
       (.I0(CO),
        .I1(err_8[0]),
        .I2(\res[15]_i_3 [0]),
        .I3(quart_3[0]),
        .I4(quart_3[1]),
        .I5(quart_4[1]),
        .O(\led_OBUF[7]_inst_i_121_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_13 
       (.I0(err_8[24]),
        .I1(\res[15]_i_3 [24]),
        .I2(fit_err[12]),
        .I3(\res[15]_i_3 [25]),
        .O(\led_OBUF[7]_inst_i_13_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_14 
       (.CI(\led_OBUF[7]_inst_i_41_n_0 ),
        .CO({\led_OBUF[7]_inst_i_14_n_0 ,\led_OBUF[7]_inst_i_14_n_1 ,\led_OBUF[7]_inst_i_14_n_2 ,\led_OBUF[7]_inst_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_42_n_0 ,\led_OBUF[7]_inst_i_43_n_0 ,\led_OBUF[7]_inst_i_44_n_0 ,\led_OBUF[7]_inst_i_45_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_14_O_UNCONNECTED [3:0]),
        .S(\led_OBUF[7]_inst_i_3_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_15 
       (.I0(CO),
        .I1(err_8[30]),
        .I2(\res[15]_i_3 [30]),
        .I3(quart_3[30]),
        .I4(quart_3[31]),
        .I5(quart_4[31]),
        .O(\led_OBUF[7]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_16 
       (.I0(CO),
        .I1(err_8[28]),
        .I2(\res[15]_i_3 [28]),
        .I3(quart_3[28]),
        .I4(quart_3[29]),
        .I5(quart_4[29]),
        .O(\led_OBUF[7]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_17 
       (.I0(CO),
        .I1(err_8[26]),
        .I2(\res[15]_i_3 [26]),
        .I3(quart_3[26]),
        .I4(quart_3[27]),
        .I5(quart_4[27]),
        .O(\led_OBUF[7]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_18 
       (.I0(CO),
        .I1(err_8[24]),
        .I2(\res[15]_i_3 [24]),
        .I3(quart_3[24]),
        .I4(quart_3[25]),
        .I5(quart_4[25]),
        .O(\led_OBUF[7]_inst_i_18_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_2 
       (.CI(\led_OBUF[7]_inst_i_5_n_0 ),
        .CO({CO,\led_OBUF[7]_inst_i_2_n_1 ,\led_OBUF[7]_inst_i_2_n_2 ,\led_OBUF[7]_inst_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_6_n_0 ,\led_OBUF[7]_inst_i_7_n_0 ,\led_OBUF[7]_inst_i_8_n_0 ,\led_OBUF[7]_inst_i_9_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_2_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_10_n_0 ,\led_OBUF[7]_inst_i_11_n_0 ,\led_OBUF[7]_inst_i_12_n_0 ,\led_OBUF[7]_inst_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_3 
       (.CI(\led_OBUF[7]_inst_i_14_n_0 ),
        .CO({\reg_accum_reg[30]_0 ,\led_OBUF[7]_inst_i_3_n_1 ,\led_OBUF[7]_inst_i_3_n_2 ,\led_OBUF[7]_inst_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_15_n_0 ,\led_OBUF[7]_inst_i_16_n_0 ,\led_OBUF[7]_inst_i_17_n_0 ,\led_OBUF[7]_inst_i_18_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_3_O_UNCONNECTED [3:0]),
        .S(\led_OBUF[5]_inst_i_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_32 
       (.CI(\led_OBUF[7]_inst_i_71_n_0 ),
        .CO({\led_OBUF[7]_inst_i_32_n_0 ,\led_OBUF[7]_inst_i_32_n_1 ,\led_OBUF[7]_inst_i_32_n_2 ,\led_OBUF[7]_inst_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_72_n_0 ,\led_OBUF[7]_inst_i_73_n_0 ,\led_OBUF[7]_inst_i_74_n_0 ,\led_OBUF[7]_inst_i_75_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_32_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_76_n_0 ,\led_OBUF[7]_inst_i_77_n_0 ,\led_OBUF[7]_inst_i_78_n_0 ,\led_OBUF[7]_inst_i_79_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_33 
       (.I0(err_8[22]),
        .I1(\res[15]_i_3 [22]),
        .I2(\res[15]_i_3 [23]),
        .I3(fit_err[11]),
        .O(\led_OBUF[7]_inst_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_34 
       (.I0(err_8[20]),
        .I1(\res[15]_i_3 [20]),
        .I2(\res[15]_i_3 [21]),
        .I3(fit_err[10]),
        .O(\led_OBUF[7]_inst_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_35 
       (.I0(err_8[18]),
        .I1(\res[15]_i_3 [18]),
        .I2(\res[15]_i_3 [19]),
        .I3(fit_err[9]),
        .O(\led_OBUF[7]_inst_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_36 
       (.I0(err_8[16]),
        .I1(\res[15]_i_3 [16]),
        .I2(\res[15]_i_3 [17]),
        .I3(fit_err[8]),
        .O(\led_OBUF[7]_inst_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_37 
       (.I0(err_8[22]),
        .I1(\res[15]_i_3 [22]),
        .I2(fit_err[11]),
        .I3(\res[15]_i_3 [23]),
        .O(\led_OBUF[7]_inst_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_38 
       (.I0(err_8[20]),
        .I1(\res[15]_i_3 [20]),
        .I2(fit_err[10]),
        .I3(\res[15]_i_3 [21]),
        .O(\led_OBUF[7]_inst_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_39 
       (.I0(err_8[18]),
        .I1(\res[15]_i_3 [18]),
        .I2(fit_err[9]),
        .I3(\res[15]_i_3 [19]),
        .O(\led_OBUF[7]_inst_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_40 
       (.I0(err_8[16]),
        .I1(\res[15]_i_3 [16]),
        .I2(fit_err[8]),
        .I3(\res[15]_i_3 [17]),
        .O(\led_OBUF[7]_inst_i_40_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_41 
       (.CI(\led_OBUF[7]_inst_i_80_n_0 ),
        .CO({\led_OBUF[7]_inst_i_41_n_0 ,\led_OBUF[7]_inst_i_41_n_1 ,\led_OBUF[7]_inst_i_41_n_2 ,\led_OBUF[7]_inst_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_81_n_0 ,\led_OBUF[7]_inst_i_82_n_0 ,\led_OBUF[7]_inst_i_83_n_0 ,\led_OBUF[7]_inst_i_84_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_41_O_UNCONNECTED [3:0]),
        .S(\led_OBUF[7]_inst_i_14_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_42 
       (.I0(CO),
        .I1(err_8[22]),
        .I2(\res[15]_i_3 [22]),
        .I3(quart_3[22]),
        .I4(quart_3[23]),
        .I5(quart_4[23]),
        .O(\led_OBUF[7]_inst_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_43 
       (.I0(CO),
        .I1(err_8[20]),
        .I2(\res[15]_i_3 [20]),
        .I3(quart_3[20]),
        .I4(quart_3[21]),
        .I5(quart_4[21]),
        .O(\led_OBUF[7]_inst_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_44 
       (.I0(CO),
        .I1(err_8[18]),
        .I2(\res[15]_i_3 [18]),
        .I3(quart_3[18]),
        .I4(quart_3[19]),
        .I5(quart_4[19]),
        .O(\led_OBUF[7]_inst_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_45 
       (.I0(CO),
        .I1(err_8[16]),
        .I2(\res[15]_i_3 [16]),
        .I3(quart_3[16]),
        .I4(quart_3[17]),
        .I5(quart_4[17]),
        .O(\led_OBUF[7]_inst_i_45_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_5 
       (.CI(\led_OBUF[7]_inst_i_32_n_0 ),
        .CO({\led_OBUF[7]_inst_i_5_n_0 ,\led_OBUF[7]_inst_i_5_n_1 ,\led_OBUF[7]_inst_i_5_n_2 ,\led_OBUF[7]_inst_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_33_n_0 ,\led_OBUF[7]_inst_i_34_n_0 ,\led_OBUF[7]_inst_i_35_n_0 ,\led_OBUF[7]_inst_i_36_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_5_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_37_n_0 ,\led_OBUF[7]_inst_i_38_n_0 ,\led_OBUF[7]_inst_i_39_n_0 ,\led_OBUF[7]_inst_i_40_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_6 
       (.I0(err_8[30]),
        .I1(\res[15]_i_3 [30]),
        .I2(\res[15]_i_3 [31]),
        .I3(fit_err[15]),
        .O(\led_OBUF[7]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_7 
       (.I0(err_8[28]),
        .I1(\res[15]_i_3 [28]),
        .I2(\res[15]_i_3 [29]),
        .I3(fit_err[14]),
        .O(\led_OBUF[7]_inst_i_7_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_71 
       (.CI(1'b0),
        .CO({\led_OBUF[7]_inst_i_71_n_0 ,\led_OBUF[7]_inst_i_71_n_1 ,\led_OBUF[7]_inst_i_71_n_2 ,\led_OBUF[7]_inst_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_110_n_0 ,\led_OBUF[7]_inst_i_111_n_0 ,\led_OBUF[7]_inst_i_112_n_0 ,\led_OBUF[7]_inst_i_113_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_71_O_UNCONNECTED [3:0]),
        .S({\led_OBUF[7]_inst_i_114_n_0 ,\led_OBUF[7]_inst_i_115_n_0 ,\led_OBUF[7]_inst_i_116_n_0 ,\led_OBUF[7]_inst_i_117_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_72 
       (.I0(err_8[14]),
        .I1(\res[15]_i_3 [14]),
        .I2(\res[15]_i_3 [15]),
        .I3(fit_err[7]),
        .O(\led_OBUF[7]_inst_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_73 
       (.I0(err_8[12]),
        .I1(\res[15]_i_3 [12]),
        .I2(\res[15]_i_3 [13]),
        .I3(fit_err[6]),
        .O(\led_OBUF[7]_inst_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_74 
       (.I0(err_8[10]),
        .I1(\res[15]_i_3 [10]),
        .I2(\res[15]_i_3 [11]),
        .I3(fit_err[5]),
        .O(\led_OBUF[7]_inst_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_75 
       (.I0(err_8[8]),
        .I1(\res[15]_i_3 [8]),
        .I2(\res[15]_i_3 [9]),
        .I3(fit_err[4]),
        .O(\led_OBUF[7]_inst_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_76 
       (.I0(err_8[14]),
        .I1(\res[15]_i_3 [14]),
        .I2(fit_err[7]),
        .I3(\res[15]_i_3 [15]),
        .O(\led_OBUF[7]_inst_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_77 
       (.I0(err_8[12]),
        .I1(\res[15]_i_3 [12]),
        .I2(fit_err[6]),
        .I3(\res[15]_i_3 [13]),
        .O(\led_OBUF[7]_inst_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_78 
       (.I0(err_8[10]),
        .I1(\res[15]_i_3 [10]),
        .I2(fit_err[5]),
        .I3(\res[15]_i_3 [11]),
        .O(\led_OBUF[7]_inst_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \led_OBUF[7]_inst_i_79 
       (.I0(err_8[8]),
        .I1(\res[15]_i_3 [8]),
        .I2(fit_err[4]),
        .I3(\res[15]_i_3 [9]),
        .O(\led_OBUF[7]_inst_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_8 
       (.I0(err_8[26]),
        .I1(\res[15]_i_3 [26]),
        .I2(\res[15]_i_3 [27]),
        .I3(fit_err[13]),
        .O(\led_OBUF[7]_inst_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \led_OBUF[7]_inst_i_80 
       (.CI(1'b0),
        .CO({\led_OBUF[7]_inst_i_80_n_0 ,\led_OBUF[7]_inst_i_80_n_1 ,\led_OBUF[7]_inst_i_80_n_2 ,\led_OBUF[7]_inst_i_80_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_OBUF[7]_inst_i_118_n_0 ,\led_OBUF[7]_inst_i_119_n_0 ,\led_OBUF[7]_inst_i_120_n_0 ,\led_OBUF[7]_inst_i_121_n_0 }),
        .O(\NLW_led_OBUF[7]_inst_i_80_O_UNCONNECTED [3:0]),
        .S(S));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_81 
       (.I0(CO),
        .I1(err_8[14]),
        .I2(\res[15]_i_3 [14]),
        .I3(quart_3[14]),
        .I4(quart_3[15]),
        .I5(quart_4[15]),
        .O(\led_OBUF[7]_inst_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_82 
       (.I0(CO),
        .I1(err_8[12]),
        .I2(\res[15]_i_3 [12]),
        .I3(quart_3[12]),
        .I4(quart_3[13]),
        .I5(quart_4[13]),
        .O(\led_OBUF[7]_inst_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_83 
       (.I0(CO),
        .I1(err_8[10]),
        .I2(\res[15]_i_3 [10]),
        .I3(quart_3[10]),
        .I4(quart_3[11]),
        .I5(quart_4[11]),
        .O(\led_OBUF[7]_inst_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \led_OBUF[7]_inst_i_84 
       (.I0(CO),
        .I1(err_8[8]),
        .I2(\res[15]_i_3 [8]),
        .I3(quart_3[8]),
        .I4(quart_3[9]),
        .I5(quart_4[9]),
        .O(\led_OBUF[7]_inst_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \led_OBUF[7]_inst_i_9 
       (.I0(err_8[24]),
        .I1(\res[15]_i_3 [24]),
        .I2(\res[15]_i_3 [25]),
        .I3(fit_err[12]),
        .O(\led_OBUF[7]_inst_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_2__6 
       (.I0(\reg_sum_reg_n_0_[3] ),
        .I1(fit_err[1]),
        .O(\reg_accum[0]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_3__6 
       (.I0(\reg_sum_reg_n_0_[2] ),
        .I1(err_8[2]),
        .O(\reg_accum[0]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_4__6 
       (.I0(\reg_sum_reg_n_0_[1] ),
        .I1(fit_err[0]),
        .O(\reg_accum[0]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[0]_i_5__6 
       (.I0(\reg_sum_reg_n_0_[0] ),
        .I1(err_8[0]),
        .O(\reg_accum[0]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_2__6 
       (.I0(\reg_sum_reg_n_0_[15] ),
        .I1(fit_err[7]),
        .O(\reg_accum[12]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_3__6 
       (.I0(\reg_sum_reg_n_0_[14] ),
        .I1(err_8[14]),
        .O(\reg_accum[12]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_4__6 
       (.I0(\reg_sum_reg_n_0_[13] ),
        .I1(fit_err[6]),
        .O(\reg_accum[12]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[12]_i_5__6 
       (.I0(\reg_sum_reg_n_0_[12] ),
        .I1(err_8[12]),
        .O(\reg_accum[12]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_2__6 
       (.I0(\reg_sum_reg_n_0_[19] ),
        .I1(fit_err[9]),
        .O(\reg_accum[16]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_3__6 
       (.I0(\reg_sum_reg_n_0_[18] ),
        .I1(err_8[18]),
        .O(\reg_accum[16]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_4__6 
       (.I0(\reg_sum_reg_n_0_[17] ),
        .I1(fit_err[8]),
        .O(\reg_accum[16]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[16]_i_5__6 
       (.I0(\reg_sum_reg_n_0_[16] ),
        .I1(err_8[16]),
        .O(\reg_accum[16]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_2__6 
       (.I0(\reg_sum_reg_n_0_[23] ),
        .I1(fit_err[11]),
        .O(\reg_accum[20]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_3__6 
       (.I0(\reg_sum_reg_n_0_[22] ),
        .I1(err_8[22]),
        .O(\reg_accum[20]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_4__6 
       (.I0(\reg_sum_reg_n_0_[21] ),
        .I1(fit_err[10]),
        .O(\reg_accum[20]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[20]_i_5__6 
       (.I0(\reg_sum_reg_n_0_[20] ),
        .I1(err_8[20]),
        .O(\reg_accum[20]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_2__6 
       (.I0(\reg_sum_reg_n_0_[27] ),
        .I1(fit_err[13]),
        .O(\reg_accum[24]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_3__6 
       (.I0(\reg_sum_reg_n_0_[26] ),
        .I1(err_8[26]),
        .O(\reg_accum[24]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_4__6 
       (.I0(\reg_sum_reg_n_0_[25] ),
        .I1(fit_err[12]),
        .O(\reg_accum[24]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[24]_i_5__6 
       (.I0(\reg_sum_reg_n_0_[24] ),
        .I1(err_8[24]),
        .O(\reg_accum[24]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[28]_i_2__6 
       (.I0(\reg_sum_reg_n_0_[28] ),
        .I1(err_8[28]),
        .O(\reg_accum[28]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_2__6 
       (.I0(\reg_sum_reg_n_0_[7] ),
        .I1(fit_err[3]),
        .O(\reg_accum[4]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_3__6 
       (.I0(\reg_sum_reg_n_0_[6] ),
        .I1(err_8[6]),
        .O(\reg_accum[4]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_4__6 
       (.I0(\reg_sum_reg_n_0_[5] ),
        .I1(fit_err[2]),
        .O(\reg_accum[4]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[4]_i_5__6 
       (.I0(\reg_sum_reg_n_0_[4] ),
        .I1(err_8[4]),
        .O(\reg_accum[4]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_2__6 
       (.I0(\reg_sum_reg_n_0_[11] ),
        .I1(fit_err[5]),
        .O(\reg_accum[8]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_3__6 
       (.I0(\reg_sum_reg_n_0_[10] ),
        .I1(err_8[10]),
        .O(\reg_accum[8]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_4__6 
       (.I0(\reg_sum_reg_n_0_[9] ),
        .I1(fit_err[4]),
        .O(\reg_accum[8]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_accum[8]_i_5__6 
       (.I0(\reg_sum_reg_n_0_[8] ),
        .I1(err_8[8]),
        .O(\reg_accum[8]_i_5__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__6_n_7 ),
        .Q(err_8[0]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[0]_i_1__6 
       (.CI(1'b0),
        .CO({\reg_accum_reg[0]_i_1__6_n_0 ,\reg_accum_reg[0]_i_1__6_n_1 ,\reg_accum_reg[0]_i_1__6_n_2 ,\reg_accum_reg[0]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[3] ,\reg_sum_reg_n_0_[2] ,\reg_sum_reg_n_0_[1] ,\reg_sum_reg_n_0_[0] }),
        .O({\reg_accum_reg[0]_i_1__6_n_4 ,\reg_accum_reg[0]_i_1__6_n_5 ,\reg_accum_reg[0]_i_1__6_n_6 ,\reg_accum_reg[0]_i_1__6_n_7 }),
        .S({\reg_accum[0]_i_2__6_n_0 ,\reg_accum[0]_i_3__6_n_0 ,\reg_accum[0]_i_4__6_n_0 ,\reg_accum[0]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__6_n_5 ),
        .Q(err_8[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__6_n_4 ),
        .Q(fit_err[5]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__6_n_7 ),
        .Q(err_8[12]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[12]_i_1__6 
       (.CI(\reg_accum_reg[8]_i_1__6_n_0 ),
        .CO({\reg_accum_reg[12]_i_1__6_n_0 ,\reg_accum_reg[12]_i_1__6_n_1 ,\reg_accum_reg[12]_i_1__6_n_2 ,\reg_accum_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[15] ,\reg_sum_reg_n_0_[14] ,\reg_sum_reg_n_0_[13] ,\reg_sum_reg_n_0_[12] }),
        .O({\reg_accum_reg[12]_i_1__6_n_4 ,\reg_accum_reg[12]_i_1__6_n_5 ,\reg_accum_reg[12]_i_1__6_n_6 ,\reg_accum_reg[12]_i_1__6_n_7 }),
        .S({\reg_accum[12]_i_2__6_n_0 ,\reg_accum[12]_i_3__6_n_0 ,\reg_accum[12]_i_4__6_n_0 ,\reg_accum[12]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__6_n_6 ),
        .Q(fit_err[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__6_n_5 ),
        .Q(err_8[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[12]_i_1__6_n_4 ),
        .Q(fit_err[7]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__6_n_7 ),
        .Q(err_8[16]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[16]_i_1__6 
       (.CI(\reg_accum_reg[12]_i_1__6_n_0 ),
        .CO({\reg_accum_reg[16]_i_1__6_n_0 ,\reg_accum_reg[16]_i_1__6_n_1 ,\reg_accum_reg[16]_i_1__6_n_2 ,\reg_accum_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[19] ,\reg_sum_reg_n_0_[18] ,\reg_sum_reg_n_0_[17] ,\reg_sum_reg_n_0_[16] }),
        .O({\reg_accum_reg[16]_i_1__6_n_4 ,\reg_accum_reg[16]_i_1__6_n_5 ,\reg_accum_reg[16]_i_1__6_n_6 ,\reg_accum_reg[16]_i_1__6_n_7 }),
        .S({\reg_accum[16]_i_2__6_n_0 ,\reg_accum[16]_i_3__6_n_0 ,\reg_accum[16]_i_4__6_n_0 ,\reg_accum[16]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__6_n_6 ),
        .Q(fit_err[8]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__6_n_5 ),
        .Q(err_8[18]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[16]_i_1__6_n_4 ),
        .Q(fit_err[9]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__6_n_6 ),
        .Q(fit_err[0]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__6_n_7 ),
        .Q(err_8[20]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[20]_i_1__6 
       (.CI(\reg_accum_reg[16]_i_1__6_n_0 ),
        .CO({\reg_accum_reg[20]_i_1__6_n_0 ,\reg_accum_reg[20]_i_1__6_n_1 ,\reg_accum_reg[20]_i_1__6_n_2 ,\reg_accum_reg[20]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[23] ,\reg_sum_reg_n_0_[22] ,\reg_sum_reg_n_0_[21] ,\reg_sum_reg_n_0_[20] }),
        .O({\reg_accum_reg[20]_i_1__6_n_4 ,\reg_accum_reg[20]_i_1__6_n_5 ,\reg_accum_reg[20]_i_1__6_n_6 ,\reg_accum_reg[20]_i_1__6_n_7 }),
        .S({\reg_accum[20]_i_2__6_n_0 ,\reg_accum[20]_i_3__6_n_0 ,\reg_accum[20]_i_4__6_n_0 ,\reg_accum[20]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__6_n_6 ),
        .Q(fit_err[10]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__6_n_5 ),
        .Q(err_8[22]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[20]_i_1__6_n_4 ),
        .Q(fit_err[11]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__6_n_7 ),
        .Q(err_8[24]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[24]_i_1__6 
       (.CI(\reg_accum_reg[20]_i_1__6_n_0 ),
        .CO({\reg_accum_reg[24]_i_1__6_n_0 ,\reg_accum_reg[24]_i_1__6_n_1 ,\reg_accum_reg[24]_i_1__6_n_2 ,\reg_accum_reg[24]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[27] ,\reg_sum_reg_n_0_[26] ,\reg_sum_reg_n_0_[25] ,\reg_sum_reg_n_0_[24] }),
        .O({\reg_accum_reg[24]_i_1__6_n_4 ,\reg_accum_reg[24]_i_1__6_n_5 ,\reg_accum_reg[24]_i_1__6_n_6 ,\reg_accum_reg[24]_i_1__6_n_7 }),
        .S({\reg_accum[24]_i_2__6_n_0 ,\reg_accum[24]_i_3__6_n_0 ,\reg_accum[24]_i_4__6_n_0 ,\reg_accum[24]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__6_n_6 ),
        .Q(fit_err[12]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__6_n_5 ),
        .Q(err_8[26]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[24]_i_1__6_n_4 ),
        .Q(fit_err[13]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__6_n_7 ),
        .Q(err_8[28]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[28]_i_1__6 
       (.CI(\reg_accum_reg[24]_i_1__6_n_0 ),
        .CO({\NLW_reg_accum_reg[28]_i_1__6_CO_UNCONNECTED [3],\reg_accum_reg[28]_i_1__6_n_1 ,\reg_accum_reg[28]_i_1__6_n_2 ,\reg_accum_reg[28]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_sum_reg_n_0_[28] }),
        .O({\reg_accum_reg[28]_i_1__6_n_4 ,\reg_accum_reg[28]_i_1__6_n_5 ,\reg_accum_reg[28]_i_1__6_n_6 ,\reg_accum_reg[28]_i_1__6_n_7 }),
        .S({fit_err[15],err_8[30],fit_err[14],\reg_accum[28]_i_2__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__6_n_6 ),
        .Q(fit_err[14]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__6_n_5 ),
        .Q(err_8[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__6_n_5 ),
        .Q(err_8[30]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[28]_i_1__6_n_4 ),
        .Q(fit_err[15]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[0]_i_1__6_n_4 ),
        .Q(fit_err[1]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__6_n_7 ),
        .Q(err_8[4]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[4]_i_1__6 
       (.CI(\reg_accum_reg[0]_i_1__6_n_0 ),
        .CO({\reg_accum_reg[4]_i_1__6_n_0 ,\reg_accum_reg[4]_i_1__6_n_1 ,\reg_accum_reg[4]_i_1__6_n_2 ,\reg_accum_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[7] ,\reg_sum_reg_n_0_[6] ,\reg_sum_reg_n_0_[5] ,\reg_sum_reg_n_0_[4] }),
        .O({\reg_accum_reg[4]_i_1__6_n_4 ,\reg_accum_reg[4]_i_1__6_n_5 ,\reg_accum_reg[4]_i_1__6_n_6 ,\reg_accum_reg[4]_i_1__6_n_7 }),
        .S({\reg_accum[4]_i_2__6_n_0 ,\reg_accum[4]_i_3__6_n_0 ,\reg_accum[4]_i_4__6_n_0 ,\reg_accum[4]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__6_n_6 ),
        .Q(fit_err[2]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__6_n_5 ),
        .Q(err_8[6]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[4]_i_1__6_n_4 ),
        .Q(fit_err[3]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__6_n_7 ),
        .Q(err_8[8]),
        .R(reg_sum));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reg_accum_reg[8]_i_1__6 
       (.CI(\reg_accum_reg[4]_i_1__6_n_0 ),
        .CO({\reg_accum_reg[8]_i_1__6_n_0 ,\reg_accum_reg[8]_i_1__6_n_1 ,\reg_accum_reg[8]_i_1__6_n_2 ,\reg_accum_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_sum_reg_n_0_[11] ,\reg_sum_reg_n_0_[10] ,\reg_sum_reg_n_0_[9] ,\reg_sum_reg_n_0_[8] }),
        .O({\reg_accum_reg[8]_i_1__6_n_4 ,\reg_accum_reg[8]_i_1__6_n_5 ,\reg_accum_reg[8]_i_1__6_n_6 ,\reg_accum_reg[8]_i_1__6_n_7 }),
        .S({\reg_accum[8]_i_2__6_n_0 ,\reg_accum[8]_i_3__6_n_0 ,\reg_accum[8]_i_4__6_n_0 ,\reg_accum[8]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_accum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\reg_accum_reg[8]_i_1__6_n_6 ),
        .Q(fit_err[4]),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[0]),
        .Q(\reg_mb_reg[0]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[10]),
        .Q(\reg_mb_reg[10]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[11]),
        .Q(\reg_mb_reg[11]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[12]),
        .Q(\reg_mb_reg[12]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[13]),
        .Q(\reg_mb_reg[13]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[14]),
        .Q(\reg_mb_reg[14]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[15]),
        .Q(\reg_mb_reg[15]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[1]),
        .Q(\reg_mb_reg[1]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[2]),
        .Q(\reg_mb_reg[2]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[3]),
        .Q(\reg_mb_reg[3]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[4]),
        .Q(\reg_mb_reg[4]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[5]),
        .Q(\reg_mb_reg[5]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[6]),
        .Q(\reg_mb_reg[6]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[7]),
        .Q(\reg_mb_reg[7]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[8]),
        .Q(\reg_mb_reg[8]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_mb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(CEA2_2),
        .D(DOB[9]),
        .Q(\reg_mb_reg[9]_0 ),
        .R(\reg_mb_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_2 
       (.I0(inst_linecalc_1_n_16),
        .I1(reg_abs[15]),
        .O(\reg_sum[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_3 
       (.I0(inst_linecalc_1_n_17),
        .I1(reg_abs[14]),
        .O(\reg_sum[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_4 
       (.I0(inst_linecalc_1_n_18),
        .I1(reg_abs[13]),
        .O(\reg_sum[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[11]_i_5 
       (.I0(inst_linecalc_1_n_19),
        .I1(reg_abs[12]),
        .O(\reg_sum[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_2 
       (.I0(inst_linecalc_1_n_12),
        .I1(reg_abs[19]),
        .O(\reg_sum[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_3 
       (.I0(inst_linecalc_1_n_13),
        .I1(reg_abs[18]),
        .O(\reg_sum[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_4 
       (.I0(inst_linecalc_1_n_14),
        .I1(reg_abs[17]),
        .O(\reg_sum[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[15]_i_5 
       (.I0(inst_linecalc_1_n_15),
        .I1(reg_abs[16]),
        .O(\reg_sum[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_2 
       (.I0(inst_linecalc_1_n_8),
        .I1(reg_abs[23]),
        .O(\reg_sum[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_3 
       (.I0(inst_linecalc_1_n_9),
        .I1(reg_abs[22]),
        .O(\reg_sum[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_4 
       (.I0(inst_linecalc_1_n_10),
        .I1(reg_abs[21]),
        .O(\reg_sum[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[19]_i_5 
       (.I0(inst_linecalc_1_n_11),
        .I1(reg_abs[20]),
        .O(\reg_sum[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_2 
       (.I0(inst_linecalc_1_n_4),
        .I1(reg_abs[27]),
        .O(\reg_sum[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_3 
       (.I0(inst_linecalc_1_n_5),
        .I1(reg_abs[26]),
        .O(\reg_sum[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_4 
       (.I0(inst_linecalc_1_n_6),
        .I1(reg_abs[25]),
        .O(\reg_sum[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[23]_i_5 
       (.I0(inst_linecalc_1_n_7),
        .I1(reg_abs[24]),
        .O(\reg_sum[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_2 
       (.I0(inst_linecalc_1_n_0),
        .I1(reg_abs[31]),
        .O(\reg_sum[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_3 
       (.I0(inst_linecalc_1_n_1),
        .I1(reg_abs[30]),
        .O(\reg_sum[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_4 
       (.I0(inst_linecalc_1_n_2),
        .I1(reg_abs[29]),
        .O(\reg_sum[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[27]_i_5 
       (.I0(inst_linecalc_1_n_3),
        .I1(reg_abs[28]),
        .O(\reg_sum[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_2 
       (.I0(inst_linecalc_1_n_24),
        .I1(reg_abs[7]),
        .O(\reg_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_3 
       (.I0(inst_linecalc_1_n_25),
        .I1(reg_abs[6]),
        .O(\reg_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_4 
       (.I0(inst_linecalc_1_n_26),
        .I1(reg_abs[5]),
        .O(\reg_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[3]_i_5 
       (.I0(inst_linecalc_1_n_27),
        .I1(reg_abs[4]),
        .O(\reg_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_2 
       (.I0(inst_linecalc_1_n_20),
        .I1(reg_abs[11]),
        .O(\reg_sum[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_3 
       (.I0(inst_linecalc_1_n_21),
        .I1(reg_abs[10]),
        .O(\reg_sum[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_4 
       (.I0(inst_linecalc_1_n_22),
        .I1(reg_abs[9]),
        .O(\reg_sum[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_sum[7]_i_5 
       (.I0(inst_linecalc_1_n_23),
        .I1(reg_abs[8]),
        .O(\reg_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[0]),
        .Q(\reg_sum_reg_n_0_[0] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[10]),
        .Q(\reg_sum_reg_n_0_[10] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[11]),
        .Q(\reg_sum_reg_n_0_[11] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[11]_i_1 
       (.CI(\reg_sum_reg[7]_i_1_n_0 ),
        .CO({\reg_sum_reg[11]_i_1_n_0 ,\reg_sum_reg[11]_i_1_n_1 ,\reg_sum_reg[11]_i_1_n_2 ,\reg_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_16,inst_linecalc_1_n_17,inst_linecalc_1_n_18,inst_linecalc_1_n_19}),
        .O(do_sum[11:8]),
        .S({\reg_sum[11]_i_2_n_0 ,\reg_sum[11]_i_3_n_0 ,\reg_sum[11]_i_4_n_0 ,\reg_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[12]),
        .Q(\reg_sum_reg_n_0_[12] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[13]),
        .Q(\reg_sum_reg_n_0_[13] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[14]),
        .Q(\reg_sum_reg_n_0_[14] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[15]),
        .Q(\reg_sum_reg_n_0_[15] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[15]_i_1 
       (.CI(\reg_sum_reg[11]_i_1_n_0 ),
        .CO({\reg_sum_reg[15]_i_1_n_0 ,\reg_sum_reg[15]_i_1_n_1 ,\reg_sum_reg[15]_i_1_n_2 ,\reg_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_12,inst_linecalc_1_n_13,inst_linecalc_1_n_14,inst_linecalc_1_n_15}),
        .O(do_sum[15:12]),
        .S({\reg_sum[15]_i_2_n_0 ,\reg_sum[15]_i_3_n_0 ,\reg_sum[15]_i_4_n_0 ,\reg_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[16]),
        .Q(\reg_sum_reg_n_0_[16] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[17]),
        .Q(\reg_sum_reg_n_0_[17] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[18]),
        .Q(\reg_sum_reg_n_0_[18] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[19]),
        .Q(\reg_sum_reg_n_0_[19] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[19]_i_1 
       (.CI(\reg_sum_reg[15]_i_1_n_0 ),
        .CO({\reg_sum_reg[19]_i_1_n_0 ,\reg_sum_reg[19]_i_1_n_1 ,\reg_sum_reg[19]_i_1_n_2 ,\reg_sum_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_8,inst_linecalc_1_n_9,inst_linecalc_1_n_10,inst_linecalc_1_n_11}),
        .O(do_sum[19:16]),
        .S({\reg_sum[19]_i_2_n_0 ,\reg_sum[19]_i_3_n_0 ,\reg_sum[19]_i_4_n_0 ,\reg_sum[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[1]),
        .Q(\reg_sum_reg_n_0_[1] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[20]),
        .Q(\reg_sum_reg_n_0_[20] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[21]),
        .Q(\reg_sum_reg_n_0_[21] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[22]),
        .Q(\reg_sum_reg_n_0_[22] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[23]),
        .Q(\reg_sum_reg_n_0_[23] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[23]_i_1 
       (.CI(\reg_sum_reg[19]_i_1_n_0 ),
        .CO({\reg_sum_reg[23]_i_1_n_0 ,\reg_sum_reg[23]_i_1_n_1 ,\reg_sum_reg[23]_i_1_n_2 ,\reg_sum_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_4,inst_linecalc_1_n_5,inst_linecalc_1_n_6,inst_linecalc_1_n_7}),
        .O(do_sum[23:20]),
        .S({\reg_sum[23]_i_2_n_0 ,\reg_sum[23]_i_3_n_0 ,\reg_sum[23]_i_4_n_0 ,\reg_sum[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[24]),
        .Q(\reg_sum_reg_n_0_[24] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[25]),
        .Q(\reg_sum_reg_n_0_[25] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[26]),
        .Q(\reg_sum_reg_n_0_[26] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[27]),
        .Q(\reg_sum_reg_n_0_[27] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[27]_i_1 
       (.CI(\reg_sum_reg[23]_i_1_n_0 ),
        .CO({\reg_sum_reg[27]_i_1_n_0 ,\reg_sum_reg[27]_i_1_n_1 ,\reg_sum_reg[27]_i_1_n_2 ,\reg_sum_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_0,inst_linecalc_1_n_1,inst_linecalc_1_n_2,inst_linecalc_1_n_3}),
        .O(do_sum[27:24]),
        .S({\reg_sum[27]_i_2_n_0 ,\reg_sum[27]_i_3_n_0 ,\reg_sum[27]_i_4_n_0 ,\reg_sum[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[28]),
        .Q(\reg_sum_reg_n_0_[28] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[28]_i_1 
       (.CI(\reg_sum_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_sum_reg[28]_i_1_CO_UNCONNECTED [3:1],do_sum[28]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_reg_sum_reg[28]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[2]),
        .Q(\reg_sum_reg_n_0_[2] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[3]),
        .Q(\reg_sum_reg_n_0_[3] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reg_sum_reg[3]_i_1_n_0 ,\reg_sum_reg[3]_i_1_n_1 ,\reg_sum_reg[3]_i_1_n_2 ,\reg_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_24,inst_linecalc_1_n_25,inst_linecalc_1_n_26,inst_linecalc_1_n_27}),
        .O(do_sum[3:0]),
        .S({\reg_sum[3]_i_2_n_0 ,\reg_sum[3]_i_3_n_0 ,\reg_sum[3]_i_4_n_0 ,\reg_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[4]),
        .Q(\reg_sum_reg_n_0_[4] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[5]),
        .Q(\reg_sum_reg_n_0_[5] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[6]),
        .Q(\reg_sum_reg_n_0_[6] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[7]),
        .Q(\reg_sum_reg_n_0_[7] ),
        .R(reg_sum));
  CARRY4 \reg_sum_reg[7]_i_1 
       (.CI(\reg_sum_reg[3]_i_1_n_0 ),
        .CO({\reg_sum_reg[7]_i_1_n_0 ,\reg_sum_reg[7]_i_1_n_1 ,\reg_sum_reg[7]_i_1_n_2 ,\reg_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_linecalc_1_n_20,inst_linecalc_1_n_21,inst_linecalc_1_n_22,inst_linecalc_1_n_23}),
        .O(do_sum[7:4]),
        .S({\reg_sum[7]_i_2_n_0 ,\reg_sum[7]_i_3_n_0 ,\reg_sum[7]_i_4_n_0 ,\reg_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[8]),
        .Q(\reg_sum_reg_n_0_[8] ),
        .R(reg_sum));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sum_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(do_sum[9]),
        .Q(\reg_sum_reg_n_0_[9] ),
        .R(reg_sum));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[0]_i_7 
       (.I0(\res[15]_i_3 [16]),
        .I1(err_8[16]),
        .I2(CO),
        .O(quart_4[16]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[0]_i_9 
       (.I0(\res[15]_i_3 [0]),
        .I1(err_8[0]),
        .I2(CO),
        .O(quart_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[10]_i_7 
       (.I0(\res[15]_i_3 [26]),
        .I1(err_8[26]),
        .I2(CO),
        .O(quart_4[26]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[10]_i_9 
       (.I0(\res[15]_i_3 [10]),
        .I1(err_8[10]),
        .I2(CO),
        .O(quart_4[10]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[11]_i_7 
       (.I0(\res[15]_i_3 [27]),
        .I1(fit_err[13]),
        .I2(CO),
        .O(quart_4[27]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[11]_i_9 
       (.I0(\res[15]_i_3 [11]),
        .I1(fit_err[5]),
        .I2(CO),
        .O(quart_4[11]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[12]_i_7 
       (.I0(\res[15]_i_3 [28]),
        .I1(err_8[28]),
        .I2(CO),
        .O(quart_4[28]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[12]_i_9 
       (.I0(\res[15]_i_3 [12]),
        .I1(err_8[12]),
        .I2(CO),
        .O(quart_4[12]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[13]_i_7 
       (.I0(\res[15]_i_3 [29]),
        .I1(fit_err[14]),
        .I2(CO),
        .O(quart_4[29]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[13]_i_9 
       (.I0(\res[15]_i_3 [13]),
        .I1(fit_err[6]),
        .I2(CO),
        .O(quart_4[13]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[14]_i_7 
       (.I0(\res[15]_i_3 [30]),
        .I1(err_8[30]),
        .I2(CO),
        .O(quart_4[30]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[14]_i_9 
       (.I0(\res[15]_i_3 [14]),
        .I1(err_8[14]),
        .I2(CO),
        .O(quart_4[14]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[15]_i_7 
       (.I0(\res[15]_i_3 [31]),
        .I1(fit_err[15]),
        .I2(CO),
        .O(quart_4[31]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[15]_i_9 
       (.I0(\res[15]_i_3 [15]),
        .I1(fit_err[7]),
        .I2(CO),
        .O(quart_4[15]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[1]_i_7 
       (.I0(\res[15]_i_3 [17]),
        .I1(fit_err[8]),
        .I2(CO),
        .O(quart_4[17]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[1]_i_9 
       (.I0(\res[15]_i_3 [1]),
        .I1(fit_err[0]),
        .I2(CO),
        .O(quart_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[2]_i_7 
       (.I0(\res[15]_i_3 [18]),
        .I1(err_8[18]),
        .I2(CO),
        .O(quart_4[18]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[2]_i_9 
       (.I0(\res[15]_i_3 [2]),
        .I1(err_8[2]),
        .I2(CO),
        .O(quart_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[3]_i_7 
       (.I0(\res[15]_i_3 [19]),
        .I1(fit_err[9]),
        .I2(CO),
        .O(quart_4[19]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[3]_i_9 
       (.I0(\res[15]_i_3 [3]),
        .I1(fit_err[1]),
        .I2(CO),
        .O(quart_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[4]_i_7 
       (.I0(\res[15]_i_3 [20]),
        .I1(err_8[20]),
        .I2(CO),
        .O(quart_4[20]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[4]_i_9 
       (.I0(\res[15]_i_3 [4]),
        .I1(err_8[4]),
        .I2(CO),
        .O(quart_4[4]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[5]_i_7 
       (.I0(\res[15]_i_3 [21]),
        .I1(fit_err[10]),
        .I2(CO),
        .O(quart_4[21]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[5]_i_9 
       (.I0(\res[15]_i_3 [5]),
        .I1(fit_err[2]),
        .I2(CO),
        .O(quart_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[6]_i_7 
       (.I0(\res[15]_i_3 [22]),
        .I1(err_8[22]),
        .I2(CO),
        .O(quart_4[22]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[6]_i_9 
       (.I0(\res[15]_i_3 [6]),
        .I1(err_8[6]),
        .I2(CO),
        .O(quart_4[6]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[7]_i_7 
       (.I0(\res[15]_i_3 [23]),
        .I1(fit_err[11]),
        .I2(CO),
        .O(quart_4[23]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[7]_i_9 
       (.I0(\res[15]_i_3 [7]),
        .I1(fit_err[3]),
        .I2(CO),
        .O(quart_4[7]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[8]_i_7 
       (.I0(\res[15]_i_3 [24]),
        .I1(err_8[24]),
        .I2(CO),
        .O(quart_4[24]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[8]_i_9 
       (.I0(\res[15]_i_3 [8]),
        .I1(err_8[8]),
        .I2(CO),
        .O(quart_4[8]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[9]_i_7 
       (.I0(\res[15]_i_3 [25]),
        .I1(fit_err[12]),
        .I2(CO),
        .O(quart_4[25]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res[9]_i_9 
       (.I0(\res[15]_i_3 [9]),
        .I1(fit_err[4]),
        .I2(CO),
        .O(quart_4[9]));
endmodule

module unimacro_BRAM_TDP_MACRO
   (DOA,
    DOB,
    clk_IBUF_BUFG,
    ADDRB);
  output [31:0]DOA;
  output [31:0]DOB;
  input clk_IBUF_BUFG;
  input [3:0]ADDRB;

  wire [3:0]ADDRB;
  wire [31:0]DOA;
  wire [31:0]DOB;
  wire clk_IBUF_BUFG;
  wire \NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_ramb_v5.ramb36_dp.ram36_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_ramb_v5.ramb36_dp.ram36_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_v5.ramb36_dp.ram36_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_v5.ramb36_dp.ram36_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_v5.ramb36_dp.ram36_RDADDRECC_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "RAMB36" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRA[0]:ADDRARDADDR[0] ADDRA[10]:ADDRARDADDR[10] ADDRA[11]:ADDRARDADDR[11] ADDRA[12]:ADDRARDADDR[12] ADDRA[13]:ADDRARDADDR[13] ADDRA[14]:ADDRARDADDR[14] ADDRA[1]:ADDRARDADDR[1] ADDRA[2]:ADDRARDADDR[2] ADDRA[3]:ADDRARDADDR[3] ADDRA[4]:ADDRARDADDR[4] ADDRA[5]:ADDRARDADDR[5] ADDRA[6]:ADDRARDADDR[6] ADDRA[7]:ADDRARDADDR[7] ADDRA[8]:ADDRARDADDR[8] ADDRA[9]:ADDRARDADDR[9] ADDRB[0]:ADDRBWRADDR[0] ADDRB[10]:ADDRBWRADDR[10] ADDRB[11]:ADDRBWRADDR[11] ADDRB[12]:ADDRBWRADDR[12] ADDRB[13]:ADDRBWRADDR[13] ADDRB[14]:ADDRBWRADDR[14] ADDRB[1]:ADDRBWRADDR[1] ADDRB[2]:ADDRBWRADDR[2] ADDRB[3]:ADDRBWRADDR[3] ADDRB[4]:ADDRBWRADDR[4] ADDRB[5]:ADDRBWRADDR[5] ADDRB[6]:ADDRBWRADDR[6] ADDRB[7]:ADDRBWRADDR[7] ADDRB[8]:ADDRBWRADDR[8] ADDRB[9]:ADDRBWRADDR[9] CASCADEINLATA:CASCADEINA CASCADEINLATB:CASCADEINB CASCADEOUTLATA:CASCADEOUTA CASCADEOUTLATB:CASCADEOUTB CASCADEOUTREGA:CASCADEOUTA CASCADEOUTREGB:CASCADEOUTB CLKA:CLKARDCLK CLKB:CLKBWRCLK DIA[0]:DIADI[0] DIA[10]:DIADI[10] DIA[11]:DIADI[11] DIA[12]:DIADI[12] DIA[13]:DIADI[13] DIA[14]:DIADI[14] DIA[15]:DIADI[15] DIA[16]:DIADI[16] DIA[17]:DIADI[17] DIA[18]:DIADI[18] DIA[19]:DIADI[19] DIA[1]:DIADI[1] DIA[20]:DIADI[20] DIA[21]:DIADI[21] DIA[22]:DIADI[22] DIA[23]:DIADI[23] DIA[24]:DIADI[24] DIA[25]:DIADI[25] DIA[26]:DIADI[26] DIA[27]:DIADI[27] DIA[28]:DIADI[28] DIA[29]:DIADI[29] DIA[2]:DIADI[2] DIA[30]:DIADI[30] DIA[31]:DIADI[31] DIA[3]:DIADI[3] DIA[4]:DIADI[4] DIA[5]:DIADI[5] DIA[6]:DIADI[6] DIA[7]:DIADI[7] DIA[8]:DIADI[8] DIA[9]:DIADI[9] DIB[0]:DIBDI[0] DIB[10]:DIBDI[10] DIB[11]:DIBDI[11] DIB[12]:DIBDI[12] DIB[13]:DIBDI[13] DIB[14]:DIBDI[14] DIB[15]:DIBDI[15] DIB[16]:DIBDI[16] DIB[17]:DIBDI[17] DIB[18]:DIBDI[18] DIB[19]:DIBDI[19] DIB[1]:DIBDI[1] DIB[20]:DIBDI[20] DIB[21]:DIBDI[21] DIB[22]:DIBDI[22] DIB[23]:DIBDI[23] DIB[24]:DIBDI[24] DIB[25]:DIBDI[25] DIB[26]:DIBDI[26] DIB[27]:DIBDI[27] DIB[28]:DIBDI[28] DIB[29]:DIBDI[29] DIB[2]:DIBDI[2] DIB[30]:DIBDI[30] DIB[31]:DIBDI[31] DIB[3]:DIBDI[3] DIB[4]:DIBDI[4] DIB[5]:DIBDI[5] DIB[6]:DIBDI[6] DIB[7]:DIBDI[7] DIB[8]:DIBDI[8] DIB[9]:DIBDI[9] DIPA[0]:DIPADIP[0] DIPA[1]:DIPADIP[1] DIPA[2]:DIPADIP[2] DIPA[3]:DIPADIP[3] DIPB[0]:DIPBDIP[0] DIPB[1]:DIPBDIP[1] DIPB[2]:DIPBDIP[2] DIPB[3]:DIPBDIP[3] DOA[0]:DOADO[0] DOA[10]:DOADO[10] DOA[11]:DOADO[11] DOA[12]:DOADO[12] DOA[13]:DOADO[13] DOA[14]:DOADO[14] DOA[15]:DOADO[15] DOA[16]:DOADO[16] DOA[17]:DOADO[17] DOA[18]:DOADO[18] DOA[19]:DOADO[19] DOA[1]:DOADO[1] DOA[20]:DOADO[20] DOA[21]:DOADO[21] DOA[22]:DOADO[22] DOA[23]:DOADO[23] DOA[24]:DOADO[24] DOA[25]:DOADO[25] DOA[26]:DOADO[26] DOA[27]:DOADO[27] DOA[28]:DOADO[28] DOA[29]:DOADO[29] DOA[2]:DOADO[2] DOA[30]:DOADO[30] DOA[31]:DOADO[31] DOA[3]:DOADO[3] DOA[4]:DOADO[4] DOA[5]:DOADO[5] DOA[6]:DOADO[6] DOA[7]:DOADO[7] DOA[8]:DOADO[8] DOA[9]:DOADO[9] DOB[0]:DOBDO[0] DOB[10]:DOBDO[10] DOB[11]:DOBDO[11] DOB[12]:DOBDO[12] DOB[13]:DOBDO[13] DOB[14]:DOBDO[14] DOB[15]:DOBDO[15] DOB[16]:DOBDO[16] DOB[17]:DOBDO[17] DOB[18]:DOBDO[18] DOB[19]:DOBDO[19] DOB[1]:DOBDO[1] DOB[20]:DOBDO[20] DOB[21]:DOBDO[21] DOB[22]:DOBDO[22] DOB[23]:DOBDO[23] DOB[24]:DOBDO[24] DOB[25]:DOBDO[25] DOB[26]:DOBDO[26] DOB[27]:DOBDO[27] DOB[28]:DOBDO[28] DOB[29]:DOBDO[29] DOB[2]:DOBDO[2] DOB[30]:DOBDO[30] DOB[31]:DOBDO[31] DOB[3]:DOBDO[3] DOB[4]:DOBDO[4] DOB[5]:DOBDO[5] DOB[6]:DOBDO[6] DOB[7]:DOBDO[7] DOB[8]:DOBDO[8] DOB[9]:DOBDO[9] DOPA[0]:DOPADOP[0] DOPA[1]:DOPADOP[1] DOPA[2]:DOPADOP[2] DOPA[3]:DOPADOP[3] DOPB[0]:DOPBDOP[0] DOPB[1]:DOPBDOP[1] DOPB[2]:DOPBDOP[2] DOPB[3]:DOPBDOP[3] ENA:ENARDEN ENB:ENBWREN REGCEA:REGCEAREGCE WEB[0]:WEBWE[0] WEB[1]:WEBWE[1] WEB[2]:WEBWE[2] WEB[3]:WEBWE[3] GND:WEBWE[7],WEBWE[6],WEBWE[5],WEBWE[4] VCC:ADDRBWRADDR[15],ADDRARDADDR[15] SSRA:RSTRAMARSTRAM SSRB:RSTRAMB" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00FF00FF03000300020002000200000000000200010001000100000000000100),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'h74036F15FB6BB141FFFF000144E1EAD880007FFF24ED9E494FB0473234F52200),
    .INIT_03(256'h825975F841038083E63015FEBE68609DEC46BC8472BB9CD567A5063B32BE53C3),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000D),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \ramb_v5.ramb36_dp.ram36 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRB,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRB,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DBITERR(\NLW_ramb_v5.ramb36_dp.ram36_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOA),
        .DOBDO(DOB),
        .DOPADOP(\NLW_ramb_v5.ramb36_dp.ram36_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_v5.ramb36_dp.ram36_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_v5.ramb36_dp.ram36_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_ramb_v5.ramb36_dp.ram36_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_ramb_v5.ramb36_dp.ram36_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_ramb_v5.ramb36_dp.ram36_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_v5.ramb36_dp.ram36_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
