INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:51:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 buffer16/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            buffer13/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.842ns (16.993%)  route 4.113ns (83.007%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=853, unset)          0.508     0.508    buffer16/clk
                         FDRE                                         r  buffer16/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer16/outs_reg[5]/Q
                         net (fo=5, unplaced)         0.529     1.263    buffer16/control/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  buffer16/control/result0_carry_i_1/O
                         net (fo=1, unplaced)         0.248     1.630    cmpi1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.826 r  cmpi1/result0_carry/CO[3]
                         net (fo=22, unplaced)        0.650     2.476    buffer30/fifo/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     2.519 r  buffer30/fifo/Empty_i_4__1/O
                         net (fo=2, unplaced)         0.716     3.235    init0/control/Empty_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     3.278 f  init0/control/Empty_i_2__0/O
                         net (fo=5, unplaced)         0.272     3.550    fork16/control/generateBlocks[1].regblock/transmitValue_reg_9
                         LUT3 (Prop_lut3_I2_O)        0.043     3.593 r  fork16/control/generateBlocks[1].regblock/transmitValue_i_2__14/O
                         net (fo=4, unplaced)         0.358     3.951    fork16/control/generateBlocks[1].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     3.994 f  fork16/control/generateBlocks[1].regblock/transmitValue_i_3__10/O
                         net (fo=3, unplaced)         0.395     4.389    fork16/control/generateBlocks[1].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     4.432 r  fork16/control/generateBlocks[1].regblock/transmitValue_i_2/O
                         net (fo=2, unplaced)         0.255     4.687    fork16/control/generateBlocks[1].regblock/fullReg_reg
                         LUT4 (Prop_lut4_I0_O)        0.043     4.730 f  fork16/control/generateBlocks[1].regblock/fullReg_i_2__10/O
                         net (fo=7, unplaced)         0.412     5.142    fork5/control/generateBlocks[1].regblock/dataReg_reg[5]_0
                         LUT5 (Prop_lut5_I1_O)        0.043     5.185 r  fork5/control/generateBlocks[1].regblock/dataReg[5]_i_1/O
                         net (fo=6, unplaced)         0.278     5.463    buffer13/dataReg_reg[5]_5[0]
                         FDRE                                         r  buffer13/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=853, unset)          0.483    14.683    buffer13/clk
                         FDRE                                         r  buffer13/dataReg_reg[0]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.455    buffer13/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  8.992    




