
MOTOR_MANAGEMENT_V0_1_6_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000e82  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000001  00800100  00800100  00000ef6  2**0
                  ALLOC
  2 .comment      00000060  00000000  00000000  00000ef6  2**0
                  CONTENTS, READONLY
  3 .debug_aranges 00000060  00000000  00000000  00000f56  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   000005c1  00000000  00000000  00000fb6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00000233  00000000  00000000  00001577  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   000003fe  00000000  00000000  000017aa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000000e8  00000000  00000000  00001ba8  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    000002d9  00000000  00000000  00001c90  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000001a0  00000000  00000000  00001f69  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000058  00000000  00000000  00002109  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	a1 30       	cpi	r26, 0x01	; 1
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 59 00 	call	0xb2	; 0xb2 <main>
  88:	0c 94 3f 07 	jmp	0xe7e	; 0xe7e <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <twi_init>:
/**
* TWI Init
*
*/
void twi_init(void)
{
  90:	cf 93       	push	r28
  92:	df 93       	push	r29
  94:	cd b7       	in	r28, 0x3d	; 61
  96:	de b7       	in	r29, 0x3e	; 62
	//TWI Init
	TWAR = ( 0x0B << 1 );
  98:	8a eb       	ldi	r24, 0xBA	; 186
  9a:	90 e0       	ldi	r25, 0x00	; 0
  9c:	26 e1       	ldi	r18, 0x16	; 22
  9e:	fc 01       	movw	r30, r24
  a0:	20 83       	st	Z, r18
	//TWAR |= 0x01;
	TWCR = ( (1<<TWEN) | (1<<TWEA) );
  a2:	8c eb       	ldi	r24, 0xBC	; 188
  a4:	90 e0       	ldi	r25, 0x00	; 0
  a6:	24 e4       	ldi	r18, 0x44	; 68
  a8:	fc 01       	movw	r30, r24
  aa:	20 83       	st	Z, r18
}
  ac:	df 91       	pop	r29
  ae:	cf 91       	pop	r28
  b0:	08 95       	ret

000000b2 <main>:


int main(void)
{
  b2:	cf 93       	push	r28
  b4:	df 93       	push	r29
  b6:	cd b7       	in	r28, 0x3d	; 61
  b8:	de b7       	in	r29, 0x3e	; 62
  ba:	c1 54       	subi	r28, 0x41	; 65
  bc:	d1 09       	sbc	r29, r1
  be:	0f b6       	in	r0, 0x3f	; 63
  c0:	f8 94       	cli
  c2:	de bf       	out	0x3e, r29	; 62
  c4:	0f be       	out	0x3f, r0	; 63
  c6:	cd bf       	out	0x3d, r28	; 61
    init_servo_1();                                                 //Initalize our Servo1
  c8:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <init_servo_1>
    init_motor_1();                                                 //Initalize our Motor1
  cc:	0e 94 86 04 	call	0x90c	; 0x90c <init_motor_1>


	control_motor_1(128);
  d0:	80 e8       	ldi	r24, 0x80	; 128
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	0e 94 c1 05 	call	0xb82	; 0xb82 <control_motor_1>
	control_servo_1(128);
  d8:	80 e8       	ldi	r24, 0x80	; 128
  da:	0e 94 44 04 	call	0x888	; 0x888 <control_servo_1>

    //transmit_uart_string("Motor Controller V0.1 Ready!!");
    //transmit_uart('\r');
    //transmit_uart('\n');    
	
	int motor_data_test = 128;
  de:	80 e8       	ldi	r24, 0x80	; 128
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	9c 83       	std	Y+4, r25	; 0x04
  e4:	8b 83       	std	Y+3, r24	; 0x03

	twi_init();
  e6:	0e 94 48 00 	call	0x90	; 0x90 <twi_init>
	
	int counter = 0;
  ea:	1a 82       	std	Y+2, r1	; 0x02
  ec:	19 82       	std	Y+1, r1	; 0x01
	
	char servo_data;
	char motor_data;
	
	//Configure OC0A
	TCCR0A |= (1<<COM0A1);
  ee:	84 e4       	ldi	r24, 0x44	; 68
  f0:	90 e0       	ldi	r25, 0x00	; 0
  f2:	24 e4       	ldi	r18, 0x44	; 68
  f4:	30 e0       	ldi	r19, 0x00	; 0
  f6:	f9 01       	movw	r30, r18
  f8:	20 81       	ld	r18, Z
  fa:	20 68       	ori	r18, 0x80	; 128
  fc:	fc 01       	movw	r30, r24
  fe:	20 83       	st	Z, r18
	TCCR0A |= (1<<COM0B1);
 100:	84 e4       	ldi	r24, 0x44	; 68
 102:	90 e0       	ldi	r25, 0x00	; 0
 104:	24 e4       	ldi	r18, 0x44	; 68
 106:	30 e0       	ldi	r19, 0x00	; 0
 108:	f9 01       	movw	r30, r18
 10a:	20 81       	ld	r18, Z
 10c:	20 62       	ori	r18, 0x20	; 32
 10e:	fc 01       	movw	r30, r24
 110:	20 83       	st	Z, r18
	TCCR0A |= (1<<WGM00)|(1<<WGM01);
 112:	84 e4       	ldi	r24, 0x44	; 68
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	24 e4       	ldi	r18, 0x44	; 68
 118:	30 e0       	ldi	r19, 0x00	; 0
 11a:	f9 01       	movw	r30, r18
 11c:	20 81       	ld	r18, Z
 11e:	23 60       	ori	r18, 0x03	; 3
 120:	fc 01       	movw	r30, r24
 122:	20 83       	st	Z, r18
	
	TCCR0B |= (1<<CS01);
 124:	85 e4       	ldi	r24, 0x45	; 69
 126:	90 e0       	ldi	r25, 0x00	; 0
 128:	25 e4       	ldi	r18, 0x45	; 69
 12a:	30 e0       	ldi	r19, 0x00	; 0
 12c:	f9 01       	movw	r30, r18
 12e:	20 81       	ld	r18, Z
 130:	22 60       	ori	r18, 0x02	; 2
 132:	fc 01       	movw	r30, r24
 134:	20 83       	st	Z, r18
	
	DDRD |= (1<<PORTD5)|(1<<PORTD6);
 136:	8a e2       	ldi	r24, 0x2A	; 42
 138:	90 e0       	ldi	r25, 0x00	; 0
 13a:	2a e2       	ldi	r18, 0x2A	; 42
 13c:	30 e0       	ldi	r19, 0x00	; 0
 13e:	f9 01       	movw	r30, r18
 140:	20 81       	ld	r18, Z
 142:	20 66       	ori	r18, 0x60	; 96
 144:	fc 01       	movw	r30, r24
 146:	20 83       	st	Z, r18
	

    while(1)
    {        
        
		switch(TWSR)        //TWDR    Unknown identifier    Error
 148:	89 eb       	ldi	r24, 0xB9	; 185
 14a:	90 e0       	ldi	r25, 0x00	; 0
 14c:	fc 01       	movw	r30, r24
 14e:	80 81       	ld	r24, Z
 150:	88 2f       	mov	r24, r24
 152:	90 e0       	ldi	r25, 0x00	; 0
 154:	80 38       	cpi	r24, 0x80	; 128
 156:	91 05       	cpc	r25, r1
 158:	09 f4       	brne	.+2      	; 0x15c <main+0xaa>
 15a:	3b c1       	rjmp	.+630    	; 0x3d2 <main+0x320>
 15c:	80 3a       	cpi	r24, 0xA0	; 160
 15e:	91 05       	cpc	r25, r1
 160:	09 f4       	brne	.+2      	; 0x164 <main+0xb2>
 162:	3d c2       	rjmp	.+1146   	; 0x5de <main+0x52c>
 164:	80 36       	cpi	r24, 0x60	; 96
 166:	91 05       	cpc	r25, r1
 168:	09 f0       	breq	.+2      	; 0x16c <main+0xba>
			case 0xA0:            /* Received Stop or Repeated Start while still addressed */
			TWCR |= ( (1<<TWINT) );                            /* Switch to not Addressed */
			break;
			
			default:
			break;
 16a:	43 c2       	rjmp	.+1158   	; 0x5f2 <main+0x540>
    {        
        
		switch(TWSR)        //TWDR    Unknown identifier    Error
		{
			case 0x60:
			TWCR |= ( (1<<TWINT) | (1<<TWEA) );
 16c:	8c eb       	ldi	r24, 0xBC	; 188
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	2c eb       	ldi	r18, 0xBC	; 188
 172:	30 e0       	ldi	r19, 0x00	; 0
 174:	f9 01       	movw	r30, r18
 176:	20 81       	ld	r18, Z
 178:	20 6c       	ori	r18, 0xC0	; 192
 17a:	fc 01       	movw	r30, r24
 17c:	20 83       	st	Z, r18
			
			while(counter < 5)
 17e:	20 c1       	rjmp	.+576    	; 0x3c0 <main+0x30e>
			{
				counter++;
 180:	89 81       	ldd	r24, Y+1	; 0x01
 182:	9a 81       	ldd	r25, Y+2	; 0x02
 184:	01 96       	adiw	r24, 0x01	; 1
 186:	9a 83       	std	Y+2, r25	; 0x02
 188:	89 83       	std	Y+1, r24	; 0x01
				
				if(TWSR == 0x80)
 18a:	89 eb       	ldi	r24, 0xB9	; 185
 18c:	90 e0       	ldi	r25, 0x00	; 0
 18e:	fc 01       	movw	r30, r24
 190:	80 81       	ld	r24, Z
 192:	80 38       	cpi	r24, 0x80	; 128
 194:	09 f0       	breq	.+2      	; 0x198 <main+0xe6>
 196:	a2 c0       	rjmp	.+324    	; 0x2dc <main+0x22a>
				{
					data_twi[0] = TWDR;
 198:	8b eb       	ldi	r24, 0xBB	; 187
 19a:	90 e0       	ldi	r25, 0x00	; 0
 19c:	fc 01       	movw	r30, r24
 19e:	80 81       	ld	r24, Z
 1a0:	28 2f       	mov	r18, r24
 1a2:	30 e0       	ldi	r19, 0x00	; 0
 1a4:	ce 01       	movw	r24, r28
 1a6:	ce 96       	adiw	r24, 0x3e	; 62
 1a8:	fc 01       	movw	r30, r24
 1aa:	31 83       	std	Z+1, r19	; 0x01
 1ac:	20 83       	st	Z, r18
					TWCR |= ( (1<<TWINT) | (1<<TWEA) );
 1ae:	8c eb       	ldi	r24, 0xBC	; 188
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	2c eb       	ldi	r18, 0xBC	; 188
 1b4:	30 e0       	ldi	r19, 0x00	; 0
 1b6:	f9 01       	movw	r30, r18
 1b8:	20 81       	ld	r18, Z
 1ba:	20 6c       	ori	r18, 0xC0	; 192
 1bc:	fc 01       	movw	r30, r24
 1be:	20 83       	st	Z, r18
 1c0:	80 e0       	ldi	r24, 0x00	; 0
 1c2:	90 e0       	ldi	r25, 0x00	; 0
 1c4:	a0 e8       	ldi	r26, 0x80	; 128
 1c6:	bf e3       	ldi	r27, 0x3F	; 63
 1c8:	8e 83       	std	Y+6, r24	; 0x06
 1ca:	9f 83       	std	Y+7, r25	; 0x07
 1cc:	a8 87       	std	Y+8, r26	; 0x08
 1ce:	b9 87       	std	Y+9, r27	; 0x09

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 1d0:	20 e0       	ldi	r18, 0x00	; 0
 1d2:	30 e0       	ldi	r19, 0x00	; 0
 1d4:	4a ef       	ldi	r20, 0xFA	; 250
 1d6:	54 e4       	ldi	r21, 0x44	; 68
 1d8:	6e 81       	ldd	r22, Y+6	; 0x06
 1da:	7f 81       	ldd	r23, Y+7	; 0x07
 1dc:	88 85       	ldd	r24, Y+8	; 0x08
 1de:	99 85       	ldd	r25, Y+9	; 0x09
 1e0:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 1e4:	dc 01       	movw	r26, r24
 1e6:	cb 01       	movw	r24, r22
 1e8:	8a 87       	std	Y+10, r24	; 0x0a
 1ea:	9b 87       	std	Y+11, r25	; 0x0b
 1ec:	ac 87       	std	Y+12, r26	; 0x0c
 1ee:	bd 87       	std	Y+13, r27	; 0x0d
	if (__tmp < 1.0)
 1f0:	20 e0       	ldi	r18, 0x00	; 0
 1f2:	30 e0       	ldi	r19, 0x00	; 0
 1f4:	40 e8       	ldi	r20, 0x80	; 128
 1f6:	5f e3       	ldi	r21, 0x3F	; 63
 1f8:	6a 85       	ldd	r22, Y+10	; 0x0a
 1fa:	7b 85       	ldd	r23, Y+11	; 0x0b
 1fc:	8c 85       	ldd	r24, Y+12	; 0x0c
 1fe:	9d 85       	ldd	r25, Y+13	; 0x0d
 200:	0e 94 0b 06 	call	0xc16	; 0xc16 <__cmpsf2>
 204:	88 23       	and	r24, r24
 206:	2c f4       	brge	.+10     	; 0x212 <main+0x160>
		__ticks = 1;
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	9f 87       	std	Y+15, r25	; 0x0f
 20e:	8e 87       	std	Y+14, r24	; 0x0e
 210:	3f c0       	rjmp	.+126    	; 0x290 <main+0x1de>
	else if (__tmp > 65535)
 212:	20 e0       	ldi	r18, 0x00	; 0
 214:	3f ef       	ldi	r19, 0xFF	; 255
 216:	4f e7       	ldi	r20, 0x7F	; 127
 218:	57 e4       	ldi	r21, 0x47	; 71
 21a:	6a 85       	ldd	r22, Y+10	; 0x0a
 21c:	7b 85       	ldd	r23, Y+11	; 0x0b
 21e:	8c 85       	ldd	r24, Y+12	; 0x0c
 220:	9d 85       	ldd	r25, Y+13	; 0x0d
 222:	0e 94 88 06 	call	0xd10	; 0xd10 <__gesf2>
 226:	18 16       	cp	r1, r24
 228:	4c f5       	brge	.+82     	; 0x27c <main+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 22a:	20 e0       	ldi	r18, 0x00	; 0
 22c:	30 e0       	ldi	r19, 0x00	; 0
 22e:	40 e2       	ldi	r20, 0x20	; 32
 230:	51 e4       	ldi	r21, 0x41	; 65
 232:	6e 81       	ldd	r22, Y+6	; 0x06
 234:	7f 81       	ldd	r23, Y+7	; 0x07
 236:	88 85       	ldd	r24, Y+8	; 0x08
 238:	99 85       	ldd	r25, Y+9	; 0x09
 23a:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 23e:	dc 01       	movw	r26, r24
 240:	cb 01       	movw	r24, r22
 242:	bc 01       	movw	r22, r24
 244:	cd 01       	movw	r24, r26
 246:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 24a:	dc 01       	movw	r26, r24
 24c:	cb 01       	movw	r24, r22
 24e:	9f 87       	std	Y+15, r25	; 0x0f
 250:	8e 87       	std	Y+14, r24	; 0x0e
 252:	0f c0       	rjmp	.+30     	; 0x272 <main+0x1c0>
 254:	88 ec       	ldi	r24, 0xC8	; 200
 256:	90 e0       	ldi	r25, 0x00	; 0
 258:	99 8b       	std	Y+17, r25	; 0x11
 25a:	88 8b       	std	Y+16, r24	; 0x10
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 25c:	88 89       	ldd	r24, Y+16	; 0x10
 25e:	99 89       	ldd	r25, Y+17	; 0x11
 260:	01 97       	sbiw	r24, 0x01	; 1
 262:	f1 f7       	brne	.-4      	; 0x260 <main+0x1ae>
 264:	99 8b       	std	Y+17, r25	; 0x11
 266:	88 8b       	std	Y+16, r24	; 0x10
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 268:	8e 85       	ldd	r24, Y+14	; 0x0e
 26a:	9f 85       	ldd	r25, Y+15	; 0x0f
 26c:	01 97       	sbiw	r24, 0x01	; 1
 26e:	9f 87       	std	Y+15, r25	; 0x0f
 270:	8e 87       	std	Y+14, r24	; 0x0e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 272:	8e 85       	ldd	r24, Y+14	; 0x0e
 274:	9f 85       	ldd	r25, Y+15	; 0x0f
 276:	00 97       	sbiw	r24, 0x00	; 0
 278:	69 f7       	brne	.-38     	; 0x254 <main+0x1a2>
 27a:	14 c0       	rjmp	.+40     	; 0x2a4 <main+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 27c:	6a 85       	ldd	r22, Y+10	; 0x0a
 27e:	7b 85       	ldd	r23, Y+11	; 0x0b
 280:	8c 85       	ldd	r24, Y+12	; 0x0c
 282:	9d 85       	ldd	r25, Y+13	; 0x0d
 284:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 288:	dc 01       	movw	r26, r24
 28a:	cb 01       	movw	r24, r22
 28c:	9f 87       	std	Y+15, r25	; 0x0f
 28e:	8e 87       	std	Y+14, r24	; 0x0e
 290:	8e 85       	ldd	r24, Y+14	; 0x0e
 292:	9f 85       	ldd	r25, Y+15	; 0x0f
 294:	9b 8b       	std	Y+19, r25	; 0x13
 296:	8a 8b       	std	Y+18, r24	; 0x12
 298:	8a 89       	ldd	r24, Y+18	; 0x12
 29a:	9b 89       	ldd	r25, Y+19	; 0x13
 29c:	01 97       	sbiw	r24, 0x01	; 1
 29e:	f1 f7       	brne	.-4      	; 0x29c <main+0x1ea>
 2a0:	9b 8b       	std	Y+19, r25	; 0x13
 2a2:	8a 8b       	std	Y+18, r24	; 0x12
					_delay_ms(1);
					if(TWSR == 0x80)
 2a4:	89 eb       	ldi	r24, 0xB9	; 185
 2a6:	90 e0       	ldi	r25, 0x00	; 0
 2a8:	fc 01       	movw	r30, r24
 2aa:	80 81       	ld	r24, Z
 2ac:	80 38       	cpi	r24, 0x80	; 128
 2ae:	a9 f4       	brne	.+42     	; 0x2da <main+0x228>
					{
						data_twi[1] = TWDR;
 2b0:	8b eb       	ldi	r24, 0xBB	; 187
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	fc 01       	movw	r30, r24
 2b6:	80 81       	ld	r24, Z
 2b8:	28 2f       	mov	r18, r24
 2ba:	30 e0       	ldi	r19, 0x00	; 0
 2bc:	ce 01       	movw	r24, r28
 2be:	ce 96       	adiw	r24, 0x3e	; 62
 2c0:	fc 01       	movw	r30, r24
 2c2:	33 83       	std	Z+3, r19	; 0x03
 2c4:	22 83       	std	Z+2, r18	; 0x02
						TWCR |= ( (1<<TWINT) | (1<<TWEA) );
 2c6:	8c eb       	ldi	r24, 0xBC	; 188
 2c8:	90 e0       	ldi	r25, 0x00	; 0
 2ca:	2c eb       	ldi	r18, 0xBC	; 188
 2cc:	30 e0       	ldi	r19, 0x00	; 0
 2ce:	f9 01       	movw	r30, r18
 2d0:	20 81       	ld	r18, Z
 2d2:	20 6c       	ori	r18, 0xC0	; 192
 2d4:	fc 01       	movw	r30, r24
 2d6:	20 83       	st	Z, r18
						break;
 2d8:	79 c0       	rjmp	.+242    	; 0x3cc <main+0x31a>
					}
					break;
 2da:	78 c0       	rjmp	.+240    	; 0x3cc <main+0x31a>
 2dc:	80 e0       	ldi	r24, 0x00	; 0
 2de:	90 e0       	ldi	r25, 0x00	; 0
 2e0:	a0 e8       	ldi	r26, 0x80	; 128
 2e2:	bf e3       	ldi	r27, 0x3F	; 63
 2e4:	8c 8b       	std	Y+20, r24	; 0x14
 2e6:	9d 8b       	std	Y+21, r25	; 0x15
 2e8:	ae 8b       	std	Y+22, r26	; 0x16
 2ea:	bf 8b       	std	Y+23, r27	; 0x17

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 2ec:	20 e0       	ldi	r18, 0x00	; 0
 2ee:	30 e0       	ldi	r19, 0x00	; 0
 2f0:	4a ef       	ldi	r20, 0xFA	; 250
 2f2:	54 e4       	ldi	r21, 0x44	; 68
 2f4:	6c 89       	ldd	r22, Y+20	; 0x14
 2f6:	7d 89       	ldd	r23, Y+21	; 0x15
 2f8:	8e 89       	ldd	r24, Y+22	; 0x16
 2fa:	9f 89       	ldd	r25, Y+23	; 0x17
 2fc:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 300:	dc 01       	movw	r26, r24
 302:	cb 01       	movw	r24, r22
 304:	88 8f       	std	Y+24, r24	; 0x18
 306:	99 8f       	std	Y+25, r25	; 0x19
 308:	aa 8f       	std	Y+26, r26	; 0x1a
 30a:	bb 8f       	std	Y+27, r27	; 0x1b
	if (__tmp < 1.0)
 30c:	20 e0       	ldi	r18, 0x00	; 0
 30e:	30 e0       	ldi	r19, 0x00	; 0
 310:	40 e8       	ldi	r20, 0x80	; 128
 312:	5f e3       	ldi	r21, 0x3F	; 63
 314:	68 8d       	ldd	r22, Y+24	; 0x18
 316:	79 8d       	ldd	r23, Y+25	; 0x19
 318:	8a 8d       	ldd	r24, Y+26	; 0x1a
 31a:	9b 8d       	ldd	r25, Y+27	; 0x1b
 31c:	0e 94 0b 06 	call	0xc16	; 0xc16 <__cmpsf2>
 320:	88 23       	and	r24, r24
 322:	2c f4       	brge	.+10     	; 0x32e <main+0x27c>
		__ticks = 1;
 324:	81 e0       	ldi	r24, 0x01	; 1
 326:	90 e0       	ldi	r25, 0x00	; 0
 328:	9d 8f       	std	Y+29, r25	; 0x1d
 32a:	8c 8f       	std	Y+28, r24	; 0x1c
 32c:	3f c0       	rjmp	.+126    	; 0x3ac <main+0x2fa>
	else if (__tmp > 65535)
 32e:	20 e0       	ldi	r18, 0x00	; 0
 330:	3f ef       	ldi	r19, 0xFF	; 255
 332:	4f e7       	ldi	r20, 0x7F	; 127
 334:	57 e4       	ldi	r21, 0x47	; 71
 336:	68 8d       	ldd	r22, Y+24	; 0x18
 338:	79 8d       	ldd	r23, Y+25	; 0x19
 33a:	8a 8d       	ldd	r24, Y+26	; 0x1a
 33c:	9b 8d       	ldd	r25, Y+27	; 0x1b
 33e:	0e 94 88 06 	call	0xd10	; 0xd10 <__gesf2>
 342:	18 16       	cp	r1, r24
 344:	4c f5       	brge	.+82     	; 0x398 <main+0x2e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 346:	20 e0       	ldi	r18, 0x00	; 0
 348:	30 e0       	ldi	r19, 0x00	; 0
 34a:	40 e2       	ldi	r20, 0x20	; 32
 34c:	51 e4       	ldi	r21, 0x41	; 65
 34e:	6c 89       	ldd	r22, Y+20	; 0x14
 350:	7d 89       	ldd	r23, Y+21	; 0x15
 352:	8e 89       	ldd	r24, Y+22	; 0x16
 354:	9f 89       	ldd	r25, Y+23	; 0x17
 356:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 35a:	dc 01       	movw	r26, r24
 35c:	cb 01       	movw	r24, r22
 35e:	bc 01       	movw	r22, r24
 360:	cd 01       	movw	r24, r26
 362:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 366:	dc 01       	movw	r26, r24
 368:	cb 01       	movw	r24, r22
 36a:	9d 8f       	std	Y+29, r25	; 0x1d
 36c:	8c 8f       	std	Y+28, r24	; 0x1c
 36e:	0f c0       	rjmp	.+30     	; 0x38e <main+0x2dc>
 370:	88 ec       	ldi	r24, 0xC8	; 200
 372:	90 e0       	ldi	r25, 0x00	; 0
 374:	9f 8f       	std	Y+31, r25	; 0x1f
 376:	8e 8f       	std	Y+30, r24	; 0x1e
 378:	8e 8d       	ldd	r24, Y+30	; 0x1e
 37a:	9f 8d       	ldd	r25, Y+31	; 0x1f
 37c:	01 97       	sbiw	r24, 0x01	; 1
 37e:	f1 f7       	brne	.-4      	; 0x37c <main+0x2ca>
 380:	9f 8f       	std	Y+31, r25	; 0x1f
 382:	8e 8f       	std	Y+30, r24	; 0x1e
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 384:	8c 8d       	ldd	r24, Y+28	; 0x1c
 386:	9d 8d       	ldd	r25, Y+29	; 0x1d
 388:	01 97       	sbiw	r24, 0x01	; 1
 38a:	9d 8f       	std	Y+29, r25	; 0x1d
 38c:	8c 8f       	std	Y+28, r24	; 0x1c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 38e:	8c 8d       	ldd	r24, Y+28	; 0x1c
 390:	9d 8d       	ldd	r25, Y+29	; 0x1d
 392:	00 97       	sbiw	r24, 0x00	; 0
 394:	69 f7       	brne	.-38     	; 0x370 <main+0x2be>
 396:	14 c0       	rjmp	.+40     	; 0x3c0 <main+0x30e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 398:	68 8d       	ldd	r22, Y+24	; 0x18
 39a:	79 8d       	ldd	r23, Y+25	; 0x19
 39c:	8a 8d       	ldd	r24, Y+26	; 0x1a
 39e:	9b 8d       	ldd	r25, Y+27	; 0x1b
 3a0:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 3a4:	dc 01       	movw	r26, r24
 3a6:	cb 01       	movw	r24, r22
 3a8:	9d 8f       	std	Y+29, r25	; 0x1d
 3aa:	8c 8f       	std	Y+28, r24	; 0x1c
 3ac:	8c 8d       	ldd	r24, Y+28	; 0x1c
 3ae:	9d 8d       	ldd	r25, Y+29	; 0x1d
 3b0:	99 a3       	std	Y+33, r25	; 0x21
 3b2:	88 a3       	std	Y+32, r24	; 0x20
 3b4:	88 a1       	ldd	r24, Y+32	; 0x20
 3b6:	99 a1       	ldd	r25, Y+33	; 0x21
 3b8:	01 97       	sbiw	r24, 0x01	; 1
 3ba:	f1 f7       	brne	.-4      	; 0x3b8 <main+0x306>
 3bc:	99 a3       	std	Y+33, r25	; 0x21
 3be:	88 a3       	std	Y+32, r24	; 0x20
		switch(TWSR)        //TWDR    Unknown identifier    Error
		{
			case 0x60:
			TWCR |= ( (1<<TWINT) | (1<<TWEA) );
			
			while(counter < 5)
 3c0:	89 81       	ldd	r24, Y+1	; 0x01
 3c2:	9a 81       	ldd	r25, Y+2	; 0x02
 3c4:	85 30       	cpi	r24, 0x05	; 5
 3c6:	91 05       	cpc	r25, r1
 3c8:	0c f4       	brge	.+2      	; 0x3cc <main+0x31a>
 3ca:	da ce       	rjmp	.-588    	; 0x180 <main+0xce>
					break;
				}
				_delay_ms(1);
			}
			counter = counter;
			counter = 0;
 3cc:	1a 82       	std	Y+2, r1	; 0x02
 3ce:	19 82       	std	Y+1, r1	; 0x01
			
			break;
 3d0:	10 c1       	rjmp	.+544    	; 0x5f2 <main+0x540>
			
			case 0x80:
			data = TWDR;
 3d2:	8b eb       	ldi	r24, 0xBB	; 187
 3d4:	90 e0       	ldi	r25, 0x00	; 0
 3d6:	fc 01       	movw	r30, r24
 3d8:	80 81       	ld	r24, Z
 3da:	80 93 00 01 	sts	0x0100, r24

			
			
			TWCR |= ( (1<<TWINT) | (1<<TWEA) );
 3de:	8c eb       	ldi	r24, 0xBC	; 188
 3e0:	90 e0       	ldi	r25, 0x00	; 0
 3e2:	2c eb       	ldi	r18, 0xBC	; 188
 3e4:	30 e0       	ldi	r19, 0x00	; 0
 3e6:	f9 01       	movw	r30, r18
 3e8:	20 81       	ld	r18, Z
 3ea:	20 6c       	ori	r18, 0xC0	; 192
 3ec:	fc 01       	movw	r30, r24
 3ee:	20 83       	st	Z, r18
			
			PORTC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );
 3f0:	88 e2       	ldi	r24, 0x28	; 40
 3f2:	90 e0       	ldi	r25, 0x00	; 0
 3f4:	28 e2       	ldi	r18, 0x28	; 40
 3f6:	30 e0       	ldi	r19, 0x00	; 0
 3f8:	f9 01       	movw	r30, r18
 3fa:	20 81       	ld	r18, Z
 3fc:	27 60       	ori	r18, 0x07	; 7
 3fe:	fc 01       	movw	r30, r24
 400:	20 83       	st	Z, r18
 402:	80 e0       	ldi	r24, 0x00	; 0
 404:	90 e0       	ldi	r25, 0x00	; 0
 406:	a8 e4       	ldi	r26, 0x48	; 72
 408:	b2 e4       	ldi	r27, 0x42	; 66
 40a:	8a a3       	std	Y+34, r24	; 0x22
 40c:	9b a3       	std	Y+35, r25	; 0x23
 40e:	ac a3       	std	Y+36, r26	; 0x24
 410:	bd a3       	std	Y+37, r27	; 0x25

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 412:	20 e0       	ldi	r18, 0x00	; 0
 414:	30 e0       	ldi	r19, 0x00	; 0
 416:	4a ef       	ldi	r20, 0xFA	; 250
 418:	54 e4       	ldi	r21, 0x44	; 68
 41a:	6a a1       	ldd	r22, Y+34	; 0x22
 41c:	7b a1       	ldd	r23, Y+35	; 0x23
 41e:	8c a1       	ldd	r24, Y+36	; 0x24
 420:	9d a1       	ldd	r25, Y+37	; 0x25
 422:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 426:	dc 01       	movw	r26, r24
 428:	cb 01       	movw	r24, r22
 42a:	8e a3       	std	Y+38, r24	; 0x26
 42c:	9f a3       	std	Y+39, r25	; 0x27
 42e:	a8 a7       	std	Y+40, r26	; 0x28
 430:	b9 a7       	std	Y+41, r27	; 0x29
	if (__tmp < 1.0)
 432:	20 e0       	ldi	r18, 0x00	; 0
 434:	30 e0       	ldi	r19, 0x00	; 0
 436:	40 e8       	ldi	r20, 0x80	; 128
 438:	5f e3       	ldi	r21, 0x3F	; 63
 43a:	6e a1       	ldd	r22, Y+38	; 0x26
 43c:	7f a1       	ldd	r23, Y+39	; 0x27
 43e:	88 a5       	ldd	r24, Y+40	; 0x28
 440:	99 a5       	ldd	r25, Y+41	; 0x29
 442:	0e 94 0b 06 	call	0xc16	; 0xc16 <__cmpsf2>
 446:	88 23       	and	r24, r24
 448:	2c f4       	brge	.+10     	; 0x454 <main+0x3a2>
		__ticks = 1;
 44a:	81 e0       	ldi	r24, 0x01	; 1
 44c:	90 e0       	ldi	r25, 0x00	; 0
 44e:	9b a7       	std	Y+43, r25	; 0x2b
 450:	8a a7       	std	Y+42, r24	; 0x2a
 452:	3f c0       	rjmp	.+126    	; 0x4d2 <main+0x420>
	else if (__tmp > 65535)
 454:	20 e0       	ldi	r18, 0x00	; 0
 456:	3f ef       	ldi	r19, 0xFF	; 255
 458:	4f e7       	ldi	r20, 0x7F	; 127
 45a:	57 e4       	ldi	r21, 0x47	; 71
 45c:	6e a1       	ldd	r22, Y+38	; 0x26
 45e:	7f a1       	ldd	r23, Y+39	; 0x27
 460:	88 a5       	ldd	r24, Y+40	; 0x28
 462:	99 a5       	ldd	r25, Y+41	; 0x29
 464:	0e 94 88 06 	call	0xd10	; 0xd10 <__gesf2>
 468:	18 16       	cp	r1, r24
 46a:	4c f5       	brge	.+82     	; 0x4be <main+0x40c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 46c:	20 e0       	ldi	r18, 0x00	; 0
 46e:	30 e0       	ldi	r19, 0x00	; 0
 470:	40 e2       	ldi	r20, 0x20	; 32
 472:	51 e4       	ldi	r21, 0x41	; 65
 474:	6a a1       	ldd	r22, Y+34	; 0x22
 476:	7b a1       	ldd	r23, Y+35	; 0x23
 478:	8c a1       	ldd	r24, Y+36	; 0x24
 47a:	9d a1       	ldd	r25, Y+37	; 0x25
 47c:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 480:	dc 01       	movw	r26, r24
 482:	cb 01       	movw	r24, r22
 484:	bc 01       	movw	r22, r24
 486:	cd 01       	movw	r24, r26
 488:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 48c:	dc 01       	movw	r26, r24
 48e:	cb 01       	movw	r24, r22
 490:	9b a7       	std	Y+43, r25	; 0x2b
 492:	8a a7       	std	Y+42, r24	; 0x2a
 494:	0f c0       	rjmp	.+30     	; 0x4b4 <main+0x402>
 496:	88 ec       	ldi	r24, 0xC8	; 200
 498:	90 e0       	ldi	r25, 0x00	; 0
 49a:	9d a7       	std	Y+45, r25	; 0x2d
 49c:	8c a7       	std	Y+44, r24	; 0x2c
 49e:	8c a5       	ldd	r24, Y+44	; 0x2c
 4a0:	9d a5       	ldd	r25, Y+45	; 0x2d
 4a2:	01 97       	sbiw	r24, 0x01	; 1
 4a4:	f1 f7       	brne	.-4      	; 0x4a2 <main+0x3f0>
 4a6:	9d a7       	std	Y+45, r25	; 0x2d
 4a8:	8c a7       	std	Y+44, r24	; 0x2c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 4aa:	8a a5       	ldd	r24, Y+42	; 0x2a
 4ac:	9b a5       	ldd	r25, Y+43	; 0x2b
 4ae:	01 97       	sbiw	r24, 0x01	; 1
 4b0:	9b a7       	std	Y+43, r25	; 0x2b
 4b2:	8a a7       	std	Y+42, r24	; 0x2a
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 4b4:	8a a5       	ldd	r24, Y+42	; 0x2a
 4b6:	9b a5       	ldd	r25, Y+43	; 0x2b
 4b8:	00 97       	sbiw	r24, 0x00	; 0
 4ba:	69 f7       	brne	.-38     	; 0x496 <main+0x3e4>
 4bc:	14 c0       	rjmp	.+40     	; 0x4e6 <main+0x434>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 4be:	6e a1       	ldd	r22, Y+38	; 0x26
 4c0:	7f a1       	ldd	r23, Y+39	; 0x27
 4c2:	88 a5       	ldd	r24, Y+40	; 0x28
 4c4:	99 a5       	ldd	r25, Y+41	; 0x29
 4c6:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 4ca:	dc 01       	movw	r26, r24
 4cc:	cb 01       	movw	r24, r22
 4ce:	9b a7       	std	Y+43, r25	; 0x2b
 4d0:	8a a7       	std	Y+42, r24	; 0x2a
 4d2:	8a a5       	ldd	r24, Y+42	; 0x2a
 4d4:	9b a5       	ldd	r25, Y+43	; 0x2b
 4d6:	9f a7       	std	Y+47, r25	; 0x2f
 4d8:	8e a7       	std	Y+46, r24	; 0x2e
 4da:	8e a5       	ldd	r24, Y+46	; 0x2e
 4dc:	9f a5       	ldd	r25, Y+47	; 0x2f
 4de:	01 97       	sbiw	r24, 0x01	; 1
 4e0:	f1 f7       	brne	.-4      	; 0x4de <main+0x42c>
 4e2:	9f a7       	std	Y+47, r25	; 0x2f
 4e4:	8e a7       	std	Y+46, r24	; 0x2e
			_delay_ms(50);
			
			PORTC &= ~( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );
 4e6:	88 e2       	ldi	r24, 0x28	; 40
 4e8:	90 e0       	ldi	r25, 0x00	; 0
 4ea:	28 e2       	ldi	r18, 0x28	; 40
 4ec:	30 e0       	ldi	r19, 0x00	; 0
 4ee:	f9 01       	movw	r30, r18
 4f0:	20 81       	ld	r18, Z
 4f2:	28 7f       	andi	r18, 0xF8	; 248
 4f4:	fc 01       	movw	r30, r24
 4f6:	20 83       	st	Z, r18
 4f8:	80 e0       	ldi	r24, 0x00	; 0
 4fa:	90 e0       	ldi	r25, 0x00	; 0
 4fc:	a8 e4       	ldi	r26, 0x48	; 72
 4fe:	b2 e4       	ldi	r27, 0x42	; 66
 500:	88 ab       	std	Y+48, r24	; 0x30
 502:	99 ab       	std	Y+49, r25	; 0x31
 504:	aa ab       	std	Y+50, r26	; 0x32
 506:	bb ab       	std	Y+51, r27	; 0x33

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 508:	20 e0       	ldi	r18, 0x00	; 0
 50a:	30 e0       	ldi	r19, 0x00	; 0
 50c:	4a ef       	ldi	r20, 0xFA	; 250
 50e:	54 e4       	ldi	r21, 0x44	; 68
 510:	68 a9       	ldd	r22, Y+48	; 0x30
 512:	79 a9       	ldd	r23, Y+49	; 0x31
 514:	8a a9       	ldd	r24, Y+50	; 0x32
 516:	9b a9       	ldd	r25, Y+51	; 0x33
 518:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 51c:	dc 01       	movw	r26, r24
 51e:	cb 01       	movw	r24, r22
 520:	8c ab       	std	Y+52, r24	; 0x34
 522:	9d ab       	std	Y+53, r25	; 0x35
 524:	ae ab       	std	Y+54, r26	; 0x36
 526:	bf ab       	std	Y+55, r27	; 0x37
	if (__tmp < 1.0)
 528:	20 e0       	ldi	r18, 0x00	; 0
 52a:	30 e0       	ldi	r19, 0x00	; 0
 52c:	40 e8       	ldi	r20, 0x80	; 128
 52e:	5f e3       	ldi	r21, 0x3F	; 63
 530:	6c a9       	ldd	r22, Y+52	; 0x34
 532:	7d a9       	ldd	r23, Y+53	; 0x35
 534:	8e a9       	ldd	r24, Y+54	; 0x36
 536:	9f a9       	ldd	r25, Y+55	; 0x37
 538:	0e 94 0b 06 	call	0xc16	; 0xc16 <__cmpsf2>
 53c:	88 23       	and	r24, r24
 53e:	2c f4       	brge	.+10     	; 0x54a <main+0x498>
		__ticks = 1;
 540:	81 e0       	ldi	r24, 0x01	; 1
 542:	90 e0       	ldi	r25, 0x00	; 0
 544:	99 af       	std	Y+57, r25	; 0x39
 546:	88 af       	std	Y+56, r24	; 0x38
 548:	3f c0       	rjmp	.+126    	; 0x5c8 <main+0x516>
	else if (__tmp > 65535)
 54a:	20 e0       	ldi	r18, 0x00	; 0
 54c:	3f ef       	ldi	r19, 0xFF	; 255
 54e:	4f e7       	ldi	r20, 0x7F	; 127
 550:	57 e4       	ldi	r21, 0x47	; 71
 552:	6c a9       	ldd	r22, Y+52	; 0x34
 554:	7d a9       	ldd	r23, Y+53	; 0x35
 556:	8e a9       	ldd	r24, Y+54	; 0x36
 558:	9f a9       	ldd	r25, Y+55	; 0x37
 55a:	0e 94 88 06 	call	0xd10	; 0xd10 <__gesf2>
 55e:	18 16       	cp	r1, r24
 560:	4c f5       	brge	.+82     	; 0x5b4 <main+0x502>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 562:	20 e0       	ldi	r18, 0x00	; 0
 564:	30 e0       	ldi	r19, 0x00	; 0
 566:	40 e2       	ldi	r20, 0x20	; 32
 568:	51 e4       	ldi	r21, 0x41	; 65
 56a:	68 a9       	ldd	r22, Y+48	; 0x30
 56c:	79 a9       	ldd	r23, Y+49	; 0x31
 56e:	8a a9       	ldd	r24, Y+50	; 0x32
 570:	9b a9       	ldd	r25, Y+51	; 0x33
 572:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 576:	dc 01       	movw	r26, r24
 578:	cb 01       	movw	r24, r22
 57a:	bc 01       	movw	r22, r24
 57c:	cd 01       	movw	r24, r26
 57e:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 582:	dc 01       	movw	r26, r24
 584:	cb 01       	movw	r24, r22
 586:	99 af       	std	Y+57, r25	; 0x39
 588:	88 af       	std	Y+56, r24	; 0x38
 58a:	0f c0       	rjmp	.+30     	; 0x5aa <main+0x4f8>
 58c:	88 ec       	ldi	r24, 0xC8	; 200
 58e:	90 e0       	ldi	r25, 0x00	; 0
 590:	9b af       	std	Y+59, r25	; 0x3b
 592:	8a af       	std	Y+58, r24	; 0x3a
 594:	8a ad       	ldd	r24, Y+58	; 0x3a
 596:	9b ad       	ldd	r25, Y+59	; 0x3b
 598:	01 97       	sbiw	r24, 0x01	; 1
 59a:	f1 f7       	brne	.-4      	; 0x598 <main+0x4e6>
 59c:	9b af       	std	Y+59, r25	; 0x3b
 59e:	8a af       	std	Y+58, r24	; 0x3a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 5a0:	88 ad       	ldd	r24, Y+56	; 0x38
 5a2:	99 ad       	ldd	r25, Y+57	; 0x39
 5a4:	01 97       	sbiw	r24, 0x01	; 1
 5a6:	99 af       	std	Y+57, r25	; 0x39
 5a8:	88 af       	std	Y+56, r24	; 0x38
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 5aa:	88 ad       	ldd	r24, Y+56	; 0x38
 5ac:	99 ad       	ldd	r25, Y+57	; 0x39
 5ae:	00 97       	sbiw	r24, 0x00	; 0
 5b0:	69 f7       	brne	.-38     	; 0x58c <main+0x4da>
			_delay_ms(50);
			break;
 5b2:	1f c0       	rjmp	.+62     	; 0x5f2 <main+0x540>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 5b4:	6c a9       	ldd	r22, Y+52	; 0x34
 5b6:	7d a9       	ldd	r23, Y+53	; 0x35
 5b8:	8e a9       	ldd	r24, Y+54	; 0x36
 5ba:	9f a9       	ldd	r25, Y+55	; 0x37
 5bc:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 5c0:	dc 01       	movw	r26, r24
 5c2:	cb 01       	movw	r24, r22
 5c4:	99 af       	std	Y+57, r25	; 0x39
 5c6:	88 af       	std	Y+56, r24	; 0x38
 5c8:	88 ad       	ldd	r24, Y+56	; 0x38
 5ca:	99 ad       	ldd	r25, Y+57	; 0x39
 5cc:	9d af       	std	Y+61, r25	; 0x3d
 5ce:	8c af       	std	Y+60, r24	; 0x3c
 5d0:	8c ad       	ldd	r24, Y+60	; 0x3c
 5d2:	9d ad       	ldd	r25, Y+61	; 0x3d
 5d4:	01 97       	sbiw	r24, 0x01	; 1
 5d6:	f1 f7       	brne	.-4      	; 0x5d4 <main+0x522>
 5d8:	9d af       	std	Y+61, r25	; 0x3d
 5da:	8c af       	std	Y+60, r24	; 0x3c
 5dc:	0a c0       	rjmp	.+20     	; 0x5f2 <main+0x540>
			
			case 0xA0:            /* Received Stop or Repeated Start while still addressed */
			TWCR |= ( (1<<TWINT) );                            /* Switch to not Addressed */
 5de:	8c eb       	ldi	r24, 0xBC	; 188
 5e0:	90 e0       	ldi	r25, 0x00	; 0
 5e2:	2c eb       	ldi	r18, 0xBC	; 188
 5e4:	30 e0       	ldi	r19, 0x00	; 0
 5e6:	f9 01       	movw	r30, r18
 5e8:	20 81       	ld	r18, Z
 5ea:	20 68       	ori	r18, 0x80	; 128
 5ec:	fc 01       	movw	r30, r24
 5ee:	20 83       	st	Z, r18
			break;
 5f0:	00 00       	nop
			default:
			break;
		}
		
		//If servo data
		if(data_twi[0] == 0x55)	
 5f2:	ce 01       	movw	r24, r28
 5f4:	ce 96       	adiw	r24, 0x3e	; 62
 5f6:	fc 01       	movw	r30, r24
 5f8:	80 81       	ld	r24, Z
 5fa:	91 81       	ldd	r25, Z+1	; 0x01
 5fc:	85 35       	cpi	r24, 0x55	; 85
 5fe:	91 05       	cpc	r25, r1
 600:	d1 f5       	brne	.+116    	; 0x676 <main+0x5c4>
		{
			if(data_twi[1] > 128)
 602:	ce 01       	movw	r24, r28
 604:	ce 96       	adiw	r24, 0x3e	; 62
 606:	fc 01       	movw	r30, r24
 608:	82 81       	ldd	r24, Z+2	; 0x02
 60a:	93 81       	ldd	r25, Z+3	; 0x03
 60c:	81 38       	cpi	r24, 0x81	; 129
 60e:	91 05       	cpc	r25, r1
 610:	3c f0       	brlt	.+14     	; 0x620 <main+0x56e>
			{
				control_servo_1(data_twi[1]);
 612:	ce 01       	movw	r24, r28
 614:	ce 96       	adiw	r24, 0x3e	; 62
 616:	fc 01       	movw	r30, r24
 618:	82 81       	ldd	r24, Z+2	; 0x02
 61a:	93 81       	ldd	r25, Z+3	; 0x03
 61c:	0e 94 44 04 	call	0x888	; 0x888 <control_servo_1>
			}
			
			if(data_twi[1] < 127)
 620:	ce 01       	movw	r24, r28
 622:	ce 96       	adiw	r24, 0x3e	; 62
 624:	fc 01       	movw	r30, r24
 626:	82 81       	ldd	r24, Z+2	; 0x02
 628:	93 81       	ldd	r25, Z+3	; 0x03
 62a:	8f 37       	cpi	r24, 0x7F	; 127
 62c:	91 05       	cpc	r25, r1
 62e:	3c f4       	brge	.+14     	; 0x63e <main+0x58c>
			{
				control_servo_1(data_twi[1]);				
 630:	ce 01       	movw	r24, r28
 632:	ce 96       	adiw	r24, 0x3e	; 62
 634:	fc 01       	movw	r30, r24
 636:	82 81       	ldd	r24, Z+2	; 0x02
 638:	93 81       	ldd	r25, Z+3	; 0x03
 63a:	0e 94 44 04 	call	0x888	; 0x888 <control_servo_1>
			}
			
			
			servo_data = data_twi[1];
 63e:	ce 01       	movw	r24, r28
 640:	ce 96       	adiw	r24, 0x3e	; 62
 642:	fc 01       	movw	r30, r24
 644:	82 81       	ldd	r24, Z+2	; 0x02
 646:	93 81       	ldd	r25, Z+3	; 0x03
 648:	8d 83       	std	Y+5, r24	; 0x05
			
			if(servo_data == 0xff)
 64a:	8d 81       	ldd	r24, Y+5	; 0x05
 64c:	8f 3f       	cpi	r24, 0xFF	; 255
 64e:	51 f4       	brne	.+20     	; 0x664 <main+0x5b2>
			{		
				PORTC |= ( (1<<DDC0) );
 650:	88 e2       	ldi	r24, 0x28	; 40
 652:	90 e0       	ldi	r25, 0x00	; 0
 654:	28 e2       	ldi	r18, 0x28	; 40
 656:	30 e0       	ldi	r19, 0x00	; 0
 658:	f9 01       	movw	r30, r18
 65a:	20 81       	ld	r18, Z
 65c:	21 60       	ori	r18, 0x01	; 1
 65e:	fc 01       	movw	r30, r24
 660:	20 83       	st	Z, r18
 662:	09 c0       	rjmp	.+18     	; 0x676 <main+0x5c4>
			}
			else
			{
				PORTC &= ~( (1<<DDC0) );
 664:	88 e2       	ldi	r24, 0x28	; 40
 666:	90 e0       	ldi	r25, 0x00	; 0
 668:	28 e2       	ldi	r18, 0x28	; 40
 66a:	30 e0       	ldi	r19, 0x00	; 0
 66c:	f9 01       	movw	r30, r18
 66e:	20 81       	ld	r18, Z
 670:	2e 7f       	andi	r18, 0xFE	; 254
 672:	fc 01       	movw	r30, r24
 674:	20 83       	st	Z, r18
			}
		}	

		//If motor data
		if(data_twi[0] == 0x66)
 676:	ce 01       	movw	r24, r28
 678:	ce 96       	adiw	r24, 0x3e	; 62
 67a:	fc 01       	movw	r30, r24
 67c:	80 81       	ld	r24, Z
 67e:	91 81       	ldd	r25, Z+1	; 0x01
 680:	86 36       	cpi	r24, 0x66	; 102
 682:	91 05       	cpc	r25, r1
 684:	b9 f5       	brne	.+110    	; 0x6f4 <main+0x642>
		{
			//If Forward
			if(data_twi[1] > 128)
 686:	ce 01       	movw	r24, r28
 688:	ce 96       	adiw	r24, 0x3e	; 62
 68a:	fc 01       	movw	r30, r24
 68c:	82 81       	ldd	r24, Z+2	; 0x02
 68e:	93 81       	ldd	r25, Z+3	; 0x03
 690:	81 38       	cpi	r24, 0x81	; 129
 692:	91 05       	cpc	r25, r1
 694:	8c f0       	brlt	.+34     	; 0x6b8 <main+0x606>
			{
				OCR0A = (data_twi[1] - 128) * 2;
 696:	87 e4       	ldi	r24, 0x47	; 71
 698:	90 e0       	ldi	r25, 0x00	; 0
 69a:	9e 01       	movw	r18, r28
 69c:	22 5c       	subi	r18, 0xC2	; 194
 69e:	3f 4f       	sbci	r19, 0xFF	; 255
 6a0:	f9 01       	movw	r30, r18
 6a2:	22 81       	ldd	r18, Z+2	; 0x02
 6a4:	33 81       	ldd	r19, Z+3	; 0x03
 6a6:	20 58       	subi	r18, 0x80	; 128
 6a8:	31 09       	sbc	r19, r1
 6aa:	22 0f       	add	r18, r18
 6ac:	fc 01       	movw	r30, r24
 6ae:	20 83       	st	Z, r18
				//Stop Backward
				OCR0B = 0x00;
 6b0:	88 e4       	ldi	r24, 0x48	; 72
 6b2:	90 e0       	ldi	r25, 0x00	; 0
 6b4:	fc 01       	movw	r30, r24
 6b6:	10 82       	st	Z, r1
			}

			//If Backward
			if(data_twi[1] < 127)
 6b8:	ce 01       	movw	r24, r28
 6ba:	ce 96       	adiw	r24, 0x3e	; 62
 6bc:	fc 01       	movw	r30, r24
 6be:	82 81       	ldd	r24, Z+2	; 0x02
 6c0:	93 81       	ldd	r25, Z+3	; 0x03
 6c2:	8f 37       	cpi	r24, 0x7F	; 127
 6c4:	91 05       	cpc	r25, r1
 6c6:	b4 f4       	brge	.+44     	; 0x6f4 <main+0x642>
			{
				//Stop Forward
				OCR0A = 0x00;
 6c8:	87 e4       	ldi	r24, 0x47	; 71
 6ca:	90 e0       	ldi	r25, 0x00	; 0
 6cc:	fc 01       	movw	r30, r24
 6ce:	10 82       	st	Z, r1
				OCR0B = (127 - data_twi[1]) * 2;
 6d0:	88 e4       	ldi	r24, 0x48	; 72
 6d2:	90 e0       	ldi	r25, 0x00	; 0
 6d4:	9e 01       	movw	r18, r28
 6d6:	22 5c       	subi	r18, 0xC2	; 194
 6d8:	3f 4f       	sbci	r19, 0xFF	; 255
 6da:	f9 01       	movw	r30, r18
 6dc:	22 81       	ldd	r18, Z+2	; 0x02
 6de:	33 81       	ldd	r19, Z+3	; 0x03
 6e0:	4f e7       	ldi	r20, 0x7F	; 127
 6e2:	50 e0       	ldi	r21, 0x00	; 0
 6e4:	ba 01       	movw	r22, r20
 6e6:	62 1b       	sub	r22, r18
 6e8:	73 0b       	sbc	r23, r19
 6ea:	9b 01       	movw	r18, r22
 6ec:	22 0f       	add	r18, r18
 6ee:	fc 01       	movw	r30, r24
 6f0:	20 83       	st	Z, r18
			}
			

		}
    }
 6f2:	2a cd       	rjmp	.-1452   	; 0x148 <main+0x96>
 6f4:	29 cd       	rjmp	.-1454   	; 0x148 <main+0x96>

000006f6 <init_servo_1>:

#include <avr/io.h>                                                 //Include AVR Library to get the nice Bit definitions
#include "util/delay.h"                                             //Delay Function

void init_servo_1( void )
{
 6f6:	cf 93       	push	r28
 6f8:	df 93       	push	r29
 6fa:	cd b7       	in	r28, 0x3d	; 61
 6fc:	de b7       	in	r29, 0x3e	; 62
 6fe:	2e 97       	sbiw	r28, 0x0e	; 14
 700:	0f b6       	in	r0, 0x3f	; 63
 702:	f8 94       	cli
 704:	de bf       	out	0x3e, r29	; 62
 706:	0f be       	out	0x3f, r0	; 63
 708:	cd bf       	out	0x3d, r28	; 61
    DDRB |= (1<<DDB1);                                              //Set PB1 (OC1A) to output
 70a:	84 e2       	ldi	r24, 0x24	; 36
 70c:	90 e0       	ldi	r25, 0x00	; 0
 70e:	24 e2       	ldi	r18, 0x24	; 36
 710:	30 e0       	ldi	r19, 0x00	; 0
 712:	f9 01       	movw	r30, r18
 714:	20 81       	ld	r18, Z
 716:	22 60       	ori	r18, 0x02	; 2
 718:	fc 01       	movw	r30, r24
 71a:	20 83       	st	Z, r18
    DDRC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );                  //SET PC0-PC2 (Debug LED's) to output
 71c:	87 e2       	ldi	r24, 0x27	; 39
 71e:	90 e0       	ldi	r25, 0x00	; 0
 720:	27 e2       	ldi	r18, 0x27	; 39
 722:	30 e0       	ldi	r19, 0x00	; 0
 724:	f9 01       	movw	r30, r18
 726:	20 81       	ld	r18, Z
 728:	27 60       	ori	r18, 0x07	; 7
 72a:	fc 01       	movw	r30, r24
 72c:	20 83       	st	Z, r18
    
    TCCR1A |= ( (1<<COM1A1) |  (1<<WGM11) );                        //Set Compare to Fast PWM with match to clear and bottom to set    
 72e:	80 e8       	ldi	r24, 0x80	; 128
 730:	90 e0       	ldi	r25, 0x00	; 0
 732:	20 e8       	ldi	r18, 0x80	; 128
 734:	30 e0       	ldi	r19, 0x00	; 0
 736:	f9 01       	movw	r30, r18
 738:	20 81       	ld	r18, Z
 73a:	22 68       	ori	r18, 0x82	; 130
 73c:	fc 01       	movw	r30, r24
 73e:	20 83       	st	Z, r18
    TCCR1B |= ( (1<<WGM12) | (1<<WGM13) | (1<<CS11) );              //Set Clock Dividor to 1024    
 740:	81 e8       	ldi	r24, 0x81	; 129
 742:	90 e0       	ldi	r25, 0x00	; 0
 744:	21 e8       	ldi	r18, 0x81	; 129
 746:	30 e0       	ldi	r19, 0x00	; 0
 748:	f9 01       	movw	r30, r18
 74a:	20 81       	ld	r18, Z
 74c:	2a 61       	ori	r18, 0x1A	; 26
 74e:	fc 01       	movw	r30, r24
 750:	20 83       	st	Z, r18

    OCR1A = 0x08FF;
 752:	88 e8       	ldi	r24, 0x88	; 136
 754:	90 e0       	ldi	r25, 0x00	; 0
 756:	2f ef       	ldi	r18, 0xFF	; 255
 758:	38 e0       	ldi	r19, 0x08	; 8
 75a:	fc 01       	movw	r30, r24
 75c:	31 83       	std	Z+1, r19	; 0x01
 75e:	20 83       	st	Z, r18

    ICR1 = 0x5000;													//Top of Counter
 760:	86 e8       	ldi	r24, 0x86	; 134
 762:	90 e0       	ldi	r25, 0x00	; 0
 764:	20 e0       	ldi	r18, 0x00	; 0
 766:	30 e5       	ldi	r19, 0x50	; 80
 768:	fc 01       	movw	r30, r24
 76a:	31 83       	std	Z+1, r19	; 0x01
 76c:	20 83       	st	Z, r18

    PORTC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );                 //Signalize successfull bootup with all LED's
 76e:	88 e2       	ldi	r24, 0x28	; 40
 770:	90 e0       	ldi	r25, 0x00	; 0
 772:	28 e2       	ldi	r18, 0x28	; 40
 774:	30 e0       	ldi	r19, 0x00	; 0
 776:	f9 01       	movw	r30, r18
 778:	20 81       	ld	r18, Z
 77a:	27 60       	ori	r18, 0x07	; 7
 77c:	fc 01       	movw	r30, r24
 77e:	20 83       	st	Z, r18
 780:	80 e0       	ldi	r24, 0x00	; 0
 782:	90 e0       	ldi	r25, 0x00	; 0
 784:	a8 e4       	ldi	r26, 0x48	; 72
 786:	b2 e4       	ldi	r27, 0x42	; 66
 788:	89 83       	std	Y+1, r24	; 0x01
 78a:	9a 83       	std	Y+2, r25	; 0x02
 78c:	ab 83       	std	Y+3, r26	; 0x03
 78e:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 790:	20 e0       	ldi	r18, 0x00	; 0
 792:	30 e0       	ldi	r19, 0x00	; 0
 794:	4a ef       	ldi	r20, 0xFA	; 250
 796:	54 e4       	ldi	r21, 0x44	; 68
 798:	69 81       	ldd	r22, Y+1	; 0x01
 79a:	7a 81       	ldd	r23, Y+2	; 0x02
 79c:	8b 81       	ldd	r24, Y+3	; 0x03
 79e:	9c 81       	ldd	r25, Y+4	; 0x04
 7a0:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 7a4:	dc 01       	movw	r26, r24
 7a6:	cb 01       	movw	r24, r22
 7a8:	8d 83       	std	Y+5, r24	; 0x05
 7aa:	9e 83       	std	Y+6, r25	; 0x06
 7ac:	af 83       	std	Y+7, r26	; 0x07
 7ae:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
 7b0:	20 e0       	ldi	r18, 0x00	; 0
 7b2:	30 e0       	ldi	r19, 0x00	; 0
 7b4:	40 e8       	ldi	r20, 0x80	; 128
 7b6:	5f e3       	ldi	r21, 0x3F	; 63
 7b8:	6d 81       	ldd	r22, Y+5	; 0x05
 7ba:	7e 81       	ldd	r23, Y+6	; 0x06
 7bc:	8f 81       	ldd	r24, Y+7	; 0x07
 7be:	98 85       	ldd	r25, Y+8	; 0x08
 7c0:	0e 94 0b 06 	call	0xc16	; 0xc16 <__cmpsf2>
 7c4:	88 23       	and	r24, r24
 7c6:	2c f4       	brge	.+10     	; 0x7d2 <init_servo_1+0xdc>
		__ticks = 1;
 7c8:	81 e0       	ldi	r24, 0x01	; 1
 7ca:	90 e0       	ldi	r25, 0x00	; 0
 7cc:	9a 87       	std	Y+10, r25	; 0x0a
 7ce:	89 87       	std	Y+9, r24	; 0x09
 7d0:	3f c0       	rjmp	.+126    	; 0x850 <init_servo_1+0x15a>
	else if (__tmp > 65535)
 7d2:	20 e0       	ldi	r18, 0x00	; 0
 7d4:	3f ef       	ldi	r19, 0xFF	; 255
 7d6:	4f e7       	ldi	r20, 0x7F	; 127
 7d8:	57 e4       	ldi	r21, 0x47	; 71
 7da:	6d 81       	ldd	r22, Y+5	; 0x05
 7dc:	7e 81       	ldd	r23, Y+6	; 0x06
 7de:	8f 81       	ldd	r24, Y+7	; 0x07
 7e0:	98 85       	ldd	r25, Y+8	; 0x08
 7e2:	0e 94 88 06 	call	0xd10	; 0xd10 <__gesf2>
 7e6:	18 16       	cp	r1, r24
 7e8:	4c f5       	brge	.+82     	; 0x83c <init_servo_1+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 7ea:	20 e0       	ldi	r18, 0x00	; 0
 7ec:	30 e0       	ldi	r19, 0x00	; 0
 7ee:	40 e2       	ldi	r20, 0x20	; 32
 7f0:	51 e4       	ldi	r21, 0x41	; 65
 7f2:	69 81       	ldd	r22, Y+1	; 0x01
 7f4:	7a 81       	ldd	r23, Y+2	; 0x02
 7f6:	8b 81       	ldd	r24, Y+3	; 0x03
 7f8:	9c 81       	ldd	r25, Y+4	; 0x04
 7fa:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 7fe:	dc 01       	movw	r26, r24
 800:	cb 01       	movw	r24, r22
 802:	bc 01       	movw	r22, r24
 804:	cd 01       	movw	r24, r26
 806:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 80a:	dc 01       	movw	r26, r24
 80c:	cb 01       	movw	r24, r22
 80e:	9a 87       	std	Y+10, r25	; 0x0a
 810:	89 87       	std	Y+9, r24	; 0x09
 812:	0f c0       	rjmp	.+30     	; 0x832 <init_servo_1+0x13c>
 814:	88 ec       	ldi	r24, 0xC8	; 200
 816:	90 e0       	ldi	r25, 0x00	; 0
 818:	9c 87       	std	Y+12, r25	; 0x0c
 81a:	8b 87       	std	Y+11, r24	; 0x0b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 81c:	8b 85       	ldd	r24, Y+11	; 0x0b
 81e:	9c 85       	ldd	r25, Y+12	; 0x0c
 820:	01 97       	sbiw	r24, 0x01	; 1
 822:	f1 f7       	brne	.-4      	; 0x820 <init_servo_1+0x12a>
 824:	9c 87       	std	Y+12, r25	; 0x0c
 826:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 828:	89 85       	ldd	r24, Y+9	; 0x09
 82a:	9a 85       	ldd	r25, Y+10	; 0x0a
 82c:	01 97       	sbiw	r24, 0x01	; 1
 82e:	9a 87       	std	Y+10, r25	; 0x0a
 830:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 832:	89 85       	ldd	r24, Y+9	; 0x09
 834:	9a 85       	ldd	r25, Y+10	; 0x0a
 836:	89 2b       	or	r24, r25
 838:	69 f7       	brne	.-38     	; 0x814 <init_servo_1+0x11e>
 83a:	14 c0       	rjmp	.+40     	; 0x864 <init_servo_1+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 83c:	6d 81       	ldd	r22, Y+5	; 0x05
 83e:	7e 81       	ldd	r23, Y+6	; 0x06
 840:	8f 81       	ldd	r24, Y+7	; 0x07
 842:	98 85       	ldd	r25, Y+8	; 0x08
 844:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 848:	dc 01       	movw	r26, r24
 84a:	cb 01       	movw	r24, r22
 84c:	9a 87       	std	Y+10, r25	; 0x0a
 84e:	89 87       	std	Y+9, r24	; 0x09
 850:	89 85       	ldd	r24, Y+9	; 0x09
 852:	9a 85       	ldd	r25, Y+10	; 0x0a
 854:	9e 87       	std	Y+14, r25	; 0x0e
 856:	8d 87       	std	Y+13, r24	; 0x0d
 858:	8d 85       	ldd	r24, Y+13	; 0x0d
 85a:	9e 85       	ldd	r25, Y+14	; 0x0e
 85c:	01 97       	sbiw	r24, 0x01	; 1
 85e:	f1 f7       	brne	.-4      	; 0x85c <init_servo_1+0x166>
 860:	9e 87       	std	Y+14, r25	; 0x0e
 862:	8d 87       	std	Y+13, r24	; 0x0d
    _delay_ms(50);
    PORTC &= ~( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );
 864:	88 e2       	ldi	r24, 0x28	; 40
 866:	90 e0       	ldi	r25, 0x00	; 0
 868:	28 e2       	ldi	r18, 0x28	; 40
 86a:	30 e0       	ldi	r19, 0x00	; 0
 86c:	f9 01       	movw	r30, r18
 86e:	20 81       	ld	r18, Z
 870:	28 7f       	andi	r18, 0xF8	; 248
 872:	fc 01       	movw	r30, r24
 874:	20 83       	st	Z, r18
}
 876:	2e 96       	adiw	r28, 0x0e	; 14
 878:	0f b6       	in	r0, 0x3f	; 63
 87a:	f8 94       	cli
 87c:	de bf       	out	0x3e, r29	; 62
 87e:	0f be       	out	0x3f, r0	; 63
 880:	cd bf       	out	0x3d, r28	; 61
 882:	df 91       	pop	r29
 884:	cf 91       	pop	r28
 886:	08 95       	ret

00000888 <control_servo_1>:

void control_servo_1( char grad )
{
 888:	cf 93       	push	r28
 88a:	df 93       	push	r29
 88c:	00 d0       	rcall	.+0      	; 0x88e <control_servo_1+0x6>
 88e:	00 d0       	rcall	.+0      	; 0x890 <control_servo_1+0x8>
 890:	1f 92       	push	r1
 892:	cd b7       	in	r28, 0x3d	; 61
 894:	de b7       	in	r29, 0x3e	; 62
 896:	8b 83       	std	Y+3, r24	; 0x03
    int CAL = 0;
 898:	1a 82       	std	Y+2, r1	; 0x02
 89a:	19 82       	std	Y+1, r1	; 0x01

    PORTC |= (1<<DDC1);                                             //Set orange LED to show that there is something happening
 89c:	88 e2       	ldi	r24, 0x28	; 40
 89e:	90 e0       	ldi	r25, 0x00	; 0
 8a0:	28 e2       	ldi	r18, 0x28	; 40
 8a2:	30 e0       	ldi	r19, 0x00	; 0
 8a4:	f9 01       	movw	r30, r18
 8a6:	20 81       	ld	r18, Z
 8a8:	22 60       	ori	r18, 0x02	; 2
 8aa:	fc 01       	movw	r30, r24
 8ac:	20 83       	st	Z, r18

    CAL = 0x08FF - 0x01FF;                                          //Calibration Value. If you have Issues with this Parameter please consult Bmarty for a solution
 8ae:	80 e0       	ldi	r24, 0x00	; 0
 8b0:	97 e0       	ldi	r25, 0x07	; 7
 8b2:	9a 83       	std	Y+2, r25	; 0x02
 8b4:	89 83       	std	Y+1, r24	; 0x01

    OCR1A = ((CAL/180)*grad) + 0x01FF;                              //Calculate the Value for the Timer based on the given °                                  
 8b6:	28 e8       	ldi	r18, 0x88	; 136
 8b8:	30 e0       	ldi	r19, 0x00	; 0
 8ba:	89 81       	ldd	r24, Y+1	; 0x01
 8bc:	9a 81       	ldd	r25, Y+2	; 0x02
 8be:	44 eb       	ldi	r20, 0xB4	; 180
 8c0:	50 e0       	ldi	r21, 0x00	; 0
 8c2:	ba 01       	movw	r22, r20
 8c4:	0e 94 17 07 	call	0xe2e	; 0xe2e <__divmodhi4>
 8c8:	cb 01       	movw	r24, r22
 8ca:	bc 01       	movw	r22, r24
 8cc:	8b 81       	ldd	r24, Y+3	; 0x03
 8ce:	48 2f       	mov	r20, r24
 8d0:	50 e0       	ldi	r21, 0x00	; 0
 8d2:	64 9f       	mul	r22, r20
 8d4:	c0 01       	movw	r24, r0
 8d6:	65 9f       	mul	r22, r21
 8d8:	90 0d       	add	r25, r0
 8da:	74 9f       	mul	r23, r20
 8dc:	90 0d       	add	r25, r0
 8de:	11 24       	eor	r1, r1
 8e0:	81 50       	subi	r24, 0x01	; 1
 8e2:	9e 4f       	sbci	r25, 0xFE	; 254
 8e4:	f9 01       	movw	r30, r18
 8e6:	91 83       	std	Z+1, r25	; 0x01
 8e8:	80 83       	st	Z, r24

    PORTC &= ~(1<<DDC1);                                            //Turn off LED
 8ea:	88 e2       	ldi	r24, 0x28	; 40
 8ec:	90 e0       	ldi	r25, 0x00	; 0
 8ee:	28 e2       	ldi	r18, 0x28	; 40
 8f0:	30 e0       	ldi	r19, 0x00	; 0
 8f2:	f9 01       	movw	r30, r18
 8f4:	20 81       	ld	r18, Z
 8f6:	2d 7f       	andi	r18, 0xFD	; 253
 8f8:	fc 01       	movw	r30, r24
 8fa:	20 83       	st	Z, r18
}
 8fc:	0f 90       	pop	r0
 8fe:	0f 90       	pop	r0
 900:	0f 90       	pop	r0
 902:	0f 90       	pop	r0
 904:	0f 90       	pop	r0
 906:	df 91       	pop	r29
 908:	cf 91       	pop	r28
 90a:	08 95       	ret

0000090c <init_motor_1>:

void init_motor_1( void )
{
 90c:	cf 93       	push	r28
 90e:	df 93       	push	r29
 910:	cd b7       	in	r28, 0x3d	; 61
 912:	de b7       	in	r29, 0x3e	; 62
 914:	6c 97       	sbiw	r28, 0x1c	; 28
 916:	0f b6       	in	r0, 0x3f	; 63
 918:	f8 94       	cli
 91a:	de bf       	out	0x3e, r29	; 62
 91c:	0f be       	out	0x3f, r0	; 63
 91e:	cd bf       	out	0x3d, r28	; 61
    DDRB |= (1<<DDB2);                                              //Set PB2 (OC1B) to output
 920:	84 e2       	ldi	r24, 0x24	; 36
 922:	90 e0       	ldi	r25, 0x00	; 0
 924:	24 e2       	ldi	r18, 0x24	; 36
 926:	30 e0       	ldi	r19, 0x00	; 0
 928:	f9 01       	movw	r30, r18
 92a:	20 81       	ld	r18, Z
 92c:	24 60       	ori	r18, 0x04	; 4
 92e:	fc 01       	movw	r30, r24
 930:	20 83       	st	Z, r18
    DDRC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );                  //SET PC0-PC2 (Debug LED's) to output
 932:	87 e2       	ldi	r24, 0x27	; 39
 934:	90 e0       	ldi	r25, 0x00	; 0
 936:	27 e2       	ldi	r18, 0x27	; 39
 938:	30 e0       	ldi	r19, 0x00	; 0
 93a:	f9 01       	movw	r30, r18
 93c:	20 81       	ld	r18, Z
 93e:	27 60       	ori	r18, 0x07	; 7
 940:	fc 01       	movw	r30, r24
 942:	20 83       	st	Z, r18
    
    TCCR1A |= ( (1<<COM1B1) |  (1<<WGM11) );                        //Set Compare to Fast PWM with match to clear and bottom to set    
 944:	80 e8       	ldi	r24, 0x80	; 128
 946:	90 e0       	ldi	r25, 0x00	; 0
 948:	20 e8       	ldi	r18, 0x80	; 128
 94a:	30 e0       	ldi	r19, 0x00	; 0
 94c:	f9 01       	movw	r30, r18
 94e:	20 81       	ld	r18, Z
 950:	22 62       	ori	r18, 0x22	; 34
 952:	fc 01       	movw	r30, r24
 954:	20 83       	st	Z, r18
    TCCR1B |= ( (1<<WGM12) | (1<<WGM13) | (1<<CS11) );              //Set Clock Dividor to 1024    
 956:	81 e8       	ldi	r24, 0x81	; 129
 958:	90 e0       	ldi	r25, 0x00	; 0
 95a:	21 e8       	ldi	r18, 0x81	; 129
 95c:	30 e0       	ldi	r19, 0x00	; 0
 95e:	f9 01       	movw	r30, r18
 960:	20 81       	ld	r18, Z
 962:	2a 61       	ori	r18, 0x1A	; 26
 964:	fc 01       	movw	r30, r24
 966:	20 83       	st	Z, r18

    OCR1B = 0x08FF;
 968:	8a e8       	ldi	r24, 0x8A	; 138
 96a:	90 e0       	ldi	r25, 0x00	; 0
 96c:	2f ef       	ldi	r18, 0xFF	; 255
 96e:	38 e0       	ldi	r19, 0x08	; 8
 970:	fc 01       	movw	r30, r24
 972:	31 83       	std	Z+1, r19	; 0x01
 974:	20 83       	st	Z, r18

    ICR1 = 0x5000;													//Top of Counter
 976:	86 e8       	ldi	r24, 0x86	; 134
 978:	90 e0       	ldi	r25, 0x00	; 0
 97a:	20 e0       	ldi	r18, 0x00	; 0
 97c:	30 e5       	ldi	r19, 0x50	; 80
 97e:	fc 01       	movw	r30, r24
 980:	31 83       	std	Z+1, r19	; 0x01
 982:	20 83       	st	Z, r18

    PORTC |= ( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );                 //Signalize successfull bootup with all LED's
 984:	88 e2       	ldi	r24, 0x28	; 40
 986:	90 e0       	ldi	r25, 0x00	; 0
 988:	28 e2       	ldi	r18, 0x28	; 40
 98a:	30 e0       	ldi	r19, 0x00	; 0
 98c:	f9 01       	movw	r30, r18
 98e:	20 81       	ld	r18, Z
 990:	27 60       	ori	r18, 0x07	; 7
 992:	fc 01       	movw	r30, r24
 994:	20 83       	st	Z, r18
 996:	80 e0       	ldi	r24, 0x00	; 0
 998:	90 e0       	ldi	r25, 0x00	; 0
 99a:	a6 e9       	ldi	r26, 0x96	; 150
 99c:	b3 e4       	ldi	r27, 0x43	; 67
 99e:	89 83       	std	Y+1, r24	; 0x01
 9a0:	9a 83       	std	Y+2, r25	; 0x02
 9a2:	ab 83       	std	Y+3, r26	; 0x03
 9a4:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 9a6:	20 e0       	ldi	r18, 0x00	; 0
 9a8:	30 e0       	ldi	r19, 0x00	; 0
 9aa:	4a ef       	ldi	r20, 0xFA	; 250
 9ac:	54 e4       	ldi	r21, 0x44	; 68
 9ae:	69 81       	ldd	r22, Y+1	; 0x01
 9b0:	7a 81       	ldd	r23, Y+2	; 0x02
 9b2:	8b 81       	ldd	r24, Y+3	; 0x03
 9b4:	9c 81       	ldd	r25, Y+4	; 0x04
 9b6:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 9ba:	dc 01       	movw	r26, r24
 9bc:	cb 01       	movw	r24, r22
 9be:	8d 83       	std	Y+5, r24	; 0x05
 9c0:	9e 83       	std	Y+6, r25	; 0x06
 9c2:	af 83       	std	Y+7, r26	; 0x07
 9c4:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
 9c6:	20 e0       	ldi	r18, 0x00	; 0
 9c8:	30 e0       	ldi	r19, 0x00	; 0
 9ca:	40 e8       	ldi	r20, 0x80	; 128
 9cc:	5f e3       	ldi	r21, 0x3F	; 63
 9ce:	6d 81       	ldd	r22, Y+5	; 0x05
 9d0:	7e 81       	ldd	r23, Y+6	; 0x06
 9d2:	8f 81       	ldd	r24, Y+7	; 0x07
 9d4:	98 85       	ldd	r25, Y+8	; 0x08
 9d6:	0e 94 0b 06 	call	0xc16	; 0xc16 <__cmpsf2>
 9da:	88 23       	and	r24, r24
 9dc:	2c f4       	brge	.+10     	; 0x9e8 <init_motor_1+0xdc>
		__ticks = 1;
 9de:	81 e0       	ldi	r24, 0x01	; 1
 9e0:	90 e0       	ldi	r25, 0x00	; 0
 9e2:	9a 87       	std	Y+10, r25	; 0x0a
 9e4:	89 87       	std	Y+9, r24	; 0x09
 9e6:	3f c0       	rjmp	.+126    	; 0xa66 <init_motor_1+0x15a>
	else if (__tmp > 65535)
 9e8:	20 e0       	ldi	r18, 0x00	; 0
 9ea:	3f ef       	ldi	r19, 0xFF	; 255
 9ec:	4f e7       	ldi	r20, 0x7F	; 127
 9ee:	57 e4       	ldi	r21, 0x47	; 71
 9f0:	6d 81       	ldd	r22, Y+5	; 0x05
 9f2:	7e 81       	ldd	r23, Y+6	; 0x06
 9f4:	8f 81       	ldd	r24, Y+7	; 0x07
 9f6:	98 85       	ldd	r25, Y+8	; 0x08
 9f8:	0e 94 88 06 	call	0xd10	; 0xd10 <__gesf2>
 9fc:	18 16       	cp	r1, r24
 9fe:	4c f5       	brge	.+82     	; 0xa52 <init_motor_1+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 a00:	20 e0       	ldi	r18, 0x00	; 0
 a02:	30 e0       	ldi	r19, 0x00	; 0
 a04:	40 e2       	ldi	r20, 0x20	; 32
 a06:	51 e4       	ldi	r21, 0x41	; 65
 a08:	69 81       	ldd	r22, Y+1	; 0x01
 a0a:	7a 81       	ldd	r23, Y+2	; 0x02
 a0c:	8b 81       	ldd	r24, Y+3	; 0x03
 a0e:	9c 81       	ldd	r25, Y+4	; 0x04
 a10:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 a14:	dc 01       	movw	r26, r24
 a16:	cb 01       	movw	r24, r22
 a18:	bc 01       	movw	r22, r24
 a1a:	cd 01       	movw	r24, r26
 a1c:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 a20:	dc 01       	movw	r26, r24
 a22:	cb 01       	movw	r24, r22
 a24:	9a 87       	std	Y+10, r25	; 0x0a
 a26:	89 87       	std	Y+9, r24	; 0x09
 a28:	0f c0       	rjmp	.+30     	; 0xa48 <init_motor_1+0x13c>
 a2a:	88 ec       	ldi	r24, 0xC8	; 200
 a2c:	90 e0       	ldi	r25, 0x00	; 0
 a2e:	9c 87       	std	Y+12, r25	; 0x0c
 a30:	8b 87       	std	Y+11, r24	; 0x0b
 a32:	8b 85       	ldd	r24, Y+11	; 0x0b
 a34:	9c 85       	ldd	r25, Y+12	; 0x0c
 a36:	01 97       	sbiw	r24, 0x01	; 1
 a38:	f1 f7       	brne	.-4      	; 0xa36 <init_motor_1+0x12a>
 a3a:	9c 87       	std	Y+12, r25	; 0x0c
 a3c:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 a3e:	89 85       	ldd	r24, Y+9	; 0x09
 a40:	9a 85       	ldd	r25, Y+10	; 0x0a
 a42:	01 97       	sbiw	r24, 0x01	; 1
 a44:	9a 87       	std	Y+10, r25	; 0x0a
 a46:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 a48:	89 85       	ldd	r24, Y+9	; 0x09
 a4a:	9a 85       	ldd	r25, Y+10	; 0x0a
 a4c:	89 2b       	or	r24, r25
 a4e:	69 f7       	brne	.-38     	; 0xa2a <init_motor_1+0x11e>
 a50:	14 c0       	rjmp	.+40     	; 0xa7a <init_motor_1+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 a52:	6d 81       	ldd	r22, Y+5	; 0x05
 a54:	7e 81       	ldd	r23, Y+6	; 0x06
 a56:	8f 81       	ldd	r24, Y+7	; 0x07
 a58:	98 85       	ldd	r25, Y+8	; 0x08
 a5a:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 a5e:	dc 01       	movw	r26, r24
 a60:	cb 01       	movw	r24, r22
 a62:	9a 87       	std	Y+10, r25	; 0x0a
 a64:	89 87       	std	Y+9, r24	; 0x09
 a66:	89 85       	ldd	r24, Y+9	; 0x09
 a68:	9a 85       	ldd	r25, Y+10	; 0x0a
 a6a:	9e 87       	std	Y+14, r25	; 0x0e
 a6c:	8d 87       	std	Y+13, r24	; 0x0d
 a6e:	8d 85       	ldd	r24, Y+13	; 0x0d
 a70:	9e 85       	ldd	r25, Y+14	; 0x0e
 a72:	01 97       	sbiw	r24, 0x01	; 1
 a74:	f1 f7       	brne	.-4      	; 0xa72 <init_motor_1+0x166>
 a76:	9e 87       	std	Y+14, r25	; 0x0e
 a78:	8d 87       	std	Y+13, r24	; 0x0d
    _delay_ms(300);
    PORTC &= ~( (1<<DDC0) | (1<<DDC1) | (1<<DDC2) );
 a7a:	88 e2       	ldi	r24, 0x28	; 40
 a7c:	90 e0       	ldi	r25, 0x00	; 0
 a7e:	28 e2       	ldi	r18, 0x28	; 40
 a80:	30 e0       	ldi	r19, 0x00	; 0
 a82:	f9 01       	movw	r30, r18
 a84:	20 81       	ld	r18, Z
 a86:	28 7f       	andi	r18, 0xF8	; 248
 a88:	fc 01       	movw	r30, r24
 a8a:	20 83       	st	Z, r18
 a8c:	80 e0       	ldi	r24, 0x00	; 0
 a8e:	90 e0       	ldi	r25, 0x00	; 0
 a90:	a6 e9       	ldi	r26, 0x96	; 150
 a92:	b3 e4       	ldi	r27, 0x43	; 67
 a94:	8f 87       	std	Y+15, r24	; 0x0f
 a96:	98 8b       	std	Y+16, r25	; 0x10
 a98:	a9 8b       	std	Y+17, r26	; 0x11
 a9a:	ba 8b       	std	Y+18, r27	; 0x12

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 a9c:	20 e0       	ldi	r18, 0x00	; 0
 a9e:	30 e0       	ldi	r19, 0x00	; 0
 aa0:	4a ef       	ldi	r20, 0xFA	; 250
 aa2:	54 e4       	ldi	r21, 0x44	; 68
 aa4:	6f 85       	ldd	r22, Y+15	; 0x0f
 aa6:	78 89       	ldd	r23, Y+16	; 0x10
 aa8:	89 89       	ldd	r24, Y+17	; 0x11
 aaa:	9a 89       	ldd	r25, Y+18	; 0x12
 aac:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 ab0:	dc 01       	movw	r26, r24
 ab2:	cb 01       	movw	r24, r22
 ab4:	8b 8b       	std	Y+19, r24	; 0x13
 ab6:	9c 8b       	std	Y+20, r25	; 0x14
 ab8:	ad 8b       	std	Y+21, r26	; 0x15
 aba:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
 abc:	20 e0       	ldi	r18, 0x00	; 0
 abe:	30 e0       	ldi	r19, 0x00	; 0
 ac0:	40 e8       	ldi	r20, 0x80	; 128
 ac2:	5f e3       	ldi	r21, 0x3F	; 63
 ac4:	6b 89       	ldd	r22, Y+19	; 0x13
 ac6:	7c 89       	ldd	r23, Y+20	; 0x14
 ac8:	8d 89       	ldd	r24, Y+21	; 0x15
 aca:	9e 89       	ldd	r25, Y+22	; 0x16
 acc:	0e 94 0b 06 	call	0xc16	; 0xc16 <__cmpsf2>
 ad0:	88 23       	and	r24, r24
 ad2:	2c f4       	brge	.+10     	; 0xade <init_motor_1+0x1d2>
		__ticks = 1;
 ad4:	81 e0       	ldi	r24, 0x01	; 1
 ad6:	90 e0       	ldi	r25, 0x00	; 0
 ad8:	98 8f       	std	Y+24, r25	; 0x18
 ada:	8f 8b       	std	Y+23, r24	; 0x17
 adc:	3f c0       	rjmp	.+126    	; 0xb5c <init_motor_1+0x250>
	else if (__tmp > 65535)
 ade:	20 e0       	ldi	r18, 0x00	; 0
 ae0:	3f ef       	ldi	r19, 0xFF	; 255
 ae2:	4f e7       	ldi	r20, 0x7F	; 127
 ae4:	57 e4       	ldi	r21, 0x47	; 71
 ae6:	6b 89       	ldd	r22, Y+19	; 0x13
 ae8:	7c 89       	ldd	r23, Y+20	; 0x14
 aea:	8d 89       	ldd	r24, Y+21	; 0x15
 aec:	9e 89       	ldd	r25, Y+22	; 0x16
 aee:	0e 94 88 06 	call	0xd10	; 0xd10 <__gesf2>
 af2:	18 16       	cp	r1, r24
 af4:	4c f5       	brge	.+82     	; 0xb48 <init_motor_1+0x23c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 af6:	20 e0       	ldi	r18, 0x00	; 0
 af8:	30 e0       	ldi	r19, 0x00	; 0
 afa:	40 e2       	ldi	r20, 0x20	; 32
 afc:	51 e4       	ldi	r21, 0x41	; 65
 afe:	6f 85       	ldd	r22, Y+15	; 0x0f
 b00:	78 89       	ldd	r23, Y+16	; 0x10
 b02:	89 89       	ldd	r24, Y+17	; 0x11
 b04:	9a 89       	ldd	r25, Y+18	; 0x12
 b06:	0e 94 8c 06 	call	0xd18	; 0xd18 <__mulsf3>
 b0a:	dc 01       	movw	r26, r24
 b0c:	cb 01       	movw	r24, r22
 b0e:	bc 01       	movw	r22, r24
 b10:	cd 01       	movw	r24, r26
 b12:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 b16:	dc 01       	movw	r26, r24
 b18:	cb 01       	movw	r24, r22
 b1a:	98 8f       	std	Y+24, r25	; 0x18
 b1c:	8f 8b       	std	Y+23, r24	; 0x17
 b1e:	0f c0       	rjmp	.+30     	; 0xb3e <init_motor_1+0x232>
 b20:	88 ec       	ldi	r24, 0xC8	; 200
 b22:	90 e0       	ldi	r25, 0x00	; 0
 b24:	9a 8f       	std	Y+26, r25	; 0x1a
 b26:	89 8f       	std	Y+25, r24	; 0x19
 b28:	89 8d       	ldd	r24, Y+25	; 0x19
 b2a:	9a 8d       	ldd	r25, Y+26	; 0x1a
 b2c:	01 97       	sbiw	r24, 0x01	; 1
 b2e:	f1 f7       	brne	.-4      	; 0xb2c <init_motor_1+0x220>
 b30:	9a 8f       	std	Y+26, r25	; 0x1a
 b32:	89 8f       	std	Y+25, r24	; 0x19
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 b34:	8f 89       	ldd	r24, Y+23	; 0x17
 b36:	98 8d       	ldd	r25, Y+24	; 0x18
 b38:	01 97       	sbiw	r24, 0x01	; 1
 b3a:	98 8f       	std	Y+24, r25	; 0x18
 b3c:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 b3e:	8f 89       	ldd	r24, Y+23	; 0x17
 b40:	98 8d       	ldd	r25, Y+24	; 0x18
 b42:	89 2b       	or	r24, r25
 b44:	69 f7       	brne	.-38     	; 0xb20 <init_motor_1+0x214>
 b46:	14 c0       	rjmp	.+40     	; 0xb70 <init_motor_1+0x264>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 b48:	6b 89       	ldd	r22, Y+19	; 0x13
 b4a:	7c 89       	ldd	r23, Y+20	; 0x14
 b4c:	8d 89       	ldd	r24, Y+21	; 0x15
 b4e:	9e 89       	ldd	r25, Y+22	; 0x16
 b50:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fixunssfsi>
 b54:	dc 01       	movw	r26, r24
 b56:	cb 01       	movw	r24, r22
 b58:	98 8f       	std	Y+24, r25	; 0x18
 b5a:	8f 8b       	std	Y+23, r24	; 0x17
 b5c:	8f 89       	ldd	r24, Y+23	; 0x17
 b5e:	98 8d       	ldd	r25, Y+24	; 0x18
 b60:	9c 8f       	std	Y+28, r25	; 0x1c
 b62:	8b 8f       	std	Y+27, r24	; 0x1b
 b64:	8b 8d       	ldd	r24, Y+27	; 0x1b
 b66:	9c 8d       	ldd	r25, Y+28	; 0x1c
 b68:	01 97       	sbiw	r24, 0x01	; 1
 b6a:	f1 f7       	brne	.-4      	; 0xb68 <init_motor_1+0x25c>
 b6c:	9c 8f       	std	Y+28, r25	; 0x1c
 b6e:	8b 8f       	std	Y+27, r24	; 0x1b
    _delay_ms(300);
}
 b70:	6c 96       	adiw	r28, 0x1c	; 28
 b72:	0f b6       	in	r0, 0x3f	; 63
 b74:	f8 94       	cli
 b76:	de bf       	out	0x3e, r29	; 62
 b78:	0f be       	out	0x3f, r0	; 63
 b7a:	cd bf       	out	0x3d, r28	; 61
 b7c:	df 91       	pop	r29
 b7e:	cf 91       	pop	r28
 b80:	08 95       	ret

00000b82 <control_motor_1>:

void control_motor_1( int power )
{
 b82:	cf 93       	push	r28
 b84:	df 93       	push	r29
 b86:	cd b7       	in	r28, 0x3d	; 61
 b88:	de b7       	in	r29, 0x3e	; 62
 b8a:	2a 97       	sbiw	r28, 0x0a	; 10
 b8c:	0f b6       	in	r0, 0x3f	; 63
 b8e:	f8 94       	cli
 b90:	de bf       	out	0x3e, r29	; 62
 b92:	0f be       	out	0x3f, r0	; 63
 b94:	cd bf       	out	0x3d, r28	; 61
 b96:	98 87       	std	Y+8, r25	; 0x08
 b98:	8f 83       	std	Y+7, r24	; 0x07
    int CAL = 0;
 b9a:	1a 82       	std	Y+2, r1	; 0x02
 b9c:	19 82       	std	Y+1, r1	; 0x01
	double temp = 0;
 b9e:	1b 82       	std	Y+3, r1	; 0x03
 ba0:	1c 82       	std	Y+4, r1	; 0x04
 ba2:	1d 82       	std	Y+5, r1	; 0x05
 ba4:	1e 82       	std	Y+6, r1	; 0x06

    PORTC |= (1<<DDC1);                                             //Set orange LED to show that there is something happening
 ba6:	88 e2       	ldi	r24, 0x28	; 40
 ba8:	90 e0       	ldi	r25, 0x00	; 0
 baa:	28 e2       	ldi	r18, 0x28	; 40
 bac:	30 e0       	ldi	r19, 0x00	; 0
 bae:	f9 01       	movw	r30, r18
 bb0:	20 81       	ld	r18, Z
 bb2:	22 60       	ori	r18, 0x02	; 2
 bb4:	fc 01       	movw	r30, r24
 bb6:	20 83       	st	Z, r18

    CAL = 0x08FF + 100 - 0x01FF;                                          //Calibration Value. If you have Issues with this Parameter please consult Bmarty for a solution
 bb8:	84 e6       	ldi	r24, 0x64	; 100
 bba:	97 e0       	ldi	r25, 0x07	; 7
 bbc:	9a 83       	std	Y+2, r25	; 0x02
 bbe:	89 83       	std	Y+1, r24	; 0x01
    //temp = power + 100;
	//temp = temp * 1024/2;
	//temp = temp/100;
	//temp = temp + 1024;
	
	OCR1B = ((CAL/190)*power) + 0x01FF - 350;
 bc0:	2a e8       	ldi	r18, 0x8A	; 138
 bc2:	30 e0       	ldi	r19, 0x00	; 0
 bc4:	89 81       	ldd	r24, Y+1	; 0x01
 bc6:	9a 81       	ldd	r25, Y+2	; 0x02
 bc8:	4e eb       	ldi	r20, 0xBE	; 190
 bca:	50 e0       	ldi	r21, 0x00	; 0
 bcc:	ba 01       	movw	r22, r20
 bce:	0e 94 17 07 	call	0xe2e	; 0xe2e <__divmodhi4>
 bd2:	cb 01       	movw	r24, r22
 bd4:	bc 01       	movw	r22, r24
 bd6:	4f 81       	ldd	r20, Y+7	; 0x07
 bd8:	58 85       	ldd	r21, Y+8	; 0x08
 bda:	64 9f       	mul	r22, r20
 bdc:	c0 01       	movw	r24, r0
 bde:	65 9f       	mul	r22, r21
 be0:	90 0d       	add	r25, r0
 be2:	74 9f       	mul	r23, r20
 be4:	90 0d       	add	r25, r0
 be6:	11 24       	eor	r1, r1
 be8:	8f 55       	subi	r24, 0x5F	; 95
 bea:	9f 4f       	sbci	r25, 0xFF	; 255
 bec:	f9 01       	movw	r30, r18
 bee:	91 83       	std	Z+1, r25	; 0x01
 bf0:	80 83       	st	Z, r24
	//OCR1B = temp;
	
	PORTC &= ~(1<<DDC1);                                            //Turn off LED
 bf2:	88 e2       	ldi	r24, 0x28	; 40
 bf4:	90 e0       	ldi	r25, 0x00	; 0
 bf6:	28 e2       	ldi	r18, 0x28	; 40
 bf8:	30 e0       	ldi	r19, 0x00	; 0
 bfa:	f9 01       	movw	r30, r18
 bfc:	20 81       	ld	r18, Z
 bfe:	2d 7f       	andi	r18, 0xFD	; 253
 c00:	fc 01       	movw	r30, r24
 c02:	20 83       	st	Z, r18
 c04:	2a 96       	adiw	r28, 0x0a	; 10
 c06:	0f b6       	in	r0, 0x3f	; 63
 c08:	f8 94       	cli
 c0a:	de bf       	out	0x3e, r29	; 62
 c0c:	0f be       	out	0x3f, r0	; 63
 c0e:	cd bf       	out	0x3d, r28	; 61
 c10:	df 91       	pop	r29
 c12:	cf 91       	pop	r28
 c14:	08 95       	ret

00000c16 <__cmpsf2>:
 c16:	2f d0       	rcall	.+94     	; 0xc76 <__fp_cmp>
 c18:	08 f4       	brcc	.+2      	; 0xc1c <__cmpsf2+0x6>
 c1a:	81 e0       	ldi	r24, 0x01	; 1
 c1c:	08 95       	ret

00000c1e <__fixunssfsi>:
 c1e:	57 d0       	rcall	.+174    	; 0xcce <__fp_splitA>
 c20:	88 f0       	brcs	.+34     	; 0xc44 <__fixunssfsi+0x26>
 c22:	9f 57       	subi	r25, 0x7F	; 127
 c24:	90 f0       	brcs	.+36     	; 0xc4a <__fixunssfsi+0x2c>
 c26:	b9 2f       	mov	r27, r25
 c28:	99 27       	eor	r25, r25
 c2a:	b7 51       	subi	r27, 0x17	; 23
 c2c:	a0 f0       	brcs	.+40     	; 0xc56 <__fixunssfsi+0x38>
 c2e:	d1 f0       	breq	.+52     	; 0xc64 <__fixunssfsi+0x46>
 c30:	66 0f       	add	r22, r22
 c32:	77 1f       	adc	r23, r23
 c34:	88 1f       	adc	r24, r24
 c36:	99 1f       	adc	r25, r25
 c38:	1a f0       	brmi	.+6      	; 0xc40 <__fixunssfsi+0x22>
 c3a:	ba 95       	dec	r27
 c3c:	c9 f7       	brne	.-14     	; 0xc30 <__fixunssfsi+0x12>
 c3e:	12 c0       	rjmp	.+36     	; 0xc64 <__fixunssfsi+0x46>
 c40:	b1 30       	cpi	r27, 0x01	; 1
 c42:	81 f0       	breq	.+32     	; 0xc64 <__fixunssfsi+0x46>
 c44:	5e d0       	rcall	.+188    	; 0xd02 <__fp_zero>
 c46:	b1 e0       	ldi	r27, 0x01	; 1
 c48:	08 95       	ret
 c4a:	5b c0       	rjmp	.+182    	; 0xd02 <__fp_zero>
 c4c:	67 2f       	mov	r22, r23
 c4e:	78 2f       	mov	r23, r24
 c50:	88 27       	eor	r24, r24
 c52:	b8 5f       	subi	r27, 0xF8	; 248
 c54:	39 f0       	breq	.+14     	; 0xc64 <__fixunssfsi+0x46>
 c56:	b9 3f       	cpi	r27, 0xF9	; 249
 c58:	cc f3       	brlt	.-14     	; 0xc4c <__fixunssfsi+0x2e>
 c5a:	86 95       	lsr	r24
 c5c:	77 95       	ror	r23
 c5e:	67 95       	ror	r22
 c60:	b3 95       	inc	r27
 c62:	d9 f7       	brne	.-10     	; 0xc5a <__fixunssfsi+0x3c>
 c64:	3e f4       	brtc	.+14     	; 0xc74 <__fixunssfsi+0x56>
 c66:	90 95       	com	r25
 c68:	80 95       	com	r24
 c6a:	70 95       	com	r23
 c6c:	61 95       	neg	r22
 c6e:	7f 4f       	sbci	r23, 0xFF	; 255
 c70:	8f 4f       	sbci	r24, 0xFF	; 255
 c72:	9f 4f       	sbci	r25, 0xFF	; 255
 c74:	08 95       	ret

00000c76 <__fp_cmp>:
 c76:	99 0f       	add	r25, r25
 c78:	00 08       	sbc	r0, r0
 c7a:	55 0f       	add	r21, r21
 c7c:	aa 0b       	sbc	r26, r26
 c7e:	e0 e8       	ldi	r30, 0x80	; 128
 c80:	fe ef       	ldi	r31, 0xFE	; 254
 c82:	16 16       	cp	r1, r22
 c84:	17 06       	cpc	r1, r23
 c86:	e8 07       	cpc	r30, r24
 c88:	f9 07       	cpc	r31, r25
 c8a:	c0 f0       	brcs	.+48     	; 0xcbc <__fp_cmp+0x46>
 c8c:	12 16       	cp	r1, r18
 c8e:	13 06       	cpc	r1, r19
 c90:	e4 07       	cpc	r30, r20
 c92:	f5 07       	cpc	r31, r21
 c94:	98 f0       	brcs	.+38     	; 0xcbc <__fp_cmp+0x46>
 c96:	62 1b       	sub	r22, r18
 c98:	73 0b       	sbc	r23, r19
 c9a:	84 0b       	sbc	r24, r20
 c9c:	95 0b       	sbc	r25, r21
 c9e:	39 f4       	brne	.+14     	; 0xcae <__fp_cmp+0x38>
 ca0:	0a 26       	eor	r0, r26
 ca2:	61 f0       	breq	.+24     	; 0xcbc <__fp_cmp+0x46>
 ca4:	23 2b       	or	r18, r19
 ca6:	24 2b       	or	r18, r20
 ca8:	25 2b       	or	r18, r21
 caa:	21 f4       	brne	.+8      	; 0xcb4 <__fp_cmp+0x3e>
 cac:	08 95       	ret
 cae:	0a 26       	eor	r0, r26
 cb0:	09 f4       	brne	.+2      	; 0xcb4 <__fp_cmp+0x3e>
 cb2:	a1 40       	sbci	r26, 0x01	; 1
 cb4:	a6 95       	lsr	r26
 cb6:	8f ef       	ldi	r24, 0xFF	; 255
 cb8:	81 1d       	adc	r24, r1
 cba:	81 1d       	adc	r24, r1
 cbc:	08 95       	ret

00000cbe <__fp_split3>:
 cbe:	57 fd       	sbrc	r21, 7
 cc0:	90 58       	subi	r25, 0x80	; 128
 cc2:	44 0f       	add	r20, r20
 cc4:	55 1f       	adc	r21, r21
 cc6:	59 f0       	breq	.+22     	; 0xcde <__fp_splitA+0x10>
 cc8:	5f 3f       	cpi	r21, 0xFF	; 255
 cca:	71 f0       	breq	.+28     	; 0xce8 <__fp_splitA+0x1a>
 ccc:	47 95       	ror	r20

00000cce <__fp_splitA>:
 cce:	88 0f       	add	r24, r24
 cd0:	97 fb       	bst	r25, 7
 cd2:	99 1f       	adc	r25, r25
 cd4:	61 f0       	breq	.+24     	; 0xcee <__fp_splitA+0x20>
 cd6:	9f 3f       	cpi	r25, 0xFF	; 255
 cd8:	79 f0       	breq	.+30     	; 0xcf8 <__fp_splitA+0x2a>
 cda:	87 95       	ror	r24
 cdc:	08 95       	ret
 cde:	12 16       	cp	r1, r18
 ce0:	13 06       	cpc	r1, r19
 ce2:	14 06       	cpc	r1, r20
 ce4:	55 1f       	adc	r21, r21
 ce6:	f2 cf       	rjmp	.-28     	; 0xccc <__fp_split3+0xe>
 ce8:	46 95       	lsr	r20
 cea:	f1 df       	rcall	.-30     	; 0xcce <__fp_splitA>
 cec:	08 c0       	rjmp	.+16     	; 0xcfe <__fp_splitA+0x30>
 cee:	16 16       	cp	r1, r22
 cf0:	17 06       	cpc	r1, r23
 cf2:	18 06       	cpc	r1, r24
 cf4:	99 1f       	adc	r25, r25
 cf6:	f1 cf       	rjmp	.-30     	; 0xcda <__fp_splitA+0xc>
 cf8:	86 95       	lsr	r24
 cfa:	71 05       	cpc	r23, r1
 cfc:	61 05       	cpc	r22, r1
 cfe:	08 94       	sec
 d00:	08 95       	ret

00000d02 <__fp_zero>:
 d02:	e8 94       	clt

00000d04 <__fp_szero>:
 d04:	bb 27       	eor	r27, r27
 d06:	66 27       	eor	r22, r22
 d08:	77 27       	eor	r23, r23
 d0a:	cb 01       	movw	r24, r22
 d0c:	97 f9       	bld	r25, 7
 d0e:	08 95       	ret

00000d10 <__gesf2>:
 d10:	b2 df       	rcall	.-156    	; 0xc76 <__fp_cmp>
 d12:	08 f4       	brcc	.+2      	; 0xd16 <__gesf2+0x6>
 d14:	8f ef       	ldi	r24, 0xFF	; 255
 d16:	08 95       	ret

00000d18 <__mulsf3>:
 d18:	0b d0       	rcall	.+22     	; 0xd30 <__mulsf3x>
 d1a:	78 c0       	rjmp	.+240    	; 0xe0c <__fp_round>
 d1c:	69 d0       	rcall	.+210    	; 0xdf0 <__fp_pscA>
 d1e:	28 f0       	brcs	.+10     	; 0xd2a <__mulsf3+0x12>
 d20:	6e d0       	rcall	.+220    	; 0xdfe <__fp_pscB>
 d22:	18 f0       	brcs	.+6      	; 0xd2a <__mulsf3+0x12>
 d24:	95 23       	and	r25, r21
 d26:	09 f0       	breq	.+2      	; 0xd2a <__mulsf3+0x12>
 d28:	5a c0       	rjmp	.+180    	; 0xdde <__fp_inf>
 d2a:	5f c0       	rjmp	.+190    	; 0xdea <__fp_nan>
 d2c:	11 24       	eor	r1, r1
 d2e:	ea cf       	rjmp	.-44     	; 0xd04 <__fp_szero>

00000d30 <__mulsf3x>:
 d30:	c6 df       	rcall	.-116    	; 0xcbe <__fp_split3>
 d32:	a0 f3       	brcs	.-24     	; 0xd1c <__mulsf3+0x4>

00000d34 <__mulsf3_pse>:
 d34:	95 9f       	mul	r25, r21
 d36:	d1 f3       	breq	.-12     	; 0xd2c <__mulsf3+0x14>
 d38:	95 0f       	add	r25, r21
 d3a:	50 e0       	ldi	r21, 0x00	; 0
 d3c:	55 1f       	adc	r21, r21
 d3e:	62 9f       	mul	r22, r18
 d40:	f0 01       	movw	r30, r0
 d42:	72 9f       	mul	r23, r18
 d44:	bb 27       	eor	r27, r27
 d46:	f0 0d       	add	r31, r0
 d48:	b1 1d       	adc	r27, r1
 d4a:	63 9f       	mul	r22, r19
 d4c:	aa 27       	eor	r26, r26
 d4e:	f0 0d       	add	r31, r0
 d50:	b1 1d       	adc	r27, r1
 d52:	aa 1f       	adc	r26, r26
 d54:	64 9f       	mul	r22, r20
 d56:	66 27       	eor	r22, r22
 d58:	b0 0d       	add	r27, r0
 d5a:	a1 1d       	adc	r26, r1
 d5c:	66 1f       	adc	r22, r22
 d5e:	82 9f       	mul	r24, r18
 d60:	22 27       	eor	r18, r18
 d62:	b0 0d       	add	r27, r0
 d64:	a1 1d       	adc	r26, r1
 d66:	62 1f       	adc	r22, r18
 d68:	73 9f       	mul	r23, r19
 d6a:	b0 0d       	add	r27, r0
 d6c:	a1 1d       	adc	r26, r1
 d6e:	62 1f       	adc	r22, r18
 d70:	83 9f       	mul	r24, r19
 d72:	a0 0d       	add	r26, r0
 d74:	61 1d       	adc	r22, r1
 d76:	22 1f       	adc	r18, r18
 d78:	74 9f       	mul	r23, r20
 d7a:	33 27       	eor	r19, r19
 d7c:	a0 0d       	add	r26, r0
 d7e:	61 1d       	adc	r22, r1
 d80:	23 1f       	adc	r18, r19
 d82:	84 9f       	mul	r24, r20
 d84:	60 0d       	add	r22, r0
 d86:	21 1d       	adc	r18, r1
 d88:	82 2f       	mov	r24, r18
 d8a:	76 2f       	mov	r23, r22
 d8c:	6a 2f       	mov	r22, r26
 d8e:	11 24       	eor	r1, r1
 d90:	9f 57       	subi	r25, 0x7F	; 127
 d92:	50 40       	sbci	r21, 0x00	; 0
 d94:	8a f0       	brmi	.+34     	; 0xdb8 <__mulsf3_pse+0x84>
 d96:	e1 f0       	breq	.+56     	; 0xdd0 <__mulsf3_pse+0x9c>
 d98:	88 23       	and	r24, r24
 d9a:	4a f0       	brmi	.+18     	; 0xdae <__mulsf3_pse+0x7a>
 d9c:	ee 0f       	add	r30, r30
 d9e:	ff 1f       	adc	r31, r31
 da0:	bb 1f       	adc	r27, r27
 da2:	66 1f       	adc	r22, r22
 da4:	77 1f       	adc	r23, r23
 da6:	88 1f       	adc	r24, r24
 da8:	91 50       	subi	r25, 0x01	; 1
 daa:	50 40       	sbci	r21, 0x00	; 0
 dac:	a9 f7       	brne	.-22     	; 0xd98 <__mulsf3_pse+0x64>
 dae:	9e 3f       	cpi	r25, 0xFE	; 254
 db0:	51 05       	cpc	r21, r1
 db2:	70 f0       	brcs	.+28     	; 0xdd0 <__mulsf3_pse+0x9c>
 db4:	14 c0       	rjmp	.+40     	; 0xdde <__fp_inf>
 db6:	a6 cf       	rjmp	.-180    	; 0xd04 <__fp_szero>
 db8:	5f 3f       	cpi	r21, 0xFF	; 255
 dba:	ec f3       	brlt	.-6      	; 0xdb6 <__mulsf3_pse+0x82>
 dbc:	98 3e       	cpi	r25, 0xE8	; 232
 dbe:	dc f3       	brlt	.-10     	; 0xdb6 <__mulsf3_pse+0x82>
 dc0:	86 95       	lsr	r24
 dc2:	77 95       	ror	r23
 dc4:	67 95       	ror	r22
 dc6:	b7 95       	ror	r27
 dc8:	f7 95       	ror	r31
 dca:	e7 95       	ror	r30
 dcc:	9f 5f       	subi	r25, 0xFF	; 255
 dce:	c1 f7       	brne	.-16     	; 0xdc0 <__mulsf3_pse+0x8c>
 dd0:	fe 2b       	or	r31, r30
 dd2:	88 0f       	add	r24, r24
 dd4:	91 1d       	adc	r25, r1
 dd6:	96 95       	lsr	r25
 dd8:	87 95       	ror	r24
 dda:	97 f9       	bld	r25, 7
 ddc:	08 95       	ret

00000dde <__fp_inf>:
 dde:	97 f9       	bld	r25, 7
 de0:	9f 67       	ori	r25, 0x7F	; 127
 de2:	80 e8       	ldi	r24, 0x80	; 128
 de4:	70 e0       	ldi	r23, 0x00	; 0
 de6:	60 e0       	ldi	r22, 0x00	; 0
 de8:	08 95       	ret

00000dea <__fp_nan>:
 dea:	9f ef       	ldi	r25, 0xFF	; 255
 dec:	80 ec       	ldi	r24, 0xC0	; 192
 dee:	08 95       	ret

00000df0 <__fp_pscA>:
 df0:	00 24       	eor	r0, r0
 df2:	0a 94       	dec	r0
 df4:	16 16       	cp	r1, r22
 df6:	17 06       	cpc	r1, r23
 df8:	18 06       	cpc	r1, r24
 dfa:	09 06       	cpc	r0, r25
 dfc:	08 95       	ret

00000dfe <__fp_pscB>:
 dfe:	00 24       	eor	r0, r0
 e00:	0a 94       	dec	r0
 e02:	12 16       	cp	r1, r18
 e04:	13 06       	cpc	r1, r19
 e06:	14 06       	cpc	r1, r20
 e08:	05 06       	cpc	r0, r21
 e0a:	08 95       	ret

00000e0c <__fp_round>:
 e0c:	09 2e       	mov	r0, r25
 e0e:	03 94       	inc	r0
 e10:	00 0c       	add	r0, r0
 e12:	11 f4       	brne	.+4      	; 0xe18 <__fp_round+0xc>
 e14:	88 23       	and	r24, r24
 e16:	52 f0       	brmi	.+20     	; 0xe2c <__fp_round+0x20>
 e18:	bb 0f       	add	r27, r27
 e1a:	40 f4       	brcc	.+16     	; 0xe2c <__fp_round+0x20>
 e1c:	bf 2b       	or	r27, r31
 e1e:	11 f4       	brne	.+4      	; 0xe24 <__fp_round+0x18>
 e20:	60 ff       	sbrs	r22, 0
 e22:	04 c0       	rjmp	.+8      	; 0xe2c <__fp_round+0x20>
 e24:	6f 5f       	subi	r22, 0xFF	; 255
 e26:	7f 4f       	sbci	r23, 0xFF	; 255
 e28:	8f 4f       	sbci	r24, 0xFF	; 255
 e2a:	9f 4f       	sbci	r25, 0xFF	; 255
 e2c:	08 95       	ret

00000e2e <__divmodhi4>:
 e2e:	97 fb       	bst	r25, 7
 e30:	07 2e       	mov	r0, r23
 e32:	16 f4       	brtc	.+4      	; 0xe38 <__divmodhi4+0xa>
 e34:	00 94       	com	r0
 e36:	07 d0       	rcall	.+14     	; 0xe46 <__divmodhi4_neg1>
 e38:	77 fd       	sbrc	r23, 7
 e3a:	09 d0       	rcall	.+18     	; 0xe4e <__divmodhi4_neg2>
 e3c:	0e 94 2b 07 	call	0xe56	; 0xe56 <__udivmodhi4>
 e40:	07 fc       	sbrc	r0, 7
 e42:	05 d0       	rcall	.+10     	; 0xe4e <__divmodhi4_neg2>
 e44:	3e f4       	brtc	.+14     	; 0xe54 <__divmodhi4_exit>

00000e46 <__divmodhi4_neg1>:
 e46:	90 95       	com	r25
 e48:	81 95       	neg	r24
 e4a:	9f 4f       	sbci	r25, 0xFF	; 255
 e4c:	08 95       	ret

00000e4e <__divmodhi4_neg2>:
 e4e:	70 95       	com	r23
 e50:	61 95       	neg	r22
 e52:	7f 4f       	sbci	r23, 0xFF	; 255

00000e54 <__divmodhi4_exit>:
 e54:	08 95       	ret

00000e56 <__udivmodhi4>:
 e56:	aa 1b       	sub	r26, r26
 e58:	bb 1b       	sub	r27, r27
 e5a:	51 e1       	ldi	r21, 0x11	; 17
 e5c:	07 c0       	rjmp	.+14     	; 0xe6c <__udivmodhi4_ep>

00000e5e <__udivmodhi4_loop>:
 e5e:	aa 1f       	adc	r26, r26
 e60:	bb 1f       	adc	r27, r27
 e62:	a6 17       	cp	r26, r22
 e64:	b7 07       	cpc	r27, r23
 e66:	10 f0       	brcs	.+4      	; 0xe6c <__udivmodhi4_ep>
 e68:	a6 1b       	sub	r26, r22
 e6a:	b7 0b       	sbc	r27, r23

00000e6c <__udivmodhi4_ep>:
 e6c:	88 1f       	adc	r24, r24
 e6e:	99 1f       	adc	r25, r25
 e70:	5a 95       	dec	r21
 e72:	a9 f7       	brne	.-22     	; 0xe5e <__udivmodhi4_loop>
 e74:	80 95       	com	r24
 e76:	90 95       	com	r25
 e78:	bc 01       	movw	r22, r24
 e7a:	cd 01       	movw	r24, r26
 e7c:	08 95       	ret

00000e7e <_exit>:
 e7e:	f8 94       	cli

00000e80 <__stop_program>:
 e80:	ff cf       	rjmp	.-2      	; 0xe80 <__stop_program>
