# MTL emon event list version 4.36
# GLC TMA Version: 4.44-Full
# CMT TMA Version: 3.0
-q -c -v -experimental -t0.1 -l100000
-C (

CPU_CLK_UNHALTED.THREAD,
CPU_CLK_UNHALTED.REF_TSC,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN_FE_BOUND.ALL,
TOPDOWN_FE_BOUND.FRONTEND_LATENCY,
TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH,
TOPDOWN_FE_BOUND.ICACHE,
TOPDOWN_FE_BOUND.ITLB,
TOPDOWN_FE_BOUND.BRANCH_DETECT,
TOPDOWN_FE_BOUND.BRANCH_RESTEER
;

CPU_CLK_UNHALTED.THREAD,
CPU_CLK_UNHALTED.REF_TSC,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN_FE_BOUND.ALL,
TOPDOWN_FE_BOUND.FRONTEND_LATENCY,
TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH,
TOPDOWN_FE_BOUND.CISC,
TOPDOWN_FE_BOUND.DECODE,
TOPDOWN_FE_BOUND.PREDECODE,
TOPDOWN_FE_BOUND.OTHER
;

CPU_CLK_UNHALTED.THREAD,
CPU_CLK_UNHALTED.REF_TSC,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN_FE_BOUND.ALL,
TOPDOWN_BAD_SPECULATION.ALL,
TOPDOWN_BE_BOUND.ALL,
TOPDOWN_RETIRING.ALL,
TOPDOWN_BAD_SPECULATION.MISPREDICT,
TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS,
CPU_CLK_UNHALTED.THREAD_P
;

CPU_CLK_UNHALTED.THREAD,
CPU_CLK_UNHALTED.REF_TSC,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN_BAD_SPECULATION.FASTNUKE,
TOPDOWN_BAD_SPECULATION.NUKE,
MACHINE_CLEARS.SMC,
MACHINE_CLEARS.SLOW,
MACHINE_CLEARS.MEMORY_ORDERING,
MACHINE_CLEARS.FP_ASSIST,
MACHINE_CLEARS.DISAMBIGUATION,
MACHINE_CLEARS.PAGE_FAULT
;

CPU_CLK_UNHALTED.THREAD,
CPU_CLK_UNHALTED.REF_TSC,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN_BE_BOUND.MEM_SCHEDULER,
MEM_SCHEDULER_BLOCK.ST_BUF,
MEM_SCHEDULER_BLOCK.ALL,
MEM_BOUND_STALLS_LOAD.L2_HIT,
MEM_BOUND_STALLS_LOAD.LLC_HIT,
MEM_BOUND_STALLS_LOAD.LLC_MISS,
MEM_BOUND_STALLS_LOAD.ALL,
LD_HEAD.L1_MISS_AT_RET
;

CPU_CLK_UNHALTED.THREAD,
CPU_CLK_UNHALTED.REF_TSC,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
LD_HEAD.L1_BOUND_AT_RET,
LD_HEAD.ST_ADDR_AT_RET,
LD_HEAD.DTLB_MISS_AT_RET,
LD_HEAD.PGWALK_AT_RET,
LD_HEAD.OTHER_AT_RET,
LD_HEAD.ANY_AT_RET,
TOPDOWN_BE_BOUND.ALL
;

CPU_CLK_UNHALTED.THREAD,
CPU_CLK_UNHALTED.REF_TSC,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN_BE_BOUND.ALL,
TOPDOWN_BE_BOUND.MEM_SCHEDULER,
TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER,
TOPDOWN_BE_BOUND.REGISTER,
TOPDOWN_BE_BOUND.REORDER_BUFFER,
TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS,
TOPDOWN_BE_BOUND.SERIALIZATION
;

CPU_CLK_UNHALTED.THREAD,
CPU_CLK_UNHALTED.REF_TSC,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN_BE_BOUND.MEM_SCHEDULER,
MEM_SCHEDULER_BLOCK.ST_BUF,
MEM_SCHEDULER_BLOCK.ALL,
MEM_SCHEDULER_BLOCK.LD_BUF,
MEM_SCHEDULER_BLOCK.RSV,
TOPDOWN_BE_BOUND.ALL
;

CPU_CLK_UNHALTED.THREAD,
CPU_CLK_UNHALTED.REF_TSC,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN_RETIRING.ALL,
UOPS_RETIRED.MS,
FP_FLOPS_RETIRED.ALL,
UOPS_RETIRED.ALL,
UOPS_RETIRED.FPDIV,
UOPS_RETIRED.IDIV,
UOPS_RETIRED.X87
;

CPU_CLK_UNHALTED.THREAD:SUP,
INST_RETIRED.ANY:SUP,
CPU_CLK_UNHALTED.REF_TSC:SUP,
TOPDOWN.SLOTS:perf_metrics,
BR_MISP_RETIRED.ALL_BRANCHES,
BR_INST_RETIRED.ALL_BRANCHES,
BACLEARS.ANY,
LD_BLOCKS.DATA_UNKNOWN,
LD_BLOCKS.ADDRESS_ALIAS,
MEM_UOPS_RETIRED.SPLIT_LOADS,
MEM_UOPS_RETIRED.ALL_LOADS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M,
DTLB_LOAD_MISSES.WALK_COMPLETED_1G,
DTLB_LOAD_MISSES.WALK_COMPLETED,
DTLB_STORE_MISSES.WALK_COMPLETED,
UOPS_EXECUTED.THREAD,
UOPS_ISSUED.ANY,
BR_INST_RETIRED.NEAR_TAKEN,
UOPS_EXECUTED.CORE_CYCLES_GE_1
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS,
BR_INST_RETIRED.NEAR_CALL,
BR_INST_RETIRED.FAR_BRANCH,
OCR.STREAMING_WR.ANY_RESPONSE,
MEM_INST_RETIRED.ALL_LOADS,
INST_RETIRED.REP_ITERATION,
UOPS_RETIRED.SLOTS:c1,
CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE,
CPU_CLK_UNHALTED.REF_DISTRIBUTED,
UNC_CBO_CREDITS_FOR_IDP.NO_CREDITS_IN_CBO_TO_IDP0,
UNC_CBO_IRQ_REJECTS.NO_IDP_CREDITS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS,
L1D.REPLACEMENT,
MEM_LOAD_RETIRED.L1_HIT,
L2_RQSTS.ALL_CODE_RD,
MEM_LOAD_RETIRED.L2_HIT,
BR_INST_RETIRED.COND_NTAKEN,
BR_MISP_RETIRED.COND_NTAKEN,
BR_MISP_RETIRED.RET,
CPU_CLK_UNHALTED.C0_WAIT,
UNC_CBO_ISMQ_REJECTS.NO_IDP_CREDITS,
UNC_CBO_TOR_ALLOCATION.DRD
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS,
L2_LINES_IN.ALL,
MEM_LOAD_RETIRED.L2_MISS,
L2_RQSTS.CODE_RD_MISS,
L2_RQSTS.ALL_HWPF,
FP_ARITH_INST_RETIRED.SCALAR,
IDQ_UOPS_NOT_DELIVERED.CORE,
INT_MISC.ALL_RECOVERY_CYCLES,
INT_MISC.RECOVERY_CYCLES,
BR_INST_RETIRED.IND_CALL,
BR_INST_RETIRED.REL_CALL,
BR_MISP_RETIRED.RETURN,
FRONTEND_RETIRED.ALL,
FRONTEND_RETIRED.BRANCH_DETECT,
FRONTEND_RETIRED.BRANCH_RESTEER,
UNC_CBO_TOR_OCCUPANCY.DRD_VALID
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS,
L2_LINES_OUT.USELESS_HWPF,
L2_LINES_OUT.NON_SILENT,
L2_LINES_OUT.SILENT,
IDI_MISC.WB_DOWNGRADE,
MACHINE_CLEARS.NUKE_ASSERTED,
TOPDOWN.BACKEND_BOUND_SLOTS,
TOPDOWN.MEMORY_BOUND_SLOTS,
TOPDOWN.SLOTS_P,
FRONTEND_RETIRED.CISC,
FRONTEND_RETIRED.DECODE,
FRONTEND_RETIRED.ICACHE,
UNC_CBO_CACHE_LOOKUP.MISS,
UNC_CBO_LINES_VICTIMIZED.STATE_M,
UNC_CLOCK.SOCKET,
UNC_ARB_COH_TRK_REQUESTS.ALL,
UNC_ARB_TRK_REQUESTS.ALL
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS,
DTLB_LOAD_MISSES.WALK_ACTIVE,
DTLB_LOAD_MISSES.WALK_COMPLETED,
DTLB_STORE_MISSES.WALK_ACTIVE,
DTLB_STORE_MISSES.WALK_COMPLETED,
UOPS_ISSUED.STALLS,
UOPS_RETIRED.SLOTS,
IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE,
INT_MISC.RECOVERY_CYCLES:c1:e1,
FRONTEND_RETIRED.OTHER,
FRONTEND_RETIRED.PREDECODE,
ICACHE.MISSES,
MEM_BOUND_STALLS_IFETCH.LLC_MISS_LOCALMEM,
MEM_LOAD_UOPS_RETIRED.L1_HIT,
MS_DECODED.MS_ENTRY
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS,
ITLB_MISSES.WALK_COMPLETED,
ITLB_MISSES.WALK_ACTIVE,
OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD,
OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD,
INT_MISC.SMT_STALLS,
MACHINE_CLEARS.COUNT,
SERIALIZATION.NON_C01_MS_SCB,
UOPS_RETIRED.ALL,
ARITH.IDIV_OCCUPANCY
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
CORE_POWER.LICENSE_0,
CORE_POWER.LICENSE_1,
CORE_POWER.LICENSE_2,
CORE_POWER.LICENSE_3
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
BACLEARS.ANY,
ICACHE_DATA.STALLS,
ICACHE_TAG.STALLS,
DSB2MITE_SWITCHES.PENALTY_CYCLES
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
DECODE.LCP,
IDQ.MS_SWITCHES,
IDQ.MITE_CYCLES_ANY,
IDQ.MITE_CYCLES_OK,
CPU_CLK_UNHALTED.DISTRIBUTED
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
IDQ.DSB_CYCLES_ANY,
IDQ.DSB_CYCLES_OK,
CPU_CLK_UNHALTED.DISTRIBUTED,
IDQ.MS_CYCLES_ANY
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
DTLB_LOAD_MISSES.STLB_HIT:c1,
DTLB_LOAD_MISSES.WALK_ACTIVE,
CYCLE_ACTIVITY.CYCLES_MEM_ANY,
MEMORY_ACTIVITY.CYCLES_L1D_MISS
;

CPU_CLK_UNHALTED.REF_TSC:SUP,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
MEM_INST_RETIRED.LOCK_LOADS,
L2_RQSTS.ALL_RFO,
MEM_INST_RETIRED.ALL_STORES,
L2_RQSTS.RFO_HIT,
INT_MISC.CLEAR_RESTEER_CYCLES,
INT_MISC.UNKNOWN_BRANCH_CYCLES,
INT_MISC.UOP_DROPPING,
EXE_ACTIVITY.BOUND_ON_STORES,
MEM_UOPS_RETIRED.ALL_STORES
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD:SUP,
INST_RETIRED.ANY:SUP,
TOPDOWN.SLOTS:perf_metrics,
BR_MISP_RETIRED.ALL_BRANCHES,
BR_INST_RETIRED.ALL_BRANCHES,
BACLEARS.ANY,
OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO,
LSD.CYCLES_ACTIVE,
LSD.CYCLES_OK,
CPU_CLK_UNHALTED.DISTRIBUTED,
MEM_UOP_RETIRED.ANY
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
L1D_PEND_MISS.PENDING,
MEM_LOAD_COMPLETED.L1_MISS_ANY,
LD_BLOCKS.NO_SR,
L1D_PEND_MISS.FB_FULL
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
LD_BLOCKS.STORE_FORWARD,
LD_BLOCKS.ADDRESS_ALIAS,
MEMORY_ACTIVITY.STALLS_L1D_MISS,
MEMORY_ACTIVITY.STALLS_L2_MISS,
EXE_ACTIVITY.BOUND_ON_LOADS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
MEMORY_ACTIVITY.STALLS_L2_MISS,
MEMORY_ACTIVITY.STALLS_L3_MISS,
XQ.FULL_CYCLES,
L1D_PEND_MISS.L2_STALLS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS,
OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM,
OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD,
MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD,
MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS,
ARITH.IDIV_ACTIVE,
CPU_CLK_UNHALTED.PAUSE,
MISC2_RETIRED.LFENCE,
ASSISTS.SSE_AVX_MIX,
MEM_BOUND_STALLS_LOAD.L2_HIT,
MEM_LOAD_UOPS_RETIRED.L2_HIT,
MEM_BOUND_STALLS_LOAD.LLC_HIT,
MEM_LOAD_UOPS_RETIRED.L3_HIT,
UNC_MC0_RDCAS_COUNT_FREERUN,
UNC_MC1_RDCAS_COUNT_FREERUN,
UNC_MC0_WRCAS_COUNT_FREERUN,
UNC_MC1_WRCAS_COUNT_FREERUN,
UNC_M_ACT_COUNT_RD,
UNC_M_CAS_COUNT_RD,
UNC_M_ACT_COUNT_WR,
UNC_M_CAS_COUNT_WR,
UNC_M_ACT_COUNT_TOTAL
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS,
CPU_CLK_UNHALTED.THREAD_P,
ITLB_MISSES.WALK_COMPLETED,
MEM_LOAD_RETIRED.FB_HIT,
MEM_LOAD_RETIRED.L1_MISS,
EXE_ACTIVITY.3_PORTS_UTIL:u0x80,
RESOURCE_STALLS.SCOREBOARD,
CYCLE_ACTIVITY.STALLS_TOTAL,
EXE_ACTIVITY.BOUND_ON_LOADS,
MEM_BOUND_STALLS_LOAD.LLC_MISS,
MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM,
MEM_BOUND_STALLS_IFETCH.L2_HIT,
MEM_BOUND_STALLS_IFETCH.ALL,
UNC_M_PRE_COUNT_PAGE_MISS,
UNC_M_CAS_COUNT_RD,
UNC_M_CAS_COUNT_WR,
UNC_M_PRE_COUNT_IDLE
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS,
OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM,
OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD,
MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD,
MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD,
EXE_ACTIVITY.2_PORTS_UTIL,
UOPS_EXECUTED.CYCLES_GE_3,
UOPS_EXECUTED.X87,
UOPS_EXECUTED.THREAD,
MEM_BOUND_STALLS_IFETCH.LLC_HIT,
MEM_BOUND_STALLS_IFETCH.ALL,
MEM_BOUND_STALLS_IFETCH.LLC_MISS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
ITLB_MISSES.WALK_COMPLETED_2M_4M,
DTLB_LOAD_MISSES.STLB_HIT,
MEM_LOAD_RETIRED.FB_HIT,
MEM_LOAD_RETIRED.L1_MISS,
INST_RETIRED.NOP,
ASSISTS.PAGE_FAULT,
ASSISTS.FP,
CPU_CLK_UNHALTED.DISTRIBUTED
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM,
MEM_LOAD_RETIRED.L3_HIT,
MEM_LOAD_RETIRED.FB_HIT,
MEM_LOAD_RETIRED.L1_MISS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
ARITH.FPDIV_ACTIVE,
OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD,
OFFCORE_REQUESTS_OUTSTANDING.DATA_RD:c4,
MEM_INST_RETIRED.SPLIT_STORES,
CPU_CLK_UNHALTED.DISTRIBUTED
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
MEM_STORE_RETIRED.L2_HIT,
MEM_INST_RETIRED.LOCK_LOADS,
MEM_INST_RETIRED.ALL_STORES,
OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
DTLB_STORE_MISSES.STLB_HIT:c1,
BR_INST_RETIRED.ALL_BRANCHES,
UOPS_RETIRED.MS,
DTLB_STORE_MISSES.WALK_ACTIVE,
CPU_CLK_UNHALTED.DISTRIBUTED,
INST_RETIRED.MACRO_FUSED,
ASSISTS.ANY:u0x1B,
BR_INST_RETIRED.NEAR_TAKEN
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
BR_MISP_RETIRED.ALL_BRANCHES,
BR_INST_RETIRED.FAR_BRANCH:USER,
EXE_ACTIVITY.3_PORTS_UTIL:u0x80,
EXE_ACTIVITY.1_PORTS_UTIL,
EXE_ACTIVITY.2_PORTS_UTIL:u0xc,
ARITH.DIV_ACTIVE,
CYCLE_ACTIVITY.STALLS_TOTAL,
EXE_ACTIVITY.BOUND_ON_LOADS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
CPU_CLK_UNHALTED.THREAD_P:SUP,
BR_INST_RETIRED.ALL_BRANCHES:SUP,
FP_ARITH_INST_RETIRED.SCALAR_SINGLE,
FP_ARITH_INST_RETIRED.SCALAR_DOUBLE,
FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE,
FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE,
FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE,
FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
IDQ.DSB_UOPS,
LSD.UOPS,
IDQ.MITE_UOPS,
IDQ.MS_UOPS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
ITLB_MISSES.WALK_PENDING,
DTLB_LOAD_MISSES.WALK_PENDING,
DTLB_STORE_MISSES.WALK_PENDING,
BR_INST_RETIRED.ALL_BRANCHES:USER,
BR_INST_RETIRED.COND_TAKEN,
BR_INST_RETIRED.INDIRECT,
BR_INST_RETIRED.NEAR_RETURN,
CPU_CLK_UNHALTED.DISTRIBUTED
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
BR_MISP_RETIRED.ALL_BRANCHES:SUP,
BR_MISP_RETIRED.ALL_BRANCHES:USER,
BR_MISP_RETIRED.COND_TAKEN,
BR_MISP_RETIRED.INDIRECT,
BR_MISP_RETIRED.INDIRECT_CALL,
HW_INTERRUPTS.RECEIVED,
LONGEST_LAT_CACHE.MISS,
LONGEST_LAT_CACHE.REFERENCE
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
DTLB_LOAD_MISSES.WALK_COMPLETED_4K,
EPT.EPDE_HIT,
DSB2MITE_SWITCHES.COUNT,
DSB_MISC.FLUSH
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
EPT.EPDE_MISS,
EPT.EPDPE_HIT,
EPT.EPDPE_MISS,
EPT.HLAT_RESTART
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
EPT.WALK_PENDING,
EPT.WALK_ACTIVE,
ICACHE_TAG.HIT,
ICACHE_TAG.MISS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
ITLB_MISSES.STLB_HIT,
MACHINE_CLEARS.SMC,
INT_VEC_RETIRED.ADD_128,
INT_VEC_RETIRED.ADD_256,
INT_VEC_RETIRED.VNNI_128,
INT_VEC_RETIRED.VNNI_256,
INT_VEC_RETIRED.MUL_256,
INT_VEC_RETIRED.SHUFFLES
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
L2_RQSTS.CODE_RD_HIT,
MEMORY_ORDERING.MD_WATCHDOG,
MEM_INST_RETIRED.STLB_MISS_STORES,
OFFCORE_REQUESTS.DEMAND_DATA_RD
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN.BAD_SPEC_SLOTS,
IDQ.MITE_CYCLES_OK:c6,
L1D_PEND_MISS.FB_FULL_PERIODS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
TOPDOWN.BR_MISPREDICT_SLOTS
#FREERUN_CORE_C6_RESIDENCY,
#FREERUN_PKG_C2_RESIDENCY,
#FREERUN_PKG_C3_RESIDENCY,
#FREERUN_PKG_C6_RESIDENCY,
#MSR_EVENT:msr=0x611:type=FREERUN:scope=PACKAGE,
#MSR_EVENT:msr=0x639:type=FREERUN:scope=PACKAGE,
#MSR_EVENT:msr=0x641:type=FREERUN:scope=PACKAGE
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
LD_BLOCKS.ADDRESS_ALIAS:u4,
BR_INST_RETIRED.COND,
BR_MISP_RETIRED.COND,
DTLB_STORE_MISSES.STLB_HIT,
FRONTEND_RETIRED.ITLB_MISS
;

CPU_CLK_UNHALTED.REF_TSC,
CPU_CLK_UNHALTED.THREAD,
INST_RETIRED.ANY,
TOPDOWN.SLOTS:perf_metrics,
MISALIGN_MEM_REF.LOAD_PAGE_SPLIT,
MISALIGN_MEM_REF.STORE_PAGE_SPLIT,
MEM_UOPS_RETIRED.SPLIT_LOADS,
MEM_UOPS_RETIRED.SPLIT_STORES
;
)