// Seed: 943513668
`define pp_2 0
module module_0 (
    input logic id_0,
    input id_1
    , id_2
);
  assign id_3 = id_1;
endmodule
