<Project ModBy="Inserter" SigType="0" Name="C:/Users/Bogdan/Desktop/111_lvds - Copy/111_lvds - Copy/lifcl17_tamr16b_lvds/source/impl_1/fifo.rvl" Date="2022-11-10">
    <IP Version="1_6_042617"/>
    <Design DesignName="lifcl17_tamr16b_lvds" Synthesis="lse" DeviceFamily="LIFCL" DesignEntry="Schematic/Mixed HDL" JTAG="hard"/>
    <Core ID="0" Reveal_sig="450155282" Name="top_tx_dphy_LA0" Insert="1" InsertDataset="0">
        <Setting>
            <Clock SampleClk="sample_clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
            <TraceBuffer BufferDepth="16384" hasTimeStamp="0" BitTimeStamp="0" Implementation="0" IncTrigSig="0"/>
            <Capture Mode="0" MinSamplesPerTrig="256"/>
            <Event CntEnable="0" MaxEventCnt="8"/>
            <TrigOut EnableTrigOut="0" MinPulseWidth="0" TrigOutNetType="1" TrigOutNet="reveal_debug_tamron_test_LA0_net" Polarity="0"/>
            <DistRAM Disable="0"/>
        </Setting>
        <Dataset Name="Base">
            <Trace>
                <Sig Name="byte_packets/wr_en_fifo" Type="SIG"/>
                <Bus Name="byte_packets/state_reg">
                    <Sig Name="byte_packets/state_reg:0" Type="SIG"/>
                    <Sig Name="byte_packets/state_reg:1" Type="SIG"/>
                    <Sig Name="byte_packets/state_reg:2" Type="SIG"/>
                    <Sig Name="byte_packets/state_reg:3" Type="SIG"/>
                </Bus>
                <Sig Name="tx_dphy/lp_en_i" Type="SIG"/>
                <Sig Name="byte_packets/sp_en_o" Type="SIG"/>
                <Sig Name="byte_packets/reset_i" Type="SIG"/>
                <Sig Name="byte_packets/rd_en_fifo" Type="SIG"/>
                <Sig Name="byte_packets/px_clk" Type="SIG"/>
                <Sig Name="byte_packets/phdr_i" Type="SIG"/>
                <Sig Name="tx_dphy/byte_or_pkt_data_en_i" Type="SIG"/>
                <Sig Name="byte_packets/packet_en_o" Type="SIG"/>
                <Sig Name="byte_packets/fv_reg" Type="SIG"/>
                <Sig Name="byte_packets/lv_reg" Type="SIG"/>
                <Sig Name="byte_packets/fv_s_r_i" Type="SIG"/>
                <Sig Name="byte_packets/fv_e_r_i" Type="SIG"/>
                <Sig Name="byte_packets/fifo_reset" Type="SIG"/>
                <Sig Name="byte_packets/fifo_full" Type="SIG"/>
                <Sig Name="byte_packets/d_hs_ready_i" Type="SIG"/>
                <Sig Name="byte_packets/d_hs_en_o" Type="SIG"/>
                <Sig Name="byte_packets/c2d_ready_reg" Type="SIG"/>
                <Sig Name="byte_packets/byte_clk" Type="SIG"/>
                <Sig Name="byte_packets/almost_e" Type="SIG"/>
            </Trace>
        </Dataset>
    </Core>
</Project>
