<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-bcm63xx › bcm63xx_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>bcm63xx_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef BCM63XX_REGS_H_</span>
<span class="cp">#define BCM63XX_REGS_H_</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_PERF</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* Chip Identifier / Revision register */</span>
<span class="cp">#define PERF_REV_REG			0x0</span>
<span class="cp">#define REV_CHIPID_SHIFT		16</span>
<span class="cp">#define REV_CHIPID_MASK			(0xffff &lt;&lt; REV_CHIPID_SHIFT)</span>
<span class="cp">#define REV_REVID_SHIFT			0</span>
<span class="cp">#define REV_REVID_MASK			(0xffff &lt;&lt; REV_REVID_SHIFT)</span>

<span class="cm">/* Clock Control register */</span>
<span class="cp">#define PERF_CKCTL_REG			0x4</span>

<span class="cp">#define CKCTL_6338_ADSLPHY_EN		(1 &lt;&lt; 0)</span>
<span class="cp">#define CKCTL_6338_MPI_EN		(1 &lt;&lt; 1)</span>
<span class="cp">#define CKCTL_6338_DRAM_EN		(1 &lt;&lt; 2)</span>
<span class="cp">#define CKCTL_6338_ENET_EN		(1 &lt;&lt; 4)</span>
<span class="cp">#define CKCTL_6338_USBS_EN		(1 &lt;&lt; 4)</span>
<span class="cp">#define CKCTL_6338_SAR_EN		(1 &lt;&lt; 5)</span>
<span class="cp">#define CKCTL_6338_SPI_EN		(1 &lt;&lt; 9)</span>

<span class="cp">#define CKCTL_6338_ALL_SAFE_EN		(CKCTL_6338_ADSLPHY_EN |	\</span>
<span class="cp">					CKCTL_6338_MPI_EN |		\</span>
<span class="cp">					CKCTL_6338_ENET_EN |		\</span>
<span class="cp">					CKCTL_6338_SAR_EN |		\</span>
<span class="cp">					CKCTL_6338_SPI_EN)</span>

<span class="cp">#define CKCTL_6345_CPU_EN		(1 &lt;&lt; 0)</span>
<span class="cp">#define CKCTL_6345_BUS_EN		(1 &lt;&lt; 1)</span>
<span class="cp">#define CKCTL_6345_EBI_EN		(1 &lt;&lt; 2)</span>
<span class="cp">#define CKCTL_6345_UART_EN		(1 &lt;&lt; 3)</span>
<span class="cp">#define CKCTL_6345_ADSLPHY_EN		(1 &lt;&lt; 4)</span>
<span class="cp">#define CKCTL_6345_ENET_EN		(1 &lt;&lt; 7)</span>
<span class="cp">#define CKCTL_6345_USBH_EN		(1 &lt;&lt; 8)</span>

<span class="cp">#define CKCTL_6345_ALL_SAFE_EN		(CKCTL_6345_ENET_EN |	\</span>
<span class="cp">					CKCTL_6345_USBH_EN |	\</span>
<span class="cp">					CKCTL_6345_ADSLPHY_EN)</span>

<span class="cp">#define CKCTL_6348_ADSLPHY_EN		(1 &lt;&lt; 0)</span>
<span class="cp">#define CKCTL_6348_MPI_EN		(1 &lt;&lt; 1)</span>
<span class="cp">#define CKCTL_6348_SDRAM_EN		(1 &lt;&lt; 2)</span>
<span class="cp">#define CKCTL_6348_M2M_EN		(1 &lt;&lt; 3)</span>
<span class="cp">#define CKCTL_6348_ENET_EN		(1 &lt;&lt; 4)</span>
<span class="cp">#define CKCTL_6348_SAR_EN		(1 &lt;&lt; 5)</span>
<span class="cp">#define CKCTL_6348_USBS_EN		(1 &lt;&lt; 6)</span>
<span class="cp">#define CKCTL_6348_USBH_EN		(1 &lt;&lt; 8)</span>
<span class="cp">#define CKCTL_6348_SPI_EN		(1 &lt;&lt; 9)</span>

<span class="cp">#define CKCTL_6348_ALL_SAFE_EN		(CKCTL_6348_ADSLPHY_EN |	\</span>
<span class="cp">					CKCTL_6348_M2M_EN |		\</span>
<span class="cp">					CKCTL_6348_ENET_EN |		\</span>
<span class="cp">					CKCTL_6348_SAR_EN |		\</span>
<span class="cp">					CKCTL_6348_USBS_EN |		\</span>
<span class="cp">					CKCTL_6348_USBH_EN |		\</span>
<span class="cp">					CKCTL_6348_SPI_EN)</span>

<span class="cp">#define CKCTL_6358_ENET_EN		(1 &lt;&lt; 4)</span>
<span class="cp">#define CKCTL_6358_ADSLPHY_EN		(1 &lt;&lt; 5)</span>
<span class="cp">#define CKCTL_6358_PCM_EN		(1 &lt;&lt; 8)</span>
<span class="cp">#define CKCTL_6358_SPI_EN		(1 &lt;&lt; 9)</span>
<span class="cp">#define CKCTL_6358_USBS_EN		(1 &lt;&lt; 10)</span>
<span class="cp">#define CKCTL_6358_SAR_EN		(1 &lt;&lt; 11)</span>
<span class="cp">#define CKCTL_6358_EMUSB_EN		(1 &lt;&lt; 17)</span>
<span class="cp">#define CKCTL_6358_ENET0_EN		(1 &lt;&lt; 18)</span>
<span class="cp">#define CKCTL_6358_ENET1_EN		(1 &lt;&lt; 19)</span>
<span class="cp">#define CKCTL_6358_USBSU_EN		(1 &lt;&lt; 20)</span>
<span class="cp">#define CKCTL_6358_EPHY_EN		(1 &lt;&lt; 21)</span>

<span class="cp">#define CKCTL_6358_ALL_SAFE_EN		(CKCTL_6358_ENET_EN |		\</span>
<span class="cp">					CKCTL_6358_ADSLPHY_EN |		\</span>
<span class="cp">					CKCTL_6358_PCM_EN |		\</span>
<span class="cp">					CKCTL_6358_SPI_EN |		\</span>
<span class="cp">					CKCTL_6358_USBS_EN |		\</span>
<span class="cp">					CKCTL_6358_SAR_EN |		\</span>
<span class="cp">					CKCTL_6358_EMUSB_EN |		\</span>
<span class="cp">					CKCTL_6358_ENET0_EN |		\</span>
<span class="cp">					CKCTL_6358_ENET1_EN |		\</span>
<span class="cp">					CKCTL_6358_USBSU_EN |		\</span>
<span class="cp">					CKCTL_6358_EPHY_EN)</span>

<span class="cp">#define CKCTL_6368_VDSL_QPROC_EN	(1 &lt;&lt; 2)</span>
<span class="cp">#define CKCTL_6368_VDSL_AFE_EN		(1 &lt;&lt; 3)</span>
<span class="cp">#define CKCTL_6368_VDSL_BONDING_EN	(1 &lt;&lt; 4)</span>
<span class="cp">#define CKCTL_6368_VDSL_EN		(1 &lt;&lt; 5)</span>
<span class="cp">#define CKCTL_6368_PHYMIPS_EN		(1 &lt;&lt; 6)</span>
<span class="cp">#define CKCTL_6368_SWPKT_USB_EN		(1 &lt;&lt; 7)</span>
<span class="cp">#define CKCTL_6368_SWPKT_SAR_EN		(1 &lt;&lt; 8)</span>
<span class="cp">#define CKCTL_6368_SPI_CLK_EN		(1 &lt;&lt; 9)</span>
<span class="cp">#define CKCTL_6368_USBD_CLK_EN		(1 &lt;&lt; 10)</span>
<span class="cp">#define CKCTL_6368_SAR_CLK_EN		(1 &lt;&lt; 11)</span>
<span class="cp">#define CKCTL_6368_ROBOSW_CLK_EN	(1 &lt;&lt; 12)</span>
<span class="cp">#define CKCTL_6368_UTOPIA_CLK_EN	(1 &lt;&lt; 13)</span>
<span class="cp">#define CKCTL_6368_PCM_CLK_EN		(1 &lt;&lt; 14)</span>
<span class="cp">#define CKCTL_6368_USBH_CLK_EN		(1 &lt;&lt; 15)</span>
<span class="cp">#define CKCTL_6368_DISABLE_GLESS_EN	(1 &lt;&lt; 16)</span>
<span class="cp">#define CKCTL_6368_NAND_CLK_EN		(1 &lt;&lt; 17)</span>
<span class="cp">#define CKCTL_6368_IPSEC_CLK_EN		(1 &lt;&lt; 17)</span>

<span class="cp">#define CKCTL_6368_ALL_SAFE_EN		(CKCTL_6368_SWPKT_USB_EN |	\</span>
<span class="cp">					CKCTL_6368_SWPKT_SAR_EN |	\</span>
<span class="cp">					CKCTL_6368_SPI_CLK_EN |		\</span>
<span class="cp">					CKCTL_6368_USBD_CLK_EN |	\</span>
<span class="cp">					CKCTL_6368_SAR_CLK_EN |		\</span>
<span class="cp">					CKCTL_6368_ROBOSW_CLK_EN |	\</span>
<span class="cp">					CKCTL_6368_UTOPIA_CLK_EN |	\</span>
<span class="cp">					CKCTL_6368_PCM_CLK_EN |		\</span>
<span class="cp">					CKCTL_6368_USBH_CLK_EN |	\</span>
<span class="cp">					CKCTL_6368_DISABLE_GLESS_EN |	\</span>
<span class="cp">					CKCTL_6368_NAND_CLK_EN |	\</span>
<span class="cp">					CKCTL_6368_IPSEC_CLK_EN)</span>

<span class="cm">/* System PLL Control register  */</span>
<span class="cp">#define PERF_SYS_PLL_CTL_REG		0x8</span>
<span class="cp">#define SYS_PLL_SOFT_RESET		0x1</span>

<span class="cm">/* Interrupt Mask register */</span>
<span class="cp">#define PERF_IRQMASK_6338_REG		0xc</span>
<span class="cp">#define PERF_IRQMASK_6345_REG		0xc</span>
<span class="cp">#define PERF_IRQMASK_6348_REG		0xc</span>
<span class="cp">#define PERF_IRQMASK_6358_REG		0xc</span>
<span class="cp">#define PERF_IRQMASK_6368_REG		0x20</span>

<span class="cm">/* Interrupt Status register */</span>
<span class="cp">#define PERF_IRQSTAT_6338_REG		0x10</span>
<span class="cp">#define PERF_IRQSTAT_6345_REG		0x10</span>
<span class="cp">#define PERF_IRQSTAT_6348_REG		0x10</span>
<span class="cp">#define PERF_IRQSTAT_6358_REG		0x10</span>
<span class="cp">#define PERF_IRQSTAT_6368_REG		0x28</span>

<span class="cm">/* External Interrupt Configuration register */</span>
<span class="cp">#define PERF_EXTIRQ_CFG_REG_6338	0x14</span>
<span class="cp">#define PERF_EXTIRQ_CFG_REG_6348	0x14</span>
<span class="cp">#define PERF_EXTIRQ_CFG_REG_6358	0x14</span>
<span class="cp">#define PERF_EXTIRQ_CFG_REG_6368	0x18</span>

<span class="cp">#define PERF_EXTIRQ_CFG_REG2_6368	0x1c</span>

<span class="cm">/* for 6348 only */</span>
<span class="cp">#define EXTIRQ_CFG_SENSE_6348(x)	(1 &lt;&lt; (x))</span>
<span class="cp">#define EXTIRQ_CFG_STAT_6348(x)		(1 &lt;&lt; (x + 5))</span>
<span class="cp">#define EXTIRQ_CFG_CLEAR_6348(x)	(1 &lt;&lt; (x + 10))</span>
<span class="cp">#define EXTIRQ_CFG_MASK_6348(x)		(1 &lt;&lt; (x + 15))</span>
<span class="cp">#define EXTIRQ_CFG_BOTHEDGE_6348(x)	(1 &lt;&lt; (x + 20))</span>
<span class="cp">#define EXTIRQ_CFG_LEVELSENSE_6348(x)	(1 &lt;&lt; (x + 25))</span>
<span class="cp">#define EXTIRQ_CFG_CLEAR_ALL_6348	(0xf &lt;&lt; 10)</span>
<span class="cp">#define EXTIRQ_CFG_MASK_ALL_6348	(0xf &lt;&lt; 15)</span>

<span class="cm">/* for all others */</span>
<span class="cp">#define EXTIRQ_CFG_SENSE(x)		(1 &lt;&lt; (x))</span>
<span class="cp">#define EXTIRQ_CFG_STAT(x)		(1 &lt;&lt; (x + 4))</span>
<span class="cp">#define EXTIRQ_CFG_CLEAR(x)		(1 &lt;&lt; (x + 8))</span>
<span class="cp">#define EXTIRQ_CFG_MASK(x)		(1 &lt;&lt; (x + 12))</span>
<span class="cp">#define EXTIRQ_CFG_BOTHEDGE(x)		(1 &lt;&lt; (x + 16))</span>
<span class="cp">#define EXTIRQ_CFG_LEVELSENSE(x)	(1 &lt;&lt; (x + 20))</span>
<span class="cp">#define EXTIRQ_CFG_CLEAR_ALL		(0xf &lt;&lt; 8)</span>
<span class="cp">#define EXTIRQ_CFG_MASK_ALL		(0xf &lt;&lt; 12)</span>

<span class="cm">/* Soft Reset register */</span>
<span class="cp">#define PERF_SOFTRESET_REG		0x28</span>
<span class="cp">#define PERF_SOFTRESET_6368_REG		0x10</span>

<span class="cp">#define SOFTRESET_6338_SPI_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define SOFTRESET_6338_ENET_MASK	(1 &lt;&lt; 2)</span>
<span class="cp">#define SOFTRESET_6338_USBH_MASK	(1 &lt;&lt; 3)</span>
<span class="cp">#define SOFTRESET_6338_USBS_MASK	(1 &lt;&lt; 4)</span>
<span class="cp">#define SOFTRESET_6338_ADSL_MASK	(1 &lt;&lt; 5)</span>
<span class="cp">#define SOFTRESET_6338_DMAMEM_MASK	(1 &lt;&lt; 6)</span>
<span class="cp">#define SOFTRESET_6338_SAR_MASK		(1 &lt;&lt; 7)</span>
<span class="cp">#define SOFTRESET_6338_ACLC_MASK	(1 &lt;&lt; 8)</span>
<span class="cp">#define SOFTRESET_6338_ADSLMIPSPLL_MASK	(1 &lt;&lt; 10)</span>
<span class="cp">#define SOFTRESET_6338_ALL	 (SOFTRESET_6338_SPI_MASK |		\</span>
<span class="cp">				  SOFTRESET_6338_ENET_MASK |		\</span>
<span class="cp">				  SOFTRESET_6338_USBH_MASK |		\</span>
<span class="cp">				  SOFTRESET_6338_USBS_MASK |		\</span>
<span class="cp">				  SOFTRESET_6338_ADSL_MASK |		\</span>
<span class="cp">				  SOFTRESET_6338_DMAMEM_MASK |		\</span>
<span class="cp">				  SOFTRESET_6338_SAR_MASK |		\</span>
<span class="cp">				  SOFTRESET_6338_ACLC_MASK |		\</span>
<span class="cp">				  SOFTRESET_6338_ADSLMIPSPLL_MASK)</span>

<span class="cp">#define SOFTRESET_6348_SPI_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define SOFTRESET_6348_ENET_MASK	(1 &lt;&lt; 2)</span>
<span class="cp">#define SOFTRESET_6348_USBH_MASK	(1 &lt;&lt; 3)</span>
<span class="cp">#define SOFTRESET_6348_USBS_MASK	(1 &lt;&lt; 4)</span>
<span class="cp">#define SOFTRESET_6348_ADSL_MASK	(1 &lt;&lt; 5)</span>
<span class="cp">#define SOFTRESET_6348_DMAMEM_MASK	(1 &lt;&lt; 6)</span>
<span class="cp">#define SOFTRESET_6348_SAR_MASK		(1 &lt;&lt; 7)</span>
<span class="cp">#define SOFTRESET_6348_ACLC_MASK	(1 &lt;&lt; 8)</span>
<span class="cp">#define SOFTRESET_6348_ADSLMIPSPLL_MASK	(1 &lt;&lt; 10)</span>

<span class="cp">#define SOFTRESET_6348_ALL	 (SOFTRESET_6348_SPI_MASK |		\</span>
<span class="cp">				  SOFTRESET_6348_ENET_MASK |		\</span>
<span class="cp">				  SOFTRESET_6348_USBH_MASK |		\</span>
<span class="cp">				  SOFTRESET_6348_USBS_MASK |		\</span>
<span class="cp">				  SOFTRESET_6348_ADSL_MASK |		\</span>
<span class="cp">				  SOFTRESET_6348_DMAMEM_MASK |		\</span>
<span class="cp">				  SOFTRESET_6348_SAR_MASK |		\</span>
<span class="cp">				  SOFTRESET_6348_ACLC_MASK |		\</span>
<span class="cp">				  SOFTRESET_6348_ADSLMIPSPLL_MASK)</span>

<span class="cp">#define SOFTRESET_6368_SPI_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define SOFTRESET_6368_MPI_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define SOFTRESET_6368_EPHY_MASK	(1 &lt;&lt; 6)</span>
<span class="cp">#define SOFTRESET_6368_SAR_MASK		(1 &lt;&lt; 7)</span>
<span class="cp">#define SOFTRESET_6368_ENETSW_MASK	(1 &lt;&lt; 10)</span>
<span class="cp">#define SOFTRESET_6368_USBS_MASK	(1 &lt;&lt; 11)</span>
<span class="cp">#define SOFTRESET_6368_USBH_MASK	(1 &lt;&lt; 12)</span>
<span class="cp">#define SOFTRESET_6368_PCM_MASK		(1 &lt;&lt; 13)</span>

<span class="cm">/* MIPS PLL control register */</span>
<span class="cp">#define PERF_MIPSPLLCTL_REG		0x34</span>
<span class="cp">#define MIPSPLLCTL_N1_SHIFT		20</span>
<span class="cp">#define MIPSPLLCTL_N1_MASK		(0x7 &lt;&lt; MIPSPLLCTL_N1_SHIFT)</span>
<span class="cp">#define MIPSPLLCTL_N2_SHIFT		15</span>
<span class="cp">#define MIPSPLLCTL_N2_MASK		(0x1f &lt;&lt; MIPSPLLCTL_N2_SHIFT)</span>
<span class="cp">#define MIPSPLLCTL_M1REF_SHIFT		12</span>
<span class="cp">#define MIPSPLLCTL_M1REF_MASK		(0x7 &lt;&lt; MIPSPLLCTL_M1REF_SHIFT)</span>
<span class="cp">#define MIPSPLLCTL_M2REF_SHIFT		9</span>
<span class="cp">#define MIPSPLLCTL_M2REF_MASK		(0x7 &lt;&lt; MIPSPLLCTL_M2REF_SHIFT)</span>
<span class="cp">#define MIPSPLLCTL_M1CPU_SHIFT		6</span>
<span class="cp">#define MIPSPLLCTL_M1CPU_MASK		(0x7 &lt;&lt; MIPSPLLCTL_M1CPU_SHIFT)</span>
<span class="cp">#define MIPSPLLCTL_M1BUS_SHIFT		3</span>
<span class="cp">#define MIPSPLLCTL_M1BUS_MASK		(0x7 &lt;&lt; MIPSPLLCTL_M1BUS_SHIFT)</span>
<span class="cp">#define MIPSPLLCTL_M2BUS_SHIFT		0</span>
<span class="cp">#define MIPSPLLCTL_M2BUS_MASK		(0x7 &lt;&lt; MIPSPLLCTL_M2BUS_SHIFT)</span>

<span class="cm">/* ADSL PHY PLL Control register */</span>
<span class="cp">#define PERF_ADSLPLLCTL_REG		0x38</span>
<span class="cp">#define ADSLPLLCTL_N1_SHIFT		20</span>
<span class="cp">#define ADSLPLLCTL_N1_MASK		(0x7 &lt;&lt; ADSLPLLCTL_N1_SHIFT)</span>
<span class="cp">#define ADSLPLLCTL_N2_SHIFT		15</span>
<span class="cp">#define ADSLPLLCTL_N2_MASK		(0x1f &lt;&lt; ADSLPLLCTL_N2_SHIFT)</span>
<span class="cp">#define ADSLPLLCTL_M1REF_SHIFT		12</span>
<span class="cp">#define ADSLPLLCTL_M1REF_MASK		(0x7 &lt;&lt; ADSLPLLCTL_M1REF_SHIFT)</span>
<span class="cp">#define ADSLPLLCTL_M2REF_SHIFT		9</span>
<span class="cp">#define ADSLPLLCTL_M2REF_MASK		(0x7 &lt;&lt; ADSLPLLCTL_M2REF_SHIFT)</span>
<span class="cp">#define ADSLPLLCTL_M1CPU_SHIFT		6</span>
<span class="cp">#define ADSLPLLCTL_M1CPU_MASK		(0x7 &lt;&lt; ADSLPLLCTL_M1CPU_SHIFT)</span>
<span class="cp">#define ADSLPLLCTL_M1BUS_SHIFT		3</span>
<span class="cp">#define ADSLPLLCTL_M1BUS_MASK		(0x7 &lt;&lt; ADSLPLLCTL_M1BUS_SHIFT)</span>
<span class="cp">#define ADSLPLLCTL_M2BUS_SHIFT		0</span>
<span class="cp">#define ADSLPLLCTL_M2BUS_MASK		(0x7 &lt;&lt; ADSLPLLCTL_M2BUS_SHIFT)</span>

<span class="cp">#define ADSLPLLCTL_VAL(n1, n2, m1ref, m2ref, m1cpu, m1bus, m2bus)	\</span>
<span class="cp">				(((n1) &lt;&lt; ADSLPLLCTL_N1_SHIFT) |	\</span>
<span class="cp">				((n2) &lt;&lt; ADSLPLLCTL_N2_SHIFT) |		\</span>
<span class="cp">				((m1ref) &lt;&lt; ADSLPLLCTL_M1REF_SHIFT) |	\</span>
<span class="cp">				((m2ref) &lt;&lt; ADSLPLLCTL_M2REF_SHIFT) |	\</span>
<span class="cp">				((m1cpu) &lt;&lt; ADSLPLLCTL_M1CPU_SHIFT) |	\</span>
<span class="cp">				((m1bus) &lt;&lt; ADSLPLLCTL_M1BUS_SHIFT) |	\</span>
<span class="cp">				((m2bus) &lt;&lt; ADSLPLLCTL_M2BUS_SHIFT))</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_TIMER</span>
<span class="cm"> *************************************************************************/</span>

<span class="cp">#define BCM63XX_TIMER_COUNT		4</span>
<span class="cp">#define TIMER_T0_ID			0</span>
<span class="cp">#define TIMER_T1_ID			1</span>
<span class="cp">#define TIMER_T2_ID			2</span>
<span class="cp">#define TIMER_WDT_ID			3</span>

<span class="cm">/* Timer irqstat register */</span>
<span class="cp">#define TIMER_IRQSTAT_REG		0</span>
<span class="cp">#define TIMER_IRQSTAT_TIMER_CAUSE(x)	(1 &lt;&lt; (x))</span>
<span class="cp">#define TIMER_IRQSTAT_TIMER0_CAUSE	(1 &lt;&lt; 0)</span>
<span class="cp">#define TIMER_IRQSTAT_TIMER1_CAUSE	(1 &lt;&lt; 1)</span>
<span class="cp">#define TIMER_IRQSTAT_TIMER2_CAUSE	(1 &lt;&lt; 2)</span>
<span class="cp">#define TIMER_IRQSTAT_WDT_CAUSE		(1 &lt;&lt; 3)</span>
<span class="cp">#define TIMER_IRQSTAT_TIMER_IR_EN(x)	(1 &lt;&lt; ((x) + 8))</span>
<span class="cp">#define TIMER_IRQSTAT_TIMER0_IR_EN	(1 &lt;&lt; 8)</span>
<span class="cp">#define TIMER_IRQSTAT_TIMER1_IR_EN	(1 &lt;&lt; 9)</span>
<span class="cp">#define TIMER_IRQSTAT_TIMER2_IR_EN	(1 &lt;&lt; 10)</span>

<span class="cm">/* Timer control register */</span>
<span class="cp">#define TIMER_CTLx_REG(x)		(0x4 + (x * 4))</span>
<span class="cp">#define TIMER_CTL0_REG			0x4</span>
<span class="cp">#define TIMER_CTL1_REG			0x8</span>
<span class="cp">#define TIMER_CTL2_REG			0xC</span>
<span class="cp">#define TIMER_CTL_COUNTDOWN_MASK	(0x3fffffff)</span>
<span class="cp">#define TIMER_CTL_MONOTONIC_MASK	(1 &lt;&lt; 30)</span>
<span class="cp">#define TIMER_CTL_ENABLE_MASK		(1 &lt;&lt; 31)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_WDT</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* Watchdog default count register */</span>
<span class="cp">#define WDT_DEFVAL_REG			0x0</span>

<span class="cm">/* Watchdog control register */</span>
<span class="cp">#define WDT_CTL_REG			0x4</span>

<span class="cm">/* Watchdog control register constants */</span>
<span class="cp">#define WDT_START_1			(0xff00)</span>
<span class="cp">#define WDT_START_2			(0x00ff)</span>
<span class="cp">#define WDT_STOP_1			(0xee00)</span>
<span class="cp">#define WDT_STOP_2			(0x00ee)</span>

<span class="cm">/* Watchdog reset length register */</span>
<span class="cp">#define WDT_RSTLEN_REG			0x8</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_UARTx</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* UART Control Register */</span>
<span class="cp">#define UART_CTL_REG			0x0</span>
<span class="cp">#define UART_CTL_RXTMOUTCNT_SHIFT	0</span>
<span class="cp">#define UART_CTL_RXTMOUTCNT_MASK	(0x1f &lt;&lt; UART_CTL_RXTMOUTCNT_SHIFT)</span>
<span class="cp">#define UART_CTL_RSTTXDN_SHIFT		5</span>
<span class="cp">#define UART_CTL_RSTTXDN_MASK		(1 &lt;&lt; UART_CTL_RSTTXDN_SHIFT)</span>
<span class="cp">#define UART_CTL_RSTRXFIFO_SHIFT		6</span>
<span class="cp">#define UART_CTL_RSTRXFIFO_MASK		(1 &lt;&lt; UART_CTL_RSTRXFIFO_SHIFT)</span>
<span class="cp">#define UART_CTL_RSTTXFIFO_SHIFT		7</span>
<span class="cp">#define UART_CTL_RSTTXFIFO_MASK		(1 &lt;&lt; UART_CTL_RSTTXFIFO_SHIFT)</span>
<span class="cp">#define UART_CTL_STOPBITS_SHIFT		8</span>
<span class="cp">#define UART_CTL_STOPBITS_MASK		(0xf &lt;&lt; UART_CTL_STOPBITS_SHIFT)</span>
<span class="cp">#define UART_CTL_STOPBITS_1		(0x7 &lt;&lt; UART_CTL_STOPBITS_SHIFT)</span>
<span class="cp">#define UART_CTL_STOPBITS_2		(0xf &lt;&lt; UART_CTL_STOPBITS_SHIFT)</span>
<span class="cp">#define UART_CTL_BITSPERSYM_SHIFT	12</span>
<span class="cp">#define UART_CTL_BITSPERSYM_MASK	(0x3 &lt;&lt; UART_CTL_BITSPERSYM_SHIFT)</span>
<span class="cp">#define UART_CTL_XMITBRK_SHIFT		14</span>
<span class="cp">#define UART_CTL_XMITBRK_MASK		(1 &lt;&lt; UART_CTL_XMITBRK_SHIFT)</span>
<span class="cp">#define UART_CTL_RSVD_SHIFT		15</span>
<span class="cp">#define UART_CTL_RSVD_MASK		(1 &lt;&lt; UART_CTL_RSVD_SHIFT)</span>
<span class="cp">#define UART_CTL_RXPAREVEN_SHIFT		16</span>
<span class="cp">#define UART_CTL_RXPAREVEN_MASK		(1 &lt;&lt; UART_CTL_RXPAREVEN_SHIFT)</span>
<span class="cp">#define UART_CTL_RXPAREN_SHIFT		17</span>
<span class="cp">#define UART_CTL_RXPAREN_MASK		(1 &lt;&lt; UART_CTL_RXPAREN_SHIFT)</span>
<span class="cp">#define UART_CTL_TXPAREVEN_SHIFT		18</span>
<span class="cp">#define UART_CTL_TXPAREVEN_MASK		(1 &lt;&lt; UART_CTL_TXPAREVEN_SHIFT)</span>
<span class="cp">#define UART_CTL_TXPAREN_SHIFT		18</span>
<span class="cp">#define UART_CTL_TXPAREN_MASK		(1 &lt;&lt; UART_CTL_TXPAREN_SHIFT)</span>
<span class="cp">#define UART_CTL_LOOPBACK_SHIFT		20</span>
<span class="cp">#define UART_CTL_LOOPBACK_MASK		(1 &lt;&lt; UART_CTL_LOOPBACK_SHIFT)</span>
<span class="cp">#define UART_CTL_RXEN_SHIFT		21</span>
<span class="cp">#define UART_CTL_RXEN_MASK		(1 &lt;&lt; UART_CTL_RXEN_SHIFT)</span>
<span class="cp">#define UART_CTL_TXEN_SHIFT		22</span>
<span class="cp">#define UART_CTL_TXEN_MASK		(1 &lt;&lt; UART_CTL_TXEN_SHIFT)</span>
<span class="cp">#define UART_CTL_BRGEN_SHIFT		23</span>
<span class="cp">#define UART_CTL_BRGEN_MASK		(1 &lt;&lt; UART_CTL_BRGEN_SHIFT)</span>

<span class="cm">/* UART Baudword register */</span>
<span class="cp">#define UART_BAUD_REG			0x4</span>

<span class="cm">/* UART Misc Control register */</span>
<span class="cp">#define UART_MCTL_REG			0x8</span>
<span class="cp">#define UART_MCTL_DTR_SHIFT		0</span>
<span class="cp">#define UART_MCTL_DTR_MASK		(1 &lt;&lt; UART_MCTL_DTR_SHIFT)</span>
<span class="cp">#define UART_MCTL_RTS_SHIFT		1</span>
<span class="cp">#define UART_MCTL_RTS_MASK		(1 &lt;&lt; UART_MCTL_RTS_SHIFT)</span>
<span class="cp">#define UART_MCTL_RXFIFOTHRESH_SHIFT	8</span>
<span class="cp">#define UART_MCTL_RXFIFOTHRESH_MASK	(0xf &lt;&lt; UART_MCTL_RXFIFOTHRESH_SHIFT)</span>
<span class="cp">#define UART_MCTL_TXFIFOTHRESH_SHIFT	12</span>
<span class="cp">#define UART_MCTL_TXFIFOTHRESH_MASK	(0xf &lt;&lt; UART_MCTL_TXFIFOTHRESH_SHIFT)</span>
<span class="cp">#define UART_MCTL_RXFIFOFILL_SHIFT	16</span>
<span class="cp">#define UART_MCTL_RXFIFOFILL_MASK	(0x1f &lt;&lt; UART_MCTL_RXFIFOFILL_SHIFT)</span>
<span class="cp">#define UART_MCTL_TXFIFOFILL_SHIFT	24</span>
<span class="cp">#define UART_MCTL_TXFIFOFILL_MASK	(0x1f &lt;&lt; UART_MCTL_TXFIFOFILL_SHIFT)</span>

<span class="cm">/* UART External Input Configuration register */</span>
<span class="cp">#define UART_EXTINP_REG			0xc</span>
<span class="cp">#define UART_EXTINP_RI_SHIFT		0</span>
<span class="cp">#define UART_EXTINP_RI_MASK		(1 &lt;&lt; UART_EXTINP_RI_SHIFT)</span>
<span class="cp">#define UART_EXTINP_CTS_SHIFT		1</span>
<span class="cp">#define UART_EXTINP_CTS_MASK		(1 &lt;&lt; UART_EXTINP_CTS_SHIFT)</span>
<span class="cp">#define UART_EXTINP_DCD_SHIFT		2</span>
<span class="cp">#define UART_EXTINP_DCD_MASK		(1 &lt;&lt; UART_EXTINP_DCD_SHIFT)</span>
<span class="cp">#define UART_EXTINP_DSR_SHIFT		3</span>
<span class="cp">#define UART_EXTINP_DSR_MASK		(1 &lt;&lt; UART_EXTINP_DSR_SHIFT)</span>
<span class="cp">#define UART_EXTINP_IRSTAT(x)		(1 &lt;&lt; (x + 4))</span>
<span class="cp">#define UART_EXTINP_IRMASK(x)		(1 &lt;&lt; (x + 8))</span>
<span class="cp">#define UART_EXTINP_IR_RI		0</span>
<span class="cp">#define UART_EXTINP_IR_CTS		1</span>
<span class="cp">#define UART_EXTINP_IR_DCD		2</span>
<span class="cp">#define UART_EXTINP_IR_DSR		3</span>
<span class="cp">#define UART_EXTINP_RI_NOSENSE_SHIFT	16</span>
<span class="cp">#define UART_EXTINP_RI_NOSENSE_MASK	(1 &lt;&lt; UART_EXTINP_RI_NOSENSE_SHIFT)</span>
<span class="cp">#define UART_EXTINP_CTS_NOSENSE_SHIFT	17</span>
<span class="cp">#define UART_EXTINP_CTS_NOSENSE_MASK	(1 &lt;&lt; UART_EXTINP_CTS_NOSENSE_SHIFT)</span>
<span class="cp">#define UART_EXTINP_DCD_NOSENSE_SHIFT	18</span>
<span class="cp">#define UART_EXTINP_DCD_NOSENSE_MASK	(1 &lt;&lt; UART_EXTINP_DCD_NOSENSE_SHIFT)</span>
<span class="cp">#define UART_EXTINP_DSR_NOSENSE_SHIFT	19</span>
<span class="cp">#define UART_EXTINP_DSR_NOSENSE_MASK	(1 &lt;&lt; UART_EXTINP_DSR_NOSENSE_SHIFT)</span>

<span class="cm">/* UART Interrupt register */</span>
<span class="cp">#define UART_IR_REG			0x10</span>
<span class="cp">#define UART_IR_MASK(x)			(1 &lt;&lt; (x + 16))</span>
<span class="cp">#define UART_IR_STAT(x)			(1 &lt;&lt; (x))</span>
<span class="cp">#define UART_IR_EXTIP			0</span>
<span class="cp">#define UART_IR_TXUNDER			1</span>
<span class="cp">#define UART_IR_TXOVER			2</span>
<span class="cp">#define UART_IR_TXTRESH			3</span>
<span class="cp">#define UART_IR_TXRDLATCH		4</span>
<span class="cp">#define UART_IR_TXEMPTY			5</span>
<span class="cp">#define UART_IR_RXUNDER			6</span>
<span class="cp">#define UART_IR_RXOVER			7</span>
<span class="cp">#define UART_IR_RXTIMEOUT		8</span>
<span class="cp">#define UART_IR_RXFULL			9</span>
<span class="cp">#define UART_IR_RXTHRESH		10</span>
<span class="cp">#define UART_IR_RXNOTEMPTY		11</span>
<span class="cp">#define UART_IR_RXFRAMEERR		12</span>
<span class="cp">#define UART_IR_RXPARERR		13</span>
<span class="cp">#define UART_IR_RXBRK			14</span>
<span class="cp">#define UART_IR_TXDONE			15</span>

<span class="cm">/* UART Fifo register */</span>
<span class="cp">#define UART_FIFO_REG			0x14</span>
<span class="cp">#define UART_FIFO_VALID_SHIFT		0</span>
<span class="cp">#define UART_FIFO_VALID_MASK		0xff</span>
<span class="cp">#define UART_FIFO_FRAMEERR_SHIFT	8</span>
<span class="cp">#define UART_FIFO_FRAMEERR_MASK		(1 &lt;&lt; UART_FIFO_FRAMEERR_SHIFT)</span>
<span class="cp">#define UART_FIFO_PARERR_SHIFT		9</span>
<span class="cp">#define UART_FIFO_PARERR_MASK		(1 &lt;&lt; UART_FIFO_PARERR_SHIFT)</span>
<span class="cp">#define UART_FIFO_BRKDET_SHIFT		10</span>
<span class="cp">#define UART_FIFO_BRKDET_MASK		(1 &lt;&lt; UART_FIFO_BRKDET_SHIFT)</span>
<span class="cp">#define UART_FIFO_ANYERR_MASK		(UART_FIFO_FRAMEERR_MASK |	\</span>
<span class="cp">					UART_FIFO_PARERR_MASK |		\</span>
<span class="cp">					UART_FIFO_BRKDET_MASK)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_GPIO</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* GPIO registers */</span>
<span class="cp">#define GPIO_CTL_HI_REG			0x0</span>
<span class="cp">#define GPIO_CTL_LO_REG			0x4</span>
<span class="cp">#define GPIO_DATA_HI_REG		0x8</span>
<span class="cp">#define GPIO_DATA_LO_REG		0xC</span>
<span class="cp">#define GPIO_DATA_LO_REG_6345		0x8</span>

<span class="cm">/* GPIO mux registers and constants */</span>
<span class="cp">#define GPIO_MODE_REG			0x18</span>

<span class="cp">#define GPIO_MODE_6348_G4_DIAG		0x00090000</span>
<span class="cp">#define GPIO_MODE_6348_G4_UTOPIA	0x00080000</span>
<span class="cp">#define GPIO_MODE_6348_G4_LEGACY_LED	0x00030000</span>
<span class="cp">#define GPIO_MODE_6348_G4_MII_SNOOP	0x00020000</span>
<span class="cp">#define GPIO_MODE_6348_G4_EXT_EPHY	0x00010000</span>
<span class="cp">#define GPIO_MODE_6348_G3_DIAG		0x00009000</span>
<span class="cp">#define GPIO_MODE_6348_G3_UTOPIA	0x00008000</span>
<span class="cp">#define GPIO_MODE_6348_G3_EXT_MII	0x00007000</span>
<span class="cp">#define GPIO_MODE_6348_G2_DIAG		0x00000900</span>
<span class="cp">#define GPIO_MODE_6348_G2_PCI		0x00000500</span>
<span class="cp">#define GPIO_MODE_6348_G1_DIAG		0x00000090</span>
<span class="cp">#define GPIO_MODE_6348_G1_UTOPIA	0x00000080</span>
<span class="cp">#define GPIO_MODE_6348_G1_SPI_UART	0x00000060</span>
<span class="cp">#define GPIO_MODE_6348_G1_SPI_MASTER	0x00000060</span>
<span class="cp">#define GPIO_MODE_6348_G1_MII_PCCARD	0x00000040</span>
<span class="cp">#define GPIO_MODE_6348_G1_MII_SNOOP	0x00000020</span>
<span class="cp">#define GPIO_MODE_6348_G1_EXT_EPHY	0x00000010</span>
<span class="cp">#define GPIO_MODE_6348_G0_DIAG		0x00000009</span>
<span class="cp">#define GPIO_MODE_6348_G0_EXT_MII	0x00000007</span>

<span class="cp">#define GPIO_MODE_6358_EXTRACS		(1 &lt;&lt; 5)</span>
<span class="cp">#define GPIO_MODE_6358_UART1		(1 &lt;&lt; 6)</span>
<span class="cp">#define GPIO_MODE_6358_EXTRA_SPI_SS	(1 &lt;&lt; 7)</span>
<span class="cp">#define GPIO_MODE_6358_SERIAL_LED	(1 &lt;&lt; 10)</span>
<span class="cp">#define GPIO_MODE_6358_UTOPIA		(1 &lt;&lt; 12)</span>

<span class="cp">#define GPIO_MODE_6368_ANALOG_AFE_0	(1 &lt;&lt; 0)</span>
<span class="cp">#define GPIO_MODE_6368_ANALOG_AFE_1	(1 &lt;&lt; 1)</span>
<span class="cp">#define GPIO_MODE_6368_SYS_IRQ		(1 &lt;&lt; 2)</span>
<span class="cp">#define GPIO_MODE_6368_SERIAL_LED_DATA	(1 &lt;&lt; 3)</span>
<span class="cp">#define GPIO_MODE_6368_SERIAL_LED_CLK	(1 &lt;&lt; 4)</span>
<span class="cp">#define GPIO_MODE_6368_INET_LED		(1 &lt;&lt; 5)</span>
<span class="cp">#define GPIO_MODE_6368_EPHY0_LED	(1 &lt;&lt; 6)</span>
<span class="cp">#define GPIO_MODE_6368_EPHY1_LED	(1 &lt;&lt; 7)</span>
<span class="cp">#define GPIO_MODE_6368_EPHY2_LED	(1 &lt;&lt; 8)</span>
<span class="cp">#define GPIO_MODE_6368_EPHY3_LED	(1 &lt;&lt; 9)</span>
<span class="cp">#define GPIO_MODE_6368_ROBOSW_LED_DAT	(1 &lt;&lt; 10)</span>
<span class="cp">#define GPIO_MODE_6368_ROBOSW_LED_CLK	(1 &lt;&lt; 11)</span>
<span class="cp">#define GPIO_MODE_6368_ROBOSW_LED0	(1 &lt;&lt; 12)</span>
<span class="cp">#define GPIO_MODE_6368_ROBOSW_LED1	(1 &lt;&lt; 13)</span>
<span class="cp">#define GPIO_MODE_6368_USBD_LED		(1 &lt;&lt; 14)</span>
<span class="cp">#define GPIO_MODE_6368_NTR_PULSE	(1 &lt;&lt; 15)</span>
<span class="cp">#define GPIO_MODE_6368_PCI_REQ1		(1 &lt;&lt; 16)</span>
<span class="cp">#define GPIO_MODE_6368_PCI_GNT1		(1 &lt;&lt; 17)</span>
<span class="cp">#define GPIO_MODE_6368_PCI_INTB		(1 &lt;&lt; 18)</span>
<span class="cp">#define GPIO_MODE_6368_PCI_REQ0		(1 &lt;&lt; 19)</span>
<span class="cp">#define GPIO_MODE_6368_PCI_GNT0		(1 &lt;&lt; 20)</span>
<span class="cp">#define GPIO_MODE_6368_PCMCIA_CD1	(1 &lt;&lt; 22)</span>
<span class="cp">#define GPIO_MODE_6368_PCMCIA_CD2	(1 &lt;&lt; 23)</span>
<span class="cp">#define GPIO_MODE_6368_PCMCIA_VS1	(1 &lt;&lt; 24)</span>
<span class="cp">#define GPIO_MODE_6368_PCMCIA_VS2	(1 &lt;&lt; 25)</span>
<span class="cp">#define GPIO_MODE_6368_EBI_CS2		(1 &lt;&lt; 26)</span>
<span class="cp">#define GPIO_MODE_6368_EBI_CS3		(1 &lt;&lt; 27)</span>
<span class="cp">#define GPIO_MODE_6368_SPI_SSN2		(1 &lt;&lt; 28)</span>
<span class="cp">#define GPIO_MODE_6368_SPI_SSN3		(1 &lt;&lt; 29)</span>
<span class="cp">#define GPIO_MODE_6368_SPI_SSN4		(1 &lt;&lt; 30)</span>
<span class="cp">#define GPIO_MODE_6368_SPI_SSN5		(1 &lt;&lt; 31)</span>


<span class="cp">#define GPIO_BASEMODE_6368_REG		0x38</span>
<span class="cp">#define GPIO_BASEMODE_6368_UART2	0x1</span>
<span class="cp">#define GPIO_BASEMODE_6368_GPIO		0x0</span>
<span class="cp">#define GPIO_BASEMODE_6368_MASK		0x7</span>
<span class="cm">/* those bits must be kept as read in gpio basemode register*/</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_ENET</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* Receiver Configuration register */</span>
<span class="cp">#define ENET_RXCFG_REG			0x0</span>
<span class="cp">#define ENET_RXCFG_ALLMCAST_SHIFT	1</span>
<span class="cp">#define ENET_RXCFG_ALLMCAST_MASK	(1 &lt;&lt; ENET_RXCFG_ALLMCAST_SHIFT)</span>
<span class="cp">#define ENET_RXCFG_PROMISC_SHIFT	3</span>
<span class="cp">#define ENET_RXCFG_PROMISC_MASK		(1 &lt;&lt; ENET_RXCFG_PROMISC_SHIFT)</span>
<span class="cp">#define ENET_RXCFG_LOOPBACK_SHIFT	4</span>
<span class="cp">#define ENET_RXCFG_LOOPBACK_MASK	(1 &lt;&lt; ENET_RXCFG_LOOPBACK_SHIFT)</span>
<span class="cp">#define ENET_RXCFG_ENFLOW_SHIFT		5</span>
<span class="cp">#define ENET_RXCFG_ENFLOW_MASK		(1 &lt;&lt; ENET_RXCFG_ENFLOW_SHIFT)</span>

<span class="cm">/* Receive Maximum Length register */</span>
<span class="cp">#define ENET_RXMAXLEN_REG		0x4</span>
<span class="cp">#define ENET_RXMAXLEN_SHIFT		0</span>
<span class="cp">#define ENET_RXMAXLEN_MASK		(0x7ff &lt;&lt; ENET_RXMAXLEN_SHIFT)</span>

<span class="cm">/* Transmit Maximum Length register */</span>
<span class="cp">#define ENET_TXMAXLEN_REG		0x8</span>
<span class="cp">#define ENET_TXMAXLEN_SHIFT		0</span>
<span class="cp">#define ENET_TXMAXLEN_MASK		(0x7ff &lt;&lt; ENET_TXMAXLEN_SHIFT)</span>

<span class="cm">/* MII Status/Control register */</span>
<span class="cp">#define ENET_MIISC_REG			0x10</span>
<span class="cp">#define ENET_MIISC_MDCFREQDIV_SHIFT	0</span>
<span class="cp">#define ENET_MIISC_MDCFREQDIV_MASK	(0x7f &lt;&lt; ENET_MIISC_MDCFREQDIV_SHIFT)</span>
<span class="cp">#define ENET_MIISC_PREAMBLEEN_SHIFT	7</span>
<span class="cp">#define ENET_MIISC_PREAMBLEEN_MASK	(1 &lt;&lt; ENET_MIISC_PREAMBLEEN_SHIFT)</span>

<span class="cm">/* MII Data register */</span>
<span class="cp">#define ENET_MIIDATA_REG		0x14</span>
<span class="cp">#define ENET_MIIDATA_DATA_SHIFT		0</span>
<span class="cp">#define ENET_MIIDATA_DATA_MASK		(0xffff &lt;&lt; ENET_MIIDATA_DATA_SHIFT)</span>
<span class="cp">#define ENET_MIIDATA_TA_SHIFT		16</span>
<span class="cp">#define ENET_MIIDATA_TA_MASK		(0x3 &lt;&lt; ENET_MIIDATA_TA_SHIFT)</span>
<span class="cp">#define ENET_MIIDATA_REG_SHIFT		18</span>
<span class="cp">#define ENET_MIIDATA_REG_MASK		(0x1f &lt;&lt; ENET_MIIDATA_REG_SHIFT)</span>
<span class="cp">#define ENET_MIIDATA_PHYID_SHIFT	23</span>
<span class="cp">#define ENET_MIIDATA_PHYID_MASK		(0x1f &lt;&lt; ENET_MIIDATA_PHYID_SHIFT)</span>
<span class="cp">#define ENET_MIIDATA_OP_READ_MASK	(0x6 &lt;&lt; 28)</span>
<span class="cp">#define ENET_MIIDATA_OP_WRITE_MASK	(0x5 &lt;&lt; 28)</span>

<span class="cm">/* Ethernet Interrupt Mask register */</span>
<span class="cp">#define ENET_IRMASK_REG			0x18</span>

<span class="cm">/* Ethernet Interrupt register */</span>
<span class="cp">#define ENET_IR_REG			0x1c</span>
<span class="cp">#define ENET_IR_MII			(1 &lt;&lt; 0)</span>
<span class="cp">#define ENET_IR_MIB			(1 &lt;&lt; 1)</span>
<span class="cp">#define ENET_IR_FLOWC			(1 &lt;&lt; 2)</span>

<span class="cm">/* Ethernet Control register */</span>
<span class="cp">#define ENET_CTL_REG			0x2c</span>
<span class="cp">#define ENET_CTL_ENABLE_SHIFT		0</span>
<span class="cp">#define ENET_CTL_ENABLE_MASK		(1 &lt;&lt; ENET_CTL_ENABLE_SHIFT)</span>
<span class="cp">#define ENET_CTL_DISABLE_SHIFT		1</span>
<span class="cp">#define ENET_CTL_DISABLE_MASK		(1 &lt;&lt; ENET_CTL_DISABLE_SHIFT)</span>
<span class="cp">#define ENET_CTL_SRESET_SHIFT		2</span>
<span class="cp">#define ENET_CTL_SRESET_MASK		(1 &lt;&lt; ENET_CTL_SRESET_SHIFT)</span>
<span class="cp">#define ENET_CTL_EPHYSEL_SHIFT		3</span>
<span class="cp">#define ENET_CTL_EPHYSEL_MASK		(1 &lt;&lt; ENET_CTL_EPHYSEL_SHIFT)</span>

<span class="cm">/* Transmit Control register */</span>
<span class="cp">#define ENET_TXCTL_REG			0x30</span>
<span class="cp">#define ENET_TXCTL_FD_SHIFT		0</span>
<span class="cp">#define ENET_TXCTL_FD_MASK		(1 &lt;&lt; ENET_TXCTL_FD_SHIFT)</span>

<span class="cm">/* Transmit Watermask register */</span>
<span class="cp">#define ENET_TXWMARK_REG		0x34</span>
<span class="cp">#define ENET_TXWMARK_WM_SHIFT		0</span>
<span class="cp">#define ENET_TXWMARK_WM_MASK		(0x3f &lt;&lt; ENET_TXWMARK_WM_SHIFT)</span>

<span class="cm">/* MIB Control register */</span>
<span class="cp">#define ENET_MIBCTL_REG			0x38</span>
<span class="cp">#define ENET_MIBCTL_RDCLEAR_SHIFT	0</span>
<span class="cp">#define ENET_MIBCTL_RDCLEAR_MASK	(1 &lt;&lt; ENET_MIBCTL_RDCLEAR_SHIFT)</span>

<span class="cm">/* Perfect Match Data Low register */</span>
<span class="cp">#define ENET_PML_REG(x)			(0x58 + (x) * 8)</span>
<span class="cp">#define ENET_PMH_REG(x)			(0x5c + (x) * 8)</span>
<span class="cp">#define ENET_PMH_DATAVALID_SHIFT	16</span>
<span class="cp">#define ENET_PMH_DATAVALID_MASK		(1 &lt;&lt; ENET_PMH_DATAVALID_SHIFT)</span>

<span class="cm">/* MIB register */</span>
<span class="cp">#define ENET_MIB_REG(x)			(0x200 + (x) * 4)</span>
<span class="cp">#define ENET_MIB_REG_COUNT		55</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_ENETDMA</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* Controller Configuration Register */</span>
<span class="cp">#define ENETDMA_CFG_REG			(0x0)</span>
<span class="cp">#define ENETDMA_CFG_EN_SHIFT		0</span>
<span class="cp">#define ENETDMA_CFG_EN_MASK		(1 &lt;&lt; ENETDMA_CFG_EN_SHIFT)</span>
<span class="cp">#define ENETDMA_CFG_FLOWCH_MASK(x)	(1 &lt;&lt; ((x &gt;&gt; 1) + 1))</span>

<span class="cm">/* Flow Control Descriptor Low Threshold register */</span>
<span class="cp">#define ENETDMA_FLOWCL_REG(x)		(0x4 + (x) * 6)</span>

<span class="cm">/* Flow Control Descriptor High Threshold register */</span>
<span class="cp">#define ENETDMA_FLOWCH_REG(x)		(0x8 + (x) * 6)</span>

<span class="cm">/* Flow Control Descriptor Buffer Alloca Threshold register */</span>
<span class="cp">#define ENETDMA_BUFALLOC_REG(x)		(0xc + (x) * 6)</span>
<span class="cp">#define ENETDMA_BUFALLOC_FORCE_SHIFT	31</span>
<span class="cp">#define ENETDMA_BUFALLOC_FORCE_MASK	(1 &lt;&lt; ENETDMA_BUFALLOC_FORCE_SHIFT)</span>

<span class="cm">/* Channel Configuration register */</span>
<span class="cp">#define ENETDMA_CHANCFG_REG(x)		(0x100 + (x) * 0x10)</span>
<span class="cp">#define ENETDMA_CHANCFG_EN_SHIFT	0</span>
<span class="cp">#define ENETDMA_CHANCFG_EN_MASK		(1 &lt;&lt; ENETDMA_CHANCFG_EN_SHIFT)</span>
<span class="cp">#define ENETDMA_CHANCFG_PKTHALT_SHIFT	1</span>
<span class="cp">#define ENETDMA_CHANCFG_PKTHALT_MASK	(1 &lt;&lt; ENETDMA_CHANCFG_PKTHALT_SHIFT)</span>

<span class="cm">/* Interrupt Control/Status register */</span>
<span class="cp">#define ENETDMA_IR_REG(x)		(0x104 + (x) * 0x10)</span>
<span class="cp">#define ENETDMA_IR_BUFDONE_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define ENETDMA_IR_PKTDONE_MASK		(1 &lt;&lt; 1)</span>
<span class="cp">#define ENETDMA_IR_NOTOWNER_MASK	(1 &lt;&lt; 2)</span>

<span class="cm">/* Interrupt Mask register */</span>
<span class="cp">#define ENETDMA_IRMASK_REG(x)		(0x108 + (x) * 0x10)</span>

<span class="cm">/* Maximum Burst Length */</span>
<span class="cp">#define ENETDMA_MAXBURST_REG(x)		(0x10C + (x) * 0x10)</span>

<span class="cm">/* Ring Start Address register */</span>
<span class="cp">#define ENETDMA_RSTART_REG(x)		(0x200 + (x) * 0x10)</span>

<span class="cm">/* State Ram Word 2 */</span>
<span class="cp">#define ENETDMA_SRAM2_REG(x)		(0x204 + (x) * 0x10)</span>

<span class="cm">/* State Ram Word 3 */</span>
<span class="cp">#define ENETDMA_SRAM3_REG(x)		(0x208 + (x) * 0x10)</span>

<span class="cm">/* State Ram Word 4 */</span>
<span class="cp">#define ENETDMA_SRAM4_REG(x)		(0x20c + (x) * 0x10)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_ENETDMAC</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* Channel Configuration register */</span>
<span class="cp">#define ENETDMAC_CHANCFG_REG(x)		((x) * 0x10)</span>
<span class="cp">#define ENETDMAC_CHANCFG_EN_SHIFT	0</span>
<span class="cp">#define ENETDMAC_CHANCFG_EN_MASK	(1 &lt;&lt; ENETDMA_CHANCFG_EN_SHIFT)</span>
<span class="cp">#define ENETDMAC_CHANCFG_PKTHALT_SHIFT	1</span>
<span class="cp">#define ENETDMAC_CHANCFG_PKTHALT_MASK	(1 &lt;&lt; ENETDMA_CHANCFG_PKTHALT_SHIFT)</span>

<span class="cm">/* Interrupt Control/Status register */</span>
<span class="cp">#define ENETDMAC_IR_REG(x)		(0x4 + (x) * 0x10)</span>
<span class="cp">#define ENETDMAC_IR_BUFDONE_MASK	(1 &lt;&lt; 0)</span>
<span class="cp">#define ENETDMAC_IR_PKTDONE_MASK	(1 &lt;&lt; 1)</span>
<span class="cp">#define ENETDMAC_IR_NOTOWNER_MASK	(1 &lt;&lt; 2)</span>

<span class="cm">/* Interrupt Mask register */</span>
<span class="cp">#define ENETDMAC_IRMASK_REG(x)		(0x8 + (x) * 0x10)</span>

<span class="cm">/* Maximum Burst Length */</span>
<span class="cp">#define ENETDMAC_MAXBURST_REG(x)	(0xc + (x) * 0x10)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_ENETDMAS</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* Ring Start Address register */</span>
<span class="cp">#define ENETDMAS_RSTART_REG(x)		((x) * 0x10)</span>

<span class="cm">/* State Ram Word 2 */</span>
<span class="cp">#define ENETDMAS_SRAM2_REG(x)		(0x4 + (x) * 0x10)</span>

<span class="cm">/* State Ram Word 3 */</span>
<span class="cp">#define ENETDMAS_SRAM3_REG(x)		(0x8 + (x) * 0x10)</span>

<span class="cm">/* State Ram Word 4 */</span>
<span class="cp">#define ENETDMAS_SRAM4_REG(x)		(0xc + (x) * 0x10)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_ENETSW</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* MIB register */</span>
<span class="cp">#define ENETSW_MIB_REG(x)		(0x2800 + (x) * 4)</span>
<span class="cp">#define ENETSW_MIB_REG_COUNT		47</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_OHCI_PRIV</span>
<span class="cm"> *************************************************************************/</span>

<span class="cp">#define OHCI_PRIV_REG			0x0</span>
<span class="cp">#define OHCI_PRIV_PORT1_HOST_SHIFT	0</span>
<span class="cp">#define OHCI_PRIV_PORT1_HOST_MASK	(1 &lt;&lt; OHCI_PRIV_PORT1_HOST_SHIFT)</span>
<span class="cp">#define OHCI_PRIV_REG_SWAP_SHIFT	3</span>
<span class="cp">#define OHCI_PRIV_REG_SWAP_MASK		(1 &lt;&lt; OHCI_PRIV_REG_SWAP_SHIFT)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_USBH_PRIV</span>
<span class="cm"> *************************************************************************/</span>

<span class="cp">#define USBH_PRIV_SWAP_6358_REG		0x0</span>
<span class="cp">#define USBH_PRIV_SWAP_6368_REG		0x1c</span>

<span class="cp">#define USBH_PRIV_SWAP_EHCI_ENDN_SHIFT	4</span>
<span class="cp">#define USBH_PRIV_SWAP_EHCI_ENDN_MASK	(1 &lt;&lt; USBH_PRIV_SWAP_EHCI_ENDN_SHIFT)</span>
<span class="cp">#define USBH_PRIV_SWAP_EHCI_DATA_SHIFT	3</span>
<span class="cp">#define USBH_PRIV_SWAP_EHCI_DATA_MASK	(1 &lt;&lt; USBH_PRIV_SWAP_EHCI_DATA_SHIFT)</span>
<span class="cp">#define USBH_PRIV_SWAP_OHCI_ENDN_SHIFT	1</span>
<span class="cp">#define USBH_PRIV_SWAP_OHCI_ENDN_MASK	(1 &lt;&lt; USBH_PRIV_SWAP_OHCI_ENDN_SHIFT)</span>
<span class="cp">#define USBH_PRIV_SWAP_OHCI_DATA_SHIFT	0</span>
<span class="cp">#define USBH_PRIV_SWAP_OHCI_DATA_MASK	(1 &lt;&lt; USBH_PRIV_SWAP_OHCI_DATA_SHIFT)</span>

<span class="cp">#define USBH_PRIV_TEST_6358_REG		0x24</span>
<span class="cp">#define USBH_PRIV_TEST_6368_REG		0x14</span>

<span class="cp">#define USBH_PRIV_SETUP_6368_REG	0x28</span>
<span class="cp">#define USBH_PRIV_SETUP_IOC_SHIFT	4</span>
<span class="cp">#define USBH_PRIV_SETUP_IOC_MASK	(1 &lt;&lt; USBH_PRIV_SETUP_IOC_SHIFT)</span>



<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_MPI</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* well known (hard wired) chip select */</span>
<span class="cp">#define MPI_CS_PCMCIA_COMMON		4</span>
<span class="cp">#define MPI_CS_PCMCIA_ATTR		5</span>
<span class="cp">#define MPI_CS_PCMCIA_IO		6</span>

<span class="cm">/* Chip select base register */</span>
<span class="cp">#define MPI_CSBASE_REG(x)		(0x0 + (x) * 8)</span>
<span class="cp">#define MPI_CSBASE_BASE_SHIFT		13</span>
<span class="cp">#define MPI_CSBASE_BASE_MASK		(0x1ffff &lt;&lt; MPI_CSBASE_BASE_SHIFT)</span>
<span class="cp">#define MPI_CSBASE_SIZE_SHIFT		0</span>
<span class="cp">#define MPI_CSBASE_SIZE_MASK		(0xf &lt;&lt; MPI_CSBASE_SIZE_SHIFT)</span>

<span class="cp">#define MPI_CSBASE_SIZE_8K		0</span>
<span class="cp">#define MPI_CSBASE_SIZE_16K		1</span>
<span class="cp">#define MPI_CSBASE_SIZE_32K		2</span>
<span class="cp">#define MPI_CSBASE_SIZE_64K		3</span>
<span class="cp">#define MPI_CSBASE_SIZE_128K		4</span>
<span class="cp">#define MPI_CSBASE_SIZE_256K		5</span>
<span class="cp">#define MPI_CSBASE_SIZE_512K		6</span>
<span class="cp">#define MPI_CSBASE_SIZE_1M		7</span>
<span class="cp">#define MPI_CSBASE_SIZE_2M		8</span>
<span class="cp">#define MPI_CSBASE_SIZE_4M		9</span>
<span class="cp">#define MPI_CSBASE_SIZE_8M		10</span>
<span class="cp">#define MPI_CSBASE_SIZE_16M		11</span>
<span class="cp">#define MPI_CSBASE_SIZE_32M		12</span>
<span class="cp">#define MPI_CSBASE_SIZE_64M		13</span>
<span class="cp">#define MPI_CSBASE_SIZE_128M		14</span>
<span class="cp">#define MPI_CSBASE_SIZE_256M		15</span>

<span class="cm">/* Chip select control register */</span>
<span class="cp">#define MPI_CSCTL_REG(x)		(0x4 + (x) * 8)</span>
<span class="cp">#define MPI_CSCTL_ENABLE_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define MPI_CSCTL_WAIT_SHIFT		1</span>
<span class="cp">#define MPI_CSCTL_WAIT_MASK		(0x7 &lt;&lt; MPI_CSCTL_WAIT_SHIFT)</span>
<span class="cp">#define MPI_CSCTL_DATA16_MASK		(1 &lt;&lt; 4)</span>
<span class="cp">#define MPI_CSCTL_SYNCMODE_MASK		(1 &lt;&lt; 7)</span>
<span class="cp">#define MPI_CSCTL_TSIZE_MASK		(1 &lt;&lt; 8)</span>
<span class="cp">#define MPI_CSCTL_ENDIANSWAP_MASK	(1 &lt;&lt; 10)</span>
<span class="cp">#define MPI_CSCTL_SETUP_SHIFT		16</span>
<span class="cp">#define MPI_CSCTL_SETUP_MASK		(0xf &lt;&lt; MPI_CSCTL_SETUP_SHIFT)</span>
<span class="cp">#define MPI_CSCTL_HOLD_SHIFT		20</span>
<span class="cp">#define MPI_CSCTL_HOLD_MASK		(0xf &lt;&lt; MPI_CSCTL_HOLD_SHIFT)</span>

<span class="cm">/* PCI registers */</span>
<span class="cp">#define MPI_SP0_RANGE_REG		0x100</span>
<span class="cp">#define MPI_SP0_REMAP_REG		0x104</span>
<span class="cp">#define MPI_SP0_REMAP_ENABLE_MASK	(1 &lt;&lt; 0)</span>
<span class="cp">#define MPI_SP1_RANGE_REG		0x10C</span>
<span class="cp">#define MPI_SP1_REMAP_REG		0x110</span>
<span class="cp">#define MPI_SP1_REMAP_ENABLE_MASK	(1 &lt;&lt; 0)</span>

<span class="cp">#define MPI_L2PCFG_REG			0x11C</span>
<span class="cp">#define MPI_L2PCFG_CFG_TYPE_SHIFT	0</span>
<span class="cp">#define MPI_L2PCFG_CFG_TYPE_MASK	(0x3 &lt;&lt; MPI_L2PCFG_CFG_TYPE_SHIFT)</span>
<span class="cp">#define MPI_L2PCFG_REG_SHIFT		2</span>
<span class="cp">#define MPI_L2PCFG_REG_MASK		(0x3f &lt;&lt; MPI_L2PCFG_REG_SHIFT)</span>
<span class="cp">#define MPI_L2PCFG_FUNC_SHIFT		8</span>
<span class="cp">#define MPI_L2PCFG_FUNC_MASK		(0x7 &lt;&lt; MPI_L2PCFG_FUNC_SHIFT)</span>
<span class="cp">#define MPI_L2PCFG_DEVNUM_SHIFT		11</span>
<span class="cp">#define MPI_L2PCFG_DEVNUM_MASK		(0x1f &lt;&lt; MPI_L2PCFG_DEVNUM_SHIFT)</span>
<span class="cp">#define MPI_L2PCFG_CFG_USEREG_MASK	(1 &lt;&lt; 30)</span>
<span class="cp">#define MPI_L2PCFG_CFG_SEL_MASK		(1 &lt;&lt; 31)</span>

<span class="cp">#define MPI_L2PMEMRANGE1_REG		0x120</span>
<span class="cp">#define MPI_L2PMEMBASE1_REG		0x124</span>
<span class="cp">#define MPI_L2PMEMREMAP1_REG		0x128</span>
<span class="cp">#define MPI_L2PMEMRANGE2_REG		0x12C</span>
<span class="cp">#define MPI_L2PMEMBASE2_REG		0x130</span>
<span class="cp">#define MPI_L2PMEMREMAP2_REG		0x134</span>
<span class="cp">#define MPI_L2PIORANGE_REG		0x138</span>
<span class="cp">#define MPI_L2PIOBASE_REG		0x13C</span>
<span class="cp">#define MPI_L2PIOREMAP_REG		0x140</span>
<span class="cp">#define MPI_L2P_BASE_MASK		(0xffff8000)</span>
<span class="cp">#define MPI_L2PREMAP_ENABLED_MASK	(1 &lt;&lt; 0)</span>
<span class="cp">#define MPI_L2PREMAP_IS_CARDBUS_MASK	(1 &lt;&lt; 2)</span>

<span class="cp">#define MPI_PCIMODESEL_REG		0x144</span>
<span class="cp">#define MPI_PCIMODESEL_BAR1_NOSWAP_MASK	(1 &lt;&lt; 0)</span>
<span class="cp">#define MPI_PCIMODESEL_BAR2_NOSWAP_MASK	(1 &lt;&lt; 1)</span>
<span class="cp">#define MPI_PCIMODESEL_EXT_ARB_MASK	(1 &lt;&lt; 2)</span>
<span class="cp">#define MPI_PCIMODESEL_PREFETCH_SHIFT	4</span>
<span class="cp">#define MPI_PCIMODESEL_PREFETCH_MASK	(0xf &lt;&lt; MPI_PCIMODESEL_PREFETCH_SHIFT)</span>

<span class="cp">#define MPI_LOCBUSCTL_REG		0x14C</span>
<span class="cp">#define MPI_LOCBUSCTL_EN_PCI_GPIO_MASK	(1 &lt;&lt; 0)</span>
<span class="cp">#define MPI_LOCBUSCTL_U2P_NOSWAP_MASK	(1 &lt;&lt; 1)</span>

<span class="cp">#define MPI_LOCINT_REG			0x150</span>
<span class="cp">#define MPI_LOCINT_MASK(x)		(1 &lt;&lt; (x + 16))</span>
<span class="cp">#define MPI_LOCINT_STAT(x)		(1 &lt;&lt; (x))</span>
<span class="cp">#define MPI_LOCINT_DIR_FAILED		6</span>
<span class="cp">#define MPI_LOCINT_EXT_PCI_INT		7</span>
<span class="cp">#define MPI_LOCINT_SERR			8</span>
<span class="cp">#define MPI_LOCINT_CSERR		9</span>

<span class="cp">#define MPI_PCICFGCTL_REG		0x178</span>
<span class="cp">#define MPI_PCICFGCTL_CFGADDR_SHIFT	2</span>
<span class="cp">#define MPI_PCICFGCTL_CFGADDR_MASK	(0x1f &lt;&lt; MPI_PCICFGCTL_CFGADDR_SHIFT)</span>
<span class="cp">#define MPI_PCICFGCTL_WRITEEN_MASK	(1 &lt;&lt; 7)</span>

<span class="cp">#define MPI_PCICFGDATA_REG		0x17C</span>

<span class="cm">/* PCI host bridge custom register */</span>
<span class="cp">#define BCMPCI_REG_TIMERS		0x40</span>
<span class="cp">#define REG_TIMER_TRDY_SHIFT		0</span>
<span class="cp">#define REG_TIMER_TRDY_MASK		(0xff &lt;&lt; REG_TIMER_TRDY_SHIFT)</span>
<span class="cp">#define REG_TIMER_RETRY_SHIFT		8</span>
<span class="cp">#define REG_TIMER_RETRY_MASK		(0xff &lt;&lt; REG_TIMER_RETRY_SHIFT)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_PCMCIA</span>
<span class="cm"> *************************************************************************/</span>

<span class="cp">#define PCMCIA_C1_REG			0x0</span>
<span class="cp">#define PCMCIA_C1_CD1_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define PCMCIA_C1_CD2_MASK		(1 &lt;&lt; 1)</span>
<span class="cp">#define PCMCIA_C1_VS1_MASK		(1 &lt;&lt; 2)</span>
<span class="cp">#define PCMCIA_C1_VS2_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define PCMCIA_C1_VS1OE_MASK		(1 &lt;&lt; 6)</span>
<span class="cp">#define PCMCIA_C1_VS2OE_MASK		(1 &lt;&lt; 7)</span>
<span class="cp">#define PCMCIA_C1_CBIDSEL_SHIFT		(8)</span>
<span class="cp">#define PCMCIA_C1_CBIDSEL_MASK		(0x1f &lt;&lt; PCMCIA_C1_CBIDSEL_SHIFT)</span>
<span class="cp">#define PCMCIA_C1_EN_PCMCIA_GPIO_MASK	(1 &lt;&lt; 13)</span>
<span class="cp">#define PCMCIA_C1_EN_PCMCIA_MASK	(1 &lt;&lt; 14)</span>
<span class="cp">#define PCMCIA_C1_EN_CARDBUS_MASK	(1 &lt;&lt; 15)</span>
<span class="cp">#define PCMCIA_C1_RESET_MASK		(1 &lt;&lt; 18)</span>

<span class="cp">#define PCMCIA_C2_REG			0x8</span>
<span class="cp">#define PCMCIA_C2_DATA16_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define PCMCIA_C2_BYTESWAP_MASK		(1 &lt;&lt; 1)</span>
<span class="cp">#define PCMCIA_C2_RWCOUNT_SHIFT		2</span>
<span class="cp">#define PCMCIA_C2_RWCOUNT_MASK		(0x3f &lt;&lt; PCMCIA_C2_RWCOUNT_SHIFT)</span>
<span class="cp">#define PCMCIA_C2_INACTIVE_SHIFT	8</span>
<span class="cp">#define PCMCIA_C2_INACTIVE_MASK		(0x3f &lt;&lt; PCMCIA_C2_INACTIVE_SHIFT)</span>
<span class="cp">#define PCMCIA_C2_SETUP_SHIFT		16</span>
<span class="cp">#define PCMCIA_C2_SETUP_MASK		(0x3f &lt;&lt; PCMCIA_C2_SETUP_SHIFT)</span>
<span class="cp">#define PCMCIA_C2_HOLD_SHIFT		24</span>
<span class="cp">#define PCMCIA_C2_HOLD_MASK		(0x3f &lt;&lt; PCMCIA_C2_HOLD_SHIFT)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_SDRAM</span>
<span class="cm"> *************************************************************************/</span>

<span class="cp">#define SDRAM_CFG_REG			0x0</span>
<span class="cp">#define SDRAM_CFG_ROW_SHIFT		4</span>
<span class="cp">#define SDRAM_CFG_ROW_MASK		(0x3 &lt;&lt; SDRAM_CFG_ROW_SHIFT)</span>
<span class="cp">#define SDRAM_CFG_COL_SHIFT		6</span>
<span class="cp">#define SDRAM_CFG_COL_MASK		(0x3 &lt;&lt; SDRAM_CFG_COL_SHIFT)</span>
<span class="cp">#define SDRAM_CFG_32B_SHIFT		10</span>
<span class="cp">#define SDRAM_CFG_32B_MASK		(1 &lt;&lt; SDRAM_CFG_32B_SHIFT)</span>
<span class="cp">#define SDRAM_CFG_BANK_SHIFT		13</span>
<span class="cp">#define SDRAM_CFG_BANK_MASK		(1 &lt;&lt; SDRAM_CFG_BANK_SHIFT)</span>

<span class="cp">#define SDRAM_MBASE_REG			0xc</span>

<span class="cp">#define SDRAM_PRIO_REG			0x2C</span>
<span class="cp">#define SDRAM_PRIO_MIPS_SHIFT		29</span>
<span class="cp">#define SDRAM_PRIO_MIPS_MASK		(1 &lt;&lt; SDRAM_PRIO_MIPS_SHIFT)</span>
<span class="cp">#define SDRAM_PRIO_ADSL_SHIFT		30</span>
<span class="cp">#define SDRAM_PRIO_ADSL_MASK		(1 &lt;&lt; SDRAM_PRIO_ADSL_SHIFT)</span>
<span class="cp">#define SDRAM_PRIO_EN_SHIFT		31</span>
<span class="cp">#define SDRAM_PRIO_EN_MASK		(1 &lt;&lt; SDRAM_PRIO_EN_SHIFT)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_MEMC</span>
<span class="cm"> *************************************************************************/</span>

<span class="cp">#define MEMC_CFG_REG			0x4</span>
<span class="cp">#define MEMC_CFG_32B_SHIFT		1</span>
<span class="cp">#define MEMC_CFG_32B_MASK		(1 &lt;&lt; MEMC_CFG_32B_SHIFT)</span>
<span class="cp">#define MEMC_CFG_COL_SHIFT		3</span>
<span class="cp">#define MEMC_CFG_COL_MASK		(0x3 &lt;&lt; MEMC_CFG_COL_SHIFT)</span>
<span class="cp">#define MEMC_CFG_ROW_SHIFT		6</span>
<span class="cp">#define MEMC_CFG_ROW_MASK		(0x3 &lt;&lt; MEMC_CFG_ROW_SHIFT)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_DDR</span>
<span class="cm"> *************************************************************************/</span>

<span class="cp">#define DDR_DMIPSPLLCFG_REG		0x18</span>
<span class="cp">#define DMIPSPLLCFG_M1_SHIFT		0</span>
<span class="cp">#define DMIPSPLLCFG_M1_MASK		(0xff &lt;&lt; DMIPSPLLCFG_M1_SHIFT)</span>
<span class="cp">#define DMIPSPLLCFG_N1_SHIFT		23</span>
<span class="cp">#define DMIPSPLLCFG_N1_MASK		(0x3f &lt;&lt; DMIPSPLLCFG_N1_SHIFT)</span>
<span class="cp">#define DMIPSPLLCFG_N2_SHIFT		29</span>
<span class="cp">#define DMIPSPLLCFG_N2_MASK		(0x7 &lt;&lt; DMIPSPLLCFG_N2_SHIFT)</span>

<span class="cp">#define DDR_DMIPSPLLCFG_6368_REG	0x20</span>
<span class="cp">#define DMIPSPLLCFG_6368_P1_SHIFT	0</span>
<span class="cp">#define DMIPSPLLCFG_6368_P1_MASK	(0xf &lt;&lt; DMIPSPLLCFG_6368_P1_SHIFT)</span>
<span class="cp">#define DMIPSPLLCFG_6368_P2_SHIFT	4</span>
<span class="cp">#define DMIPSPLLCFG_6368_P2_MASK	(0xf &lt;&lt; DMIPSPLLCFG_6368_P2_SHIFT)</span>
<span class="cp">#define DMIPSPLLCFG_6368_NDIV_SHIFT	16</span>
<span class="cp">#define DMIPSPLLCFG_6368_NDIV_MASK	(0x1ff &lt;&lt; DMIPSPLLCFG_6368_NDIV_SHIFT)</span>

<span class="cp">#define DDR_DMIPSPLLDIV_6368_REG	0x24</span>
<span class="cp">#define DMIPSPLLDIV_6368_MDIV_SHIFT	0</span>
<span class="cp">#define DMIPSPLLDIV_6368_MDIV_MASK	(0xff &lt;&lt; DMIPSPLLDIV_6368_MDIV_SHIFT)</span>


<span class="cm">/*************************************************************************</span>
<span class="cm"> * _REG relative to RSET_M2M</span>
<span class="cm"> *************************************************************************/</span>

<span class="cp">#define M2M_RX				0</span>
<span class="cp">#define M2M_TX				1</span>

<span class="cp">#define M2M_SRC_REG(x)			((x) * 0x40 + 0x00)</span>
<span class="cp">#define M2M_DST_REG(x)			((x) * 0x40 + 0x04)</span>
<span class="cp">#define M2M_SIZE_REG(x)			((x) * 0x40 + 0x08)</span>

<span class="cp">#define M2M_CTRL_REG(x)			((x) * 0x40 + 0x0c)</span>
<span class="cp">#define M2M_CTRL_ENABLE_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define M2M_CTRL_IRQEN_MASK		(1 &lt;&lt; 1)</span>
<span class="cp">#define M2M_CTRL_ERROR_CLR_MASK		(1 &lt;&lt; 6)</span>
<span class="cp">#define M2M_CTRL_DONE_CLR_MASK		(1 &lt;&lt; 7)</span>
<span class="cp">#define M2M_CTRL_NOINC_MASK		(1 &lt;&lt; 8)</span>
<span class="cp">#define M2M_CTRL_PCMCIASWAP_MASK	(1 &lt;&lt; 9)</span>
<span class="cp">#define M2M_CTRL_SWAPBYTE_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define M2M_CTRL_ENDIAN_MASK		(1 &lt;&lt; 11)</span>

<span class="cp">#define M2M_STAT_REG(x)			((x) * 0x40 + 0x10)</span>
<span class="cp">#define M2M_STAT_DONE			(1 &lt;&lt; 0)</span>
<span class="cp">#define M2M_STAT_ERROR			(1 &lt;&lt; 1)</span>

<span class="cp">#define M2M_SRCID_REG(x)		((x) * 0x40 + 0x14)</span>
<span class="cp">#define M2M_DSTID_REG(x)		((x) * 0x40 + 0x18)</span>

<span class="cp">#endif </span><span class="cm">/* BCM63XX_REGS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
