// Seed: 763285660
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri1 id_3
);
  assign id_0 = id_1;
  always @(posedge id_1)
    if (1)
      case (1)
        id_1:
        if (1)
          if (({id_3 < 1})) @(posedge 1 or posedge 1 & 1) id_2 = id_1;
          else if (id_3 !== id_1) id_2 = id_1;
        -1: if (1) id_0 = {id_1 === id_3};
      endcase
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri1 void id_4,
    output tri id_5,
    inout tri0 id_6,
    output supply1 id_7,
    input wire id_8,
    id_17,
    output wand id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    output wor id_13,
    output tri0 id_14,
    input supply1 id_15
);
  tri  id_18 = 1;
  tri1 id_19 = id_6 == 1 == -1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_14 = id_11;
endmodule
