@article{ieee:SOC:2010,
	title     = {System-on-Chip Design and Implementation},
  author    = {Linda E. M. Brackenbury and
               Luis A. Plana and
               Jeffrey Pepper},
	year      = {2010},						 
  journal   = {IEEE Trans. Education.},
  volume    = {53},
  number    = {2},
  pages     = {272--281},
  publisher={IEEE}
	}

@inproceedings{soc,
  title={{A framework for object oriented hardware specification, verification, and synthesis}},
  author={Kuhn, Tommy and Oppold, Tobias and Winterholer, Markus and Rosenstiel, Wolfgang and Edwards, Marc and Kashai, Yaron},
  booktitle={Proceedings of the 38th annual Design Automation Conference},
	year={2001},
  pages={413--418},
  organization={ACM}
}

@phdthesis{phd:zhang,
  title={Design Verification for Sequential Systems at Various Abstraction Levels},
  author={Zhang, Liang},
  year={2005},
  school={Citeseer}
}

@inproceedings{ieee:segev:2004,
  title={Evaluating and comparing simulation verification vs. formal verification approach on block level design},
  author={Segev, Eyal and Goldshlager, Sharon and Miller, Hillel and Shua, Oren and Sher, Olga and Greenberg, Shlomo},
  booktitle={ Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, ICECS},
  pages={515--518},
  year={2004},
  organization={IEEE}
}

@incollection {SS:AMD64-V1,    
   author = {AMD},    
   affiliation = {AMD Corporation},    
   title = {AMD64 Architecture Programmer's Manual Volume 1: Application Programming},     
   url = {http://www.support.amd.com/us/Embedded_TechDocs/24593.pdf},    
   year = {2011}    
}
@incollection {SS:AMD64-V2,    
   author = {AMD},    
   affiliation = {AMD Corporation},    
   title = {AMD64 Architecture Programmer's Manual Volume 2: System Programming},     
   url = {http://support.amd.com/us/Embedded_TechDocs/24593.pdf},    
   year = {2011}    
}


@ONLINE{http:dygraphs,
author = {Dygraph},
title = {JavaScript Visualization Library. {Available Online}},
month = jun,
year = {2013},
url = {http://www.dygraph.com/}
}

@article{ieee:formal:2004,
  title={Linking simulation with formal verification at a higher level},
  author={Tasiran, Serdar and Yu, Yuan and Batson, Brannon},
  journal={Design \& Test of Computers, IEEE},
  volume={21},
  number={6},
  pages={472--482},
  year={2004},
  publisher={IEEE}
}


@inproceedings{ieee:power:2009,
  title={Fast gate-level simulation and power analysis for high performance microprocessor},
  author={Zhang, Yiwei and Zhang, Ge},
  booktitle={Computer Science \& Education, 2009. ICCSE'09. 4th International Conference on},
  pages={1155--1158},
  year={2009},
  organization={IEEE}
}


@article{ieee:v:2005, 
author={IEEE}, 
journal={IEEE Std. 1364-2005}, 
title={{IEEE Standard for Verilog Hardware Description Language}}, 
year={2005}, 
volume={}, 
}


@article{ieee:sv:2009, 
author={IEEE}, 
journal={IEEE Std. 1800-2012}, 
title={{IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}}, 
year={2009}, 
volume={}, 
}

@article{ieee:boolean,
  title={Graph-based algorithms for boolean function manipulation},
  author={Bryant, Randal E},
  journal={IEEE Transactions on Computers},
  volume={100},
  number={8},
  pages={677--691},
  year={1986},
  publisher={IEEE}
}

@inproceedings{lec,
  title={Logic Equivalence Checking Has Arrived For FPGA Developers},
  author={McDonald, William and Liao, Janny},
  booktitle={Design and Verification Conference (DVCon)},
  year={2006}
}

@incollection {SS:Cadence,    
   author = {Cadence},    
   title = {Functional Verification Survey- Why Gate-Level Simulation is Increasing},     
   url = {http://www.cadence.com/Community/blogs},    
   year = {2013}    
}

@incollection {SS:Cadence-2,    
   author = {Cadence},    
   title = {Improving Gate-Level Simulation Performance},     
   url = {http://www.cadence.com/rl/Resources/white_papers/Gate_Level_Simulation_WP.pdf},    
   year = {2012}    
}

@ONLINE{Verdi:FsdbReader,
author = {Novas},
title = {Tool Installation Resources.{ Available Online:}},
month = Oct,
year = {2011},
url = {VERDI_HOME/share/FsdbReader/doc/FsdbReader.pdf/}
}

@ONLINE{VCS:vcs.pdf,
author = {Synopsys},
title = {Tool Installation Resources.{ Available Online:}},
month = Dec,
year = {2012},
url = {VCS_HOME/doc/UserGuide/pdf/vcs.pdf/}
}

@ONLINE{wiki:2013:VPI,
author = {Wikipedia},
title = {Verilog Procedural Interface.{ Available Online:}},
month = June,
year = {2013},
url = {http://en.wikipedia.org/wiki/Verilog_Procedural_Interface}
}


@ONLINE{aw:2013:VPI,
author = {Asic World},
title = {Verilog Book.{ Available Online:}},
month = June,
year = {2013},
url = {http://www.asic-world.com/verilog/books.html}
}

@book{ss:pli:1999,
  title={The Verilog PLI Handbook Second Edition: A User's Guide and Comprehensive Reference on the Verilog Programming Language Interface},
  author={Sutherland, Stuart},
  volume={666},
  year={2002},
  publisher={Springer}
}

@book{sm:pli:1999,
  title={Principles of Verilog PLI},
  author={Mittra, Swapnajit},
  year={1999},
  publisher={Kluwer Academic Pub}
}


@ONLINE{SS:Verdi,
author = {SpringSoft},
title = {Verdi Automated Debug System.{ Available Online:}},
month = May,
year = {2013},
url = {http://www.springsoft.com/products/debug-automation/verdi}
}

