
LogicDesignProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d6c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00030d10  08004ef4  08004ef4  00005ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08035c04  08035c04  00037030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08035c04  08035c04  00036c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08035c0c  08035c0c  00037030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08035c0c  08035c0c  00036c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08035c10  08035c10  00036c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08035c14  00037000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00037030  2**0
                  CONTENTS
 10 .bss          000001b4  20000030  20000030  00037030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001e4  200001e4  00037030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00037030  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fa75  00000000  00000000  00037060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002dd9  00000000  00000000  00046ad5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fd8  00000000  00000000  000498b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c06  00000000  00000000  0004a888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022a27  00000000  00000000  0004b48e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000130d3  00000000  00000000  0006deb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce41a  00000000  00000000  00080f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014f3a2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004028  00000000  00000000  0014f3e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  00153410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004edc 	.word	0x08004edc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08004edc 	.word	0x08004edc

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <button_init>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void button_init() {
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000508:	2201      	movs	r2, #1
 800050a:	2108      	movs	r1, #8
 800050c:	4802      	ldr	r0, [pc, #8]	@ (8000518 <button_init+0x14>)
 800050e:	f002 fce1 	bl	8002ed4 <HAL_GPIO_WritePin>
}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40020c00 	.word	0x40020c00

0800051c <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 800051c:	b580      	push	{r7, lr}
 800051e:	b084      	sub	sp, #16
 8000520:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000522:	2200      	movs	r2, #0
 8000524:	2108      	movs	r1, #8
 8000526:	482f      	ldr	r0, [pc, #188]	@ (80005e4 <button_scan+0xc8>)
 8000528:	f002 fcd4 	bl	8002ed4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800052c:	2201      	movs	r2, #1
 800052e:	2108      	movs	r1, #8
 8000530:	482c      	ldr	r0, [pc, #176]	@ (80005e4 <button_scan+0xc8>)
 8000532:	f002 fccf 	bl	8002ed4 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8000536:	230a      	movs	r3, #10
 8000538:	2202      	movs	r2, #2
 800053a:	492b      	ldr	r1, [pc, #172]	@ (80005e8 <button_scan+0xcc>)
 800053c:	482b      	ldr	r0, [pc, #172]	@ (80005ec <button_scan+0xd0>)
 800053e:	f003 fb14 	bl	8003b6a <HAL_SPI_Receive>

	int button_index = 0;
 8000542:	2300      	movs	r3, #0
 8000544:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 8000546:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800054a:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 800054c:	2300      	movs	r3, #0
 800054e:	607b      	str	r3, [r7, #4]
 8000550:	e03f      	b.n	80005d2 <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2b00      	cmp	r3, #0
 8000556:	db06      	blt.n	8000566 <button_scan+0x4a>
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	2b03      	cmp	r3, #3
 800055c:	dc03      	bgt.n	8000566 <button_scan+0x4a>
			button_index = i + 4;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	3304      	adds	r3, #4
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	e018      	b.n	8000598 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2b03      	cmp	r3, #3
 800056a:	dd07      	ble.n	800057c <button_scan+0x60>
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2b07      	cmp	r3, #7
 8000570:	dc04      	bgt.n	800057c <button_scan+0x60>
			button_index = 7 - i;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f1c3 0307 	rsb	r3, r3, #7
 8000578:	60fb      	str	r3, [r7, #12]
 800057a:	e00d      	b.n	8000598 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	2b07      	cmp	r3, #7
 8000580:	dd06      	ble.n	8000590 <button_scan+0x74>
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2b0b      	cmp	r3, #11
 8000586:	dc03      	bgt.n	8000590 <button_scan+0x74>
			button_index = i + 4;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	3304      	adds	r3, #4
 800058c:	60fb      	str	r3, [r7, #12]
 800058e:	e003      	b.n	8000598 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	f1c3 0317 	rsb	r3, r3, #23
 8000596:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8000598:	4b13      	ldr	r3, [pc, #76]	@ (80005e8 <button_scan+0xcc>)
 800059a:	881a      	ldrh	r2, [r3, #0]
 800059c:	897b      	ldrh	r3, [r7, #10]
 800059e:	4013      	ands	r3, r2
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d005      	beq.n	80005b2 <button_scan+0x96>
			button_count[button_index] = 0;
 80005a6:	4a12      	ldr	r2, [pc, #72]	@ (80005f0 <button_scan+0xd4>)
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	2100      	movs	r1, #0
 80005ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80005b0:	e009      	b.n	80005c6 <button_scan+0xaa>
		else
			button_count[button_index]++;
 80005b2:	4a0f      	ldr	r2, [pc, #60]	@ (80005f0 <button_scan+0xd4>)
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005ba:	3301      	adds	r3, #1
 80005bc:	b299      	uxth	r1, r3
 80005be:	4a0c      	ldr	r2, [pc, #48]	@ (80005f0 <button_scan+0xd4>)
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 80005c6:	897b      	ldrh	r3, [r7, #10]
 80005c8:	085b      	lsrs	r3, r3, #1
 80005ca:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	3301      	adds	r3, #1
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	2b0f      	cmp	r3, #15
 80005d6:	ddbc      	ble.n	8000552 <button_scan+0x36>
	}
}
 80005d8:	bf00      	nop
 80005da:	bf00      	nop
 80005dc:	3710      	adds	r7, #16
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40020c00 	.word	0x40020c00
 80005e8:	2000006c 	.word	0x2000006c
 80005ec:	200000f8 	.word	0x200000f8
 80005f0:	2000004c 	.word	0x2000004c

080005f4 <fsm_electronic_lock_run>:
uint8_t entered_index = 0;
uint8_t entered_password[4] = {0};

uint8_t idle_first_input = 1;

void fsm_electronic_lock_run() {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
	switch(electronic_lock_state) {
 80005f8:	4b25      	ldr	r3, [pc, #148]	@ (8000690 <fsm_electronic_lock_run+0x9c>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b0c      	cmp	r3, #12
 80005fe:	d843      	bhi.n	8000688 <fsm_electronic_lock_run+0x94>
 8000600:	a201      	add	r2, pc, #4	@ (adr r2, 8000608 <fsm_electronic_lock_run+0x14>)
 8000602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000606:	bf00      	nop
 8000608:	0800063d 	.word	0x0800063d
 800060c:	0800064d 	.word	0x0800064d
 8000610:	08000653 	.word	0x08000653
 8000614:	08000659 	.word	0x08000659
 8000618:	0800065f 	.word	0x0800065f
 800061c:	08000665 	.word	0x08000665
 8000620:	0800066b 	.word	0x0800066b
 8000624:	08000671 	.word	0x08000671
 8000628:	08000677 	.word	0x08000677
 800062c:	0800067d 	.word	0x0800067d
 8000630:	08000683 	.word	0x08000683
 8000634:	08000689 	.word	0x08000689
 8000638:	08000689 	.word	0x08000689
		case INIT:
			init();
 800063c:	f000 fad0 	bl	8000be0 <init>
			if (1) {
				init_idle();
 8000640:	f000 f8a2 	bl	8000788 <init_idle>
				electronic_lock_state = IDLE;
 8000644:	4b12      	ldr	r3, [pc, #72]	@ (8000690 <fsm_electronic_lock_run+0x9c>)
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
			}
			break;
 800064a:	e01e      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case IDLE:
			idle();
 800064c:	f000 fad0 	bl	8000bf0 <idle>

			break;
 8000650:	e01b      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case RECEIVE_PASSWORD_NUMBER:
			receive_password_number();
 8000652:	f000 fbe3 	bl	8000e1c <receive_password_number>

			break;
 8000656:	e018      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case RECEIVE_PASSWORD_CHARACTER:
			receive_password_character();
 8000658:	f000 fcb8 	bl	8000fcc <receive_password_character>

			break;
 800065c:	e015      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case PROCESS_AND_CONTROL:
			process_and_control();
 800065e:	f000 fd75 	bl	800114c <process_and_control>
			break;
 8000662:	e012      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case UNLOCK_DOOR:
			unlock_door();
 8000664:	f000 fdf8 	bl	8001258 <unlock_door>
			break;
 8000668:	e00f      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case DOOR_OPEN:
			door_open();
 800066a:	f000 fe31 	bl	80012d0 <door_open>
			break;
 800066e:	e00c      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case DOOR_CLOSE:
			door_close();
 8000670:	f000 fe64 	bl	800133c <door_close>
			break;
 8000674:	e009      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case ALERT:
			alert();
 8000676:	f000 fe87 	bl	8001388 <alert>
			break;
 800067a:	e006      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case LOCK_DOOR:
			lock_door();
 800067c:	f000 feaa 	bl	80013d4 <lock_door>
			break;
 8000680:	e003      	b.n	800068a <fsm_electronic_lock_run+0x96>
		case PASSWORD_INCORRECT:
			password_incorrect();
 8000682:	f000 fdd1 	bl	8001228 <password_incorrect>
			break;
 8000686:	e000      	b.n	800068a <fsm_electronic_lock_run+0x96>
			break;
		case UPDATE_PASSWORD_CHARACTER:

			break;
		default:
			break;
 8000688:	bf00      	nop
	}
}
 800068a:	bf00      	nop
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	2000006e 	.word	0x2000006e

08000694 <reset_inputs>:

static void reset_inputs(void) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
	entered_index = 0;
 800069a:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <reset_inputs+0x38>)
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; ++i) {
 80006a0:	2300      	movs	r3, #0
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	e00a      	b.n	80006bc <reset_inputs+0x28>
		entered_password[i] = 0;
 80006a6:	4a0a      	ldr	r2, [pc, #40]	@ (80006d0 <reset_inputs+0x3c>)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	4413      	add	r3, r2
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
		// Blank the display instead of showing '0' for cleared positions
		led_7seg_clear_pos(i);
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f001 fd6b 	bl	800218c <led_7seg_clear_pos>
	for (int i = 0; i < 4; ++i) {
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	3301      	adds	r3, #1
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2b03      	cmp	r3, #3
 80006c0:	ddf1      	ble.n	80006a6 <reset_inputs+0x12>
	}


}
 80006c2:	bf00      	nop
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	2000006f 	.word	0x2000006f
 80006d0:	20000070 	.word	0x20000070

080006d4 <read_edges>:

static uint8_t prev_pressed[16] = {0};

static void read_edges(uint8_t edges[16]) {
 80006d4:	b480      	push	{r7}
 80006d6:	b085      	sub	sp, #20
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 16; ++i) {
 80006dc:	2300      	movs	r3, #0
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	e022      	b.n	8000728 <read_edges+0x54>
		uint8_t now = (button_count[i] > 0) ? 1 : 0;
 80006e2:	4a16      	ldr	r2, [pc, #88]	@ (800073c <read_edges+0x68>)
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	bf14      	ite	ne
 80006ee:	2301      	movne	r3, #1
 80006f0:	2300      	moveq	r3, #0
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	72fb      	strb	r3, [r7, #11]
		edges[i] = (now && !prev_pressed[i]) ? 1 : 0;
 80006f6:	7afb      	ldrb	r3, [r7, #11]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d007      	beq.n	800070c <read_edges+0x38>
 80006fc:	4a10      	ldr	r2, [pc, #64]	@ (8000740 <read_edges+0x6c>)
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	4413      	add	r3, r2
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d101      	bne.n	800070c <read_edges+0x38>
 8000708:	2101      	movs	r1, #1
 800070a:	e000      	b.n	800070e <read_edges+0x3a>
 800070c:	2100      	movs	r1, #0
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	4413      	add	r3, r2
 8000714:	b2ca      	uxtb	r2, r1
 8000716:	701a      	strb	r2, [r3, #0]
		prev_pressed[i] = now;
 8000718:	4a09      	ldr	r2, [pc, #36]	@ (8000740 <read_edges+0x6c>)
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	4413      	add	r3, r2
 800071e:	7afa      	ldrb	r2, [r7, #11]
 8000720:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; ++i) {
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	3301      	adds	r3, #1
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	2b0f      	cmp	r3, #15
 800072c:	ddd9      	ble.n	80006e2 <read_edges+0xe>
	}
}
 800072e:	bf00      	nop
 8000730:	bf00      	nop
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	2000004c 	.word	0x2000004c
 8000740:	20000074 	.word	0x20000074

08000744 <check_password>:

uint8_t check_password() {
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++) {
 800074a:	2300      	movs	r3, #0
 800074c:	71fb      	strb	r3, [r7, #7]
 800074e:	e00c      	b.n	800076a <check_password+0x26>
		if (correct_password[i] != entered_password[i]) {
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	4a0b      	ldr	r2, [pc, #44]	@ (8000780 <check_password+0x3c>)
 8000754:	5cd2      	ldrb	r2, [r2, r3]
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	490a      	ldr	r1, [pc, #40]	@ (8000784 <check_password+0x40>)
 800075a:	5ccb      	ldrb	r3, [r1, r3]
 800075c:	429a      	cmp	r2, r3
 800075e:	d001      	beq.n	8000764 <check_password+0x20>
			return 0;
 8000760:	2300      	movs	r3, #0
 8000762:	e006      	b.n	8000772 <check_password+0x2e>
	for(uint8_t i = 0; i < 4; i++) {
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	3301      	adds	r3, #1
 8000768:	71fb      	strb	r3, [r7, #7]
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	2b03      	cmp	r3, #3
 800076e:	d9ef      	bls.n	8000750 <check_password+0xc>
		}
	}
	return 1;
 8000770:	2301      	movs	r3, #1
}
 8000772:	4618      	mov	r0, r3
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	20000004 	.word	0x20000004
 8000784:	20000070 	.word	0x20000070

08000788 <init_idle>:

void init_idle() {
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 800078e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000792:	9300      	str	r3, [sp, #0]
 8000794:	2314      	movs	r3, #20
 8000796:	22f0      	movs	r2, #240	@ 0xf0
 8000798:	2100      	movs	r1, #0
 800079a:	2000      	movs	r0, #0
 800079c:	f001 f892 	bl	80018c4 <lcd_fill>
	lcd_fill(0, 150, 240, 170, WHITE);
 80007a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007a4:	9300      	str	r3, [sp, #0]
 80007a6:	23aa      	movs	r3, #170	@ 0xaa
 80007a8:	22f0      	movs	r2, #240	@ 0xf0
 80007aa:	2196      	movs	r1, #150	@ 0x96
 80007ac:	2000      	movs	r0, #0
 80007ae:	f001 f889 	bl	80018c4 <lcd_fill>
	lcd_show_string_center(0, 0, "IDLE", BLACK, WHITE, 16, 0);
 80007b2:	2300      	movs	r3, #0
 80007b4:	9302      	str	r3, [sp, #8]
 80007b6:	2310      	movs	r3, #16
 80007b8:	9301      	str	r3, [sp, #4]
 80007ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007be:	9300      	str	r3, [sp, #0]
 80007c0:	2300      	movs	r3, #0
 80007c2:	4a13      	ldr	r2, [pc, #76]	@ (8000810 <init_idle+0x88>)
 80007c4:	2100      	movs	r1, #0
 80007c6:	2000      	movs	r0, #0
 80007c8:	f001 fbd8 	bl	8001f7c <lcd_show_string_center>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 80007cc:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <init_idle+0x8c>)
 80007ce:	9300      	str	r3, [sp, #0]
 80007d0:	2378      	movs	r3, #120	@ 0x78
 80007d2:	2248      	movs	r2, #72	@ 0x48
 80007d4:	211e      	movs	r1, #30
 80007d6:	2054      	movs	r0, #84	@ 0x54
 80007d8:	f001 f992 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 80007dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000818 <init_idle+0x90>)
 80007de:	9300      	str	r3, [sp, #0]
 80007e0:	2394      	movs	r3, #148	@ 0x94
 80007e2:	22f0      	movs	r2, #240	@ 0xf0
 80007e4:	21ac      	movs	r1, #172	@ 0xac
 80007e6:	2000      	movs	r0, #0
 80007e8:	f001 f98a 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(195, 75, 30, 30, gImage_locked);
 80007ec:	4b0b      	ldr	r3, [pc, #44]	@ (800081c <init_idle+0x94>)
 80007ee:	9300      	str	r3, [sp, #0]
 80007f0:	231e      	movs	r3, #30
 80007f2:	221e      	movs	r2, #30
 80007f4:	214b      	movs	r1, #75	@ 0x4b
 80007f6:	20c3      	movs	r0, #195	@ 0xc3
 80007f8:	f001 f982 	bl	8001b00 <lcd_show_picture>

	keyboard_state = KEYBOARD_NUMBER;
 80007fc:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <init_idle+0x98>)
 80007fe:	2214      	movs	r2, #20
 8000800:	701a      	strb	r2, [r3, #0]
	idle_first_input = 1;
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <init_idle+0x9c>)
 8000804:	2201      	movs	r2, #1
 8000806:	701a      	strb	r2, [r3, #0]
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	08004ef4 	.word	0x08004ef4
 8000814:	080194b8 	.word	0x080194b8
 8000818:	08007f38 	.word	0x08007f38
 800081c:	0802edb8 	.word	0x0802edb8
 8000820:	20000000 	.word	0x20000000
 8000824:	20000008 	.word	0x20000008

08000828 <init_receive_password_number>:
void init_receive_password_number() {
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 800082e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000832:	9300      	str	r3, [sp, #0]
 8000834:	2314      	movs	r3, #20
 8000836:	22f0      	movs	r2, #240	@ 0xf0
 8000838:	2100      	movs	r1, #0
 800083a:	2000      	movs	r0, #0
 800083c:	f001 f842 	bl	80018c4 <lcd_fill>
	lcd_show_string_center(0, 0, "RECEIVE PASSWORD NUMBER", BLACK, WHITE, 16, 0);
 8000840:	2300      	movs	r3, #0
 8000842:	9302      	str	r3, [sp, #8]
 8000844:	2310      	movs	r3, #16
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800084c:	9300      	str	r3, [sp, #0]
 800084e:	2300      	movs	r3, #0
 8000850:	4a0b      	ldr	r2, [pc, #44]	@ (8000880 <init_receive_password_number+0x58>)
 8000852:	2100      	movs	r1, #0
 8000854:	2000      	movs	r0, #0
 8000856:	f001 fb91 	bl	8001f7c <lcd_show_string_center>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 800085a:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <init_receive_password_number+0x5c>)
 800085c:	9300      	str	r3, [sp, #0]
 800085e:	2378      	movs	r3, #120	@ 0x78
 8000860:	2248      	movs	r2, #72	@ 0x48
 8000862:	211e      	movs	r1, #30
 8000864:	2054      	movs	r0, #84	@ 0x54
 8000866:	f001 f94b 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 800086a:	4b07      	ldr	r3, [pc, #28]	@ (8000888 <init_receive_password_number+0x60>)
 800086c:	9300      	str	r3, [sp, #0]
 800086e:	2394      	movs	r3, #148	@ 0x94
 8000870:	22f0      	movs	r2, #240	@ 0xf0
 8000872:	21ac      	movs	r1, #172	@ 0xac
 8000874:	2000      	movs	r0, #0
 8000876:	f001 f943 	bl	8001b00 <lcd_show_picture>
}
 800087a:	bf00      	nop
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	08004efc 	.word	0x08004efc
 8000884:	080194b8 	.word	0x080194b8
 8000888:	08007f38 	.word	0x08007f38

0800088c <init_receive_password_character>:
void init_receive_password_character() {
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000892:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000896:	9300      	str	r3, [sp, #0]
 8000898:	2314      	movs	r3, #20
 800089a:	22f0      	movs	r2, #240	@ 0xf0
 800089c:	2100      	movs	r1, #0
 800089e:	2000      	movs	r0, #0
 80008a0:	f001 f810 	bl	80018c4 <lcd_fill>
	lcd_show_string_center(0, 0, "RECEIVE PASSWORD CHARACTER", BLACK, WHITE, 16, 0);
 80008a4:	2300      	movs	r3, #0
 80008a6:	9302      	str	r3, [sp, #8]
 80008a8:	2310      	movs	r3, #16
 80008aa:	9301      	str	r3, [sp, #4]
 80008ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008b0:	9300      	str	r3, [sp, #0]
 80008b2:	2300      	movs	r3, #0
 80008b4:	4a0b      	ldr	r2, [pc, #44]	@ (80008e4 <init_receive_password_character+0x58>)
 80008b6:	2100      	movs	r1, #0
 80008b8:	2000      	movs	r0, #0
 80008ba:	f001 fb5f 	bl	8001f7c <lcd_show_string_center>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 80008be:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <init_receive_password_character+0x5c>)
 80008c0:	9300      	str	r3, [sp, #0]
 80008c2:	2378      	movs	r3, #120	@ 0x78
 80008c4:	2248      	movs	r2, #72	@ 0x48
 80008c6:	211e      	movs	r1, #30
 80008c8:	2054      	movs	r0, #84	@ 0x54
 80008ca:	f001 f919 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_char);
 80008ce:	4b07      	ldr	r3, [pc, #28]	@ (80008ec <init_receive_password_character+0x60>)
 80008d0:	9300      	str	r3, [sp, #0]
 80008d2:	2394      	movs	r3, #148	@ 0x94
 80008d4:	22f0      	movs	r2, #240	@ 0xf0
 80008d6:	21ac      	movs	r1, #172	@ 0xac
 80008d8:	2000      	movs	r0, #0
 80008da:	f001 f911 	bl	8001b00 <lcd_show_picture>
}
 80008de:	bf00      	nop
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	08004f14 	.word	0x08004f14
 80008e8:	080194b8 	.word	0x080194b8
 80008ec:	0801d838 	.word	0x0801d838

080008f0 <init_process_and_control>:
void init_process_and_control() {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 80008f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	2314      	movs	r3, #20
 80008fe:	22f0      	movs	r2, #240	@ 0xf0
 8000900:	2100      	movs	r1, #0
 8000902:	2000      	movs	r0, #0
 8000904:	f000 ffde 	bl	80018c4 <lcd_fill>
	lcd_show_string_center(0, 0, "PROCESS AND CONTROL", BLACK, WHITE, 16, 0);
 8000908:	2300      	movs	r3, #0
 800090a:	9302      	str	r3, [sp, #8]
 800090c:	2310      	movs	r3, #16
 800090e:	9301      	str	r3, [sp, #4]
 8000910:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000914:	9300      	str	r3, [sp, #0]
 8000916:	2300      	movs	r3, #0
 8000918:	4a0b      	ldr	r2, [pc, #44]	@ (8000948 <init_process_and_control+0x58>)
 800091a:	2100      	movs	r1, #0
 800091c:	2000      	movs	r0, #0
 800091e:	f001 fb2d 	bl	8001f7c <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_locked);
 8000922:	4b0a      	ldr	r3, [pc, #40]	@ (800094c <init_process_and_control+0x5c>)
 8000924:	9300      	str	r3, [sp, #0]
 8000926:	231e      	movs	r3, #30
 8000928:	221e      	movs	r2, #30
 800092a:	214b      	movs	r1, #75	@ 0x4b
 800092c:	20c3      	movs	r0, #195	@ 0xc3
 800092e:	f001 f8e7 	bl	8001b00 <lcd_show_picture>

	electronic_lock_state = PROCESS_AND_CONTROL;
 8000932:	4b07      	ldr	r3, [pc, #28]	@ (8000950 <init_process_and_control+0x60>)
 8000934:	2204      	movs	r2, #4
 8000936:	701a      	strb	r2, [r3, #0]
	setTimer(SYSTEM_TIMER, 1000);
 8000938:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800093c:	2000      	movs	r0, #0
 800093e:	f001 fd1f 	bl	8002380 <setTimer>
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	08004f30 	.word	0x08004f30
 800094c:	0802edb8 	.word	0x0802edb8
 8000950:	2000006e 	.word	0x2000006e

08000954 <init_unlock_door>:

void init_unlock_door() {
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 800095a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800095e:	9300      	str	r3, [sp, #0]
 8000960:	2314      	movs	r3, #20
 8000962:	22f0      	movs	r2, #240	@ 0xf0
 8000964:	2100      	movs	r1, #0
 8000966:	2000      	movs	r0, #0
 8000968:	f000 ffac 	bl	80018c4 <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 800096c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2399      	movs	r3, #153	@ 0x99
 8000974:	22b1      	movs	r2, #177	@ 0xb1
 8000976:	211e      	movs	r1, #30
 8000978:	2054      	movs	r0, #84	@ 0x54
 800097a:	f000 ffa3 	bl	80018c4 <lcd_fill>
	lcd_show_string_center(0, 0, "UNLOCK DOOR", BLACK, WHITE, 16, 0);
 800097e:	2300      	movs	r3, #0
 8000980:	9302      	str	r3, [sp, #8]
 8000982:	2310      	movs	r3, #16
 8000984:	9301      	str	r3, [sp, #4]
 8000986:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	2300      	movs	r3, #0
 800098e:	4a0c      	ldr	r2, [pc, #48]	@ (80009c0 <init_unlock_door+0x6c>)
 8000990:	2100      	movs	r1, #0
 8000992:	2000      	movs	r0, #0
 8000994:	f001 faf2 	bl	8001f7c <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000998:	4b0a      	ldr	r3, [pc, #40]	@ (80009c4 <init_unlock_door+0x70>)
 800099a:	9300      	str	r3, [sp, #0]
 800099c:	231e      	movs	r3, #30
 800099e:	221e      	movs	r2, #30
 80009a0:	214b      	movs	r1, #75	@ 0x4b
 80009a2:	20c3      	movs	r0, #195	@ 0xc3
 80009a4:	f001 f8ac 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 80009a8:	4b07      	ldr	r3, [pc, #28]	@ (80009c8 <init_unlock_door+0x74>)
 80009aa:	9300      	str	r3, [sp, #0]
 80009ac:	2378      	movs	r3, #120	@ 0x78
 80009ae:	2248      	movs	r2, #72	@ 0x48
 80009b0:	211e      	movs	r1, #30
 80009b2:	2054      	movs	r0, #84	@ 0x54
 80009b4:	f001 f8a4 	bl	8001b00 <lcd_show_picture>
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	08004f44 	.word	0x08004f44
 80009c4:	0802f4c0 	.word	0x0802f4c0
 80009c8:	080194b8 	.word	0x080194b8

080009cc <init_door_open>:

void init_door_open() {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 80009d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	2314      	movs	r3, #20
 80009da:	22f0      	movs	r2, #240	@ 0xf0
 80009dc:	2100      	movs	r1, #0
 80009de:	2000      	movs	r0, #0
 80009e0:	f000 ff70 	bl	80018c4 <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 80009e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009e8:	9300      	str	r3, [sp, #0]
 80009ea:	2399      	movs	r3, #153	@ 0x99
 80009ec:	22b1      	movs	r2, #177	@ 0xb1
 80009ee:	211e      	movs	r1, #30
 80009f0:	2054      	movs	r0, #84	@ 0x54
 80009f2:	f000 ff67 	bl	80018c4 <lcd_fill>
	lcd_fill(0, 150, 240, 170, WHITE);
 80009f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	23aa      	movs	r3, #170	@ 0xaa
 80009fe:	22f0      	movs	r2, #240	@ 0xf0
 8000a00:	2196      	movs	r1, #150	@ 0x96
 8000a02:	2000      	movs	r0, #0
 8000a04:	f000 ff5e 	bl	80018c4 <lcd_fill>
	lcd_show_string_center(0, 0, "DOOR OPEN", BLACK, WHITE, 16, 0);
 8000a08:	2300      	movs	r3, #0
 8000a0a:	9302      	str	r3, [sp, #8]
 8000a0c:	2310      	movs	r3, #16
 8000a0e:	9301      	str	r3, [sp, #4]
 8000a10:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a14:	9300      	str	r3, [sp, #0]
 8000a16:	2300      	movs	r3, #0
 8000a18:	4a0b      	ldr	r2, [pc, #44]	@ (8000a48 <init_door_open+0x7c>)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f001 faad 	bl	8001f7c <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000a22:	4b0a      	ldr	r3, [pc, #40]	@ (8000a4c <init_door_open+0x80>)
 8000a24:	9300      	str	r3, [sp, #0]
 8000a26:	231e      	movs	r3, #30
 8000a28:	221e      	movs	r2, #30
 8000a2a:	214b      	movs	r1, #75	@ 0x4b
 8000a2c:	20c3      	movs	r0, #195	@ 0xc3
 8000a2e:	f001 f867 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(84, 30, 93, 123, gImage_door_open);
 8000a32:	4b07      	ldr	r3, [pc, #28]	@ (8000a50 <init_door_open+0x84>)
 8000a34:	9300      	str	r3, [sp, #0]
 8000a36:	237b      	movs	r3, #123	@ 0x7b
 8000a38:	225d      	movs	r2, #93	@ 0x5d
 8000a3a:	211e      	movs	r1, #30
 8000a3c:	2054      	movs	r0, #84	@ 0x54
 8000a3e:	f001 f85f 	bl	8001b00 <lcd_show_picture>
}
 8000a42:	bf00      	nop
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	08004f50 	.word	0x08004f50
 8000a4c:	0802f4c0 	.word	0x0802f4c0
 8000a50:	0802fbc8 	.word	0x0802fbc8

08000a54 <init_door_close>:

void init_door_close() {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000a5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	2314      	movs	r3, #20
 8000a62:	22f0      	movs	r2, #240	@ 0xf0
 8000a64:	2100      	movs	r1, #0
 8000a66:	2000      	movs	r0, #0
 8000a68:	f000 ff2c 	bl	80018c4 <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 8000a6c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a70:	9300      	str	r3, [sp, #0]
 8000a72:	2399      	movs	r3, #153	@ 0x99
 8000a74:	22b1      	movs	r2, #177	@ 0xb1
 8000a76:	211e      	movs	r1, #30
 8000a78:	2054      	movs	r0, #84	@ 0x54
 8000a7a:	f000 ff23 	bl	80018c4 <lcd_fill>
	lcd_fill(30, 75, 60, 105, WHITE);
 8000a7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a82:	9300      	str	r3, [sp, #0]
 8000a84:	2369      	movs	r3, #105	@ 0x69
 8000a86:	223c      	movs	r2, #60	@ 0x3c
 8000a88:	214b      	movs	r1, #75	@ 0x4b
 8000a8a:	201e      	movs	r0, #30
 8000a8c:	f000 ff1a 	bl	80018c4 <lcd_fill>
	lcd_show_string_center(0, 0, "DOOR CLOSE", BLACK, WHITE, 16, 0);
 8000a90:	2300      	movs	r3, #0
 8000a92:	9302      	str	r3, [sp, #8]
 8000a94:	2310      	movs	r3, #16
 8000a96:	9301      	str	r3, [sp, #4]
 8000a98:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a9c:	9300      	str	r3, [sp, #0]
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad0 <init_door_close+0x7c>)
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f001 fa69 	bl	8001f7c <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad4 <init_door_close+0x80>)
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	231e      	movs	r3, #30
 8000ab0:	221e      	movs	r2, #30
 8000ab2:	214b      	movs	r1, #75	@ 0x4b
 8000ab4:	20c3      	movs	r0, #195	@ 0xc3
 8000ab6:	f001 f823 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 8000aba:	4b07      	ldr	r3, [pc, #28]	@ (8000ad8 <init_door_close+0x84>)
 8000abc:	9300      	str	r3, [sp, #0]
 8000abe:	2378      	movs	r3, #120	@ 0x78
 8000ac0:	2248      	movs	r2, #72	@ 0x48
 8000ac2:	211e      	movs	r1, #30
 8000ac4:	2054      	movs	r0, #84	@ 0x54
 8000ac6:	f001 f81b 	bl	8001b00 <lcd_show_picture>
}
 8000aca:	bf00      	nop
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	08004f5c 	.word	0x08004f5c
 8000ad4:	0802f4c0 	.word	0x0802f4c0
 8000ad8:	080194b8 	.word	0x080194b8

08000adc <init_alert>:

void init_alert() {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000ae2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ae6:	9300      	str	r3, [sp, #0]
 8000ae8:	2314      	movs	r3, #20
 8000aea:	22f0      	movs	r2, #240	@ 0xf0
 8000aec:	2100      	movs	r1, #0
 8000aee:	2000      	movs	r0, #0
 8000af0:	f000 fee8 	bl	80018c4 <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 8000af4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000af8:	9300      	str	r3, [sp, #0]
 8000afa:	2399      	movs	r3, #153	@ 0x99
 8000afc:	22b1      	movs	r2, #177	@ 0xb1
 8000afe:	211e      	movs	r1, #30
 8000b00:	2054      	movs	r0, #84	@ 0x54
 8000b02:	f000 fedf 	bl	80018c4 <lcd_fill>
	lcd_show_string_center(0, 0, "ALERT! DOOR NOT CLOSED", RED, WHITE, 16, 0);
 8000b06:	2300      	movs	r3, #0
 8000b08:	9302      	str	r3, [sp, #8]
 8000b0a:	2310      	movs	r3, #16
 8000b0c:	9301      	str	r3, [sp, #4]
 8000b0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b12:	9300      	str	r3, [sp, #0]
 8000b14:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000b18:	4a0f      	ldr	r2, [pc, #60]	@ (8000b58 <init_alert+0x7c>)
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	f001 fa2d 	bl	8001f7c <lcd_show_string_center>
	lcd_show_picture(30, 75, 30, 29, gImage_alert);
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <init_alert+0x80>)
 8000b24:	9300      	str	r3, [sp, #0]
 8000b26:	231d      	movs	r3, #29
 8000b28:	221e      	movs	r2, #30
 8000b2a:	214b      	movs	r1, #75	@ 0x4b
 8000b2c:	201e      	movs	r0, #30
 8000b2e:	f000 ffe7 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000b32:	4b0b      	ldr	r3, [pc, #44]	@ (8000b60 <init_alert+0x84>)
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	231e      	movs	r3, #30
 8000b38:	221e      	movs	r2, #30
 8000b3a:	214b      	movs	r1, #75	@ 0x4b
 8000b3c:	20c3      	movs	r0, #195	@ 0xc3
 8000b3e:	f000 ffdf 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(84, 30, 93, 123, gImage_door_open);
 8000b42:	4b08      	ldr	r3, [pc, #32]	@ (8000b64 <init_alert+0x88>)
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	237b      	movs	r3, #123	@ 0x7b
 8000b48:	225d      	movs	r2, #93	@ 0x5d
 8000b4a:	211e      	movs	r1, #30
 8000b4c:	2054      	movs	r0, #84	@ 0x54
 8000b4e:	f000 ffd7 	bl	8001b00 <lcd_show_picture>
}
 8000b52:	bf00      	nop
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	08004f68 	.word	0x08004f68
 8000b5c:	08035528 	.word	0x08035528
 8000b60:	0802f4c0 	.word	0x0802f4c0
 8000b64:	0802fbc8 	.word	0x0802fbc8

08000b68 <init_lock_door>:

void init_lock_door() {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000b6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b72:	9300      	str	r3, [sp, #0]
 8000b74:	2314      	movs	r3, #20
 8000b76:	22f0      	movs	r2, #240	@ 0xf0
 8000b78:	2100      	movs	r1, #0
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f000 fea2 	bl	80018c4 <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 8000b80:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b84:	9300      	str	r3, [sp, #0]
 8000b86:	2399      	movs	r3, #153	@ 0x99
 8000b88:	22b1      	movs	r2, #177	@ 0xb1
 8000b8a:	211e      	movs	r1, #30
 8000b8c:	2054      	movs	r0, #84	@ 0x54
 8000b8e:	f000 fe99 	bl	80018c4 <lcd_fill>
	lcd_show_string_center(0, 0, "LOCKING DOOR", BLACK, WHITE, 16, 0);
 8000b92:	2300      	movs	r3, #0
 8000b94:	9302      	str	r3, [sp, #8]
 8000b96:	2310      	movs	r3, #16
 8000b98:	9301      	str	r3, [sp, #4]
 8000b9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd4 <init_lock_door+0x6c>)
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f001 f9e8 	bl	8001f7c <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_locked);
 8000bac:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <init_lock_door+0x70>)
 8000bae:	9300      	str	r3, [sp, #0]
 8000bb0:	231e      	movs	r3, #30
 8000bb2:	221e      	movs	r2, #30
 8000bb4:	214b      	movs	r1, #75	@ 0x4b
 8000bb6:	20c3      	movs	r0, #195	@ 0xc3
 8000bb8:	f000 ffa2 	bl	8001b00 <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 8000bbc:	4b07      	ldr	r3, [pc, #28]	@ (8000bdc <init_lock_door+0x74>)
 8000bbe:	9300      	str	r3, [sp, #0]
 8000bc0:	2378      	movs	r3, #120	@ 0x78
 8000bc2:	2248      	movs	r2, #72	@ 0x48
 8000bc4:	211e      	movs	r1, #30
 8000bc6:	2054      	movs	r0, #84	@ 0x54
 8000bc8:	f000 ff9a 	bl	8001b00 <lcd_show_picture>
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	08004f80 	.word	0x08004f80
 8000bd8:	0802edb8 	.word	0x0802edb8
 8000bdc:	080194b8 	.word	0x080194b8

08000be0 <init>:

void idle_receive_password_character() {

}

void init() {
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
	// DO NOTHING
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
	...

08000bf0 <idle>:

void idle() {
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08a      	sub	sp, #40	@ 0x28
 8000bf4:	af02      	add	r7, sp, #8
//	lcd_fill(0, 150, 240, 20, WHITE);

	if (keyboard_state == KEYBOARD_NUMBER) {
 8000bf6:	4b83      	ldr	r3, [pc, #524]	@ (8000e04 <idle+0x214>)
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b14      	cmp	r3, #20
 8000bfc:	d108      	bne.n	8000c10 <idle+0x20>
		lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 8000bfe:	4b82      	ldr	r3, [pc, #520]	@ (8000e08 <idle+0x218>)
 8000c00:	9300      	str	r3, [sp, #0]
 8000c02:	2394      	movs	r3, #148	@ 0x94
 8000c04:	22f0      	movs	r2, #240	@ 0xf0
 8000c06:	21ac      	movs	r1, #172	@ 0xac
 8000c08:	2000      	movs	r0, #0
 8000c0a:	f000 ff79 	bl	8001b00 <lcd_show_picture>
 8000c0e:	e007      	b.n	8000c20 <idle+0x30>
	} else {
		lcd_show_picture(0, 172, 240, 148, gImage_ini_key_char);
 8000c10:	4b7e      	ldr	r3, [pc, #504]	@ (8000e0c <idle+0x21c>)
 8000c12:	9300      	str	r3, [sp, #0]
 8000c14:	2394      	movs	r3, #148	@ 0x94
 8000c16:	22f0      	movs	r2, #240	@ 0xf0
 8000c18:	21ac      	movs	r1, #172	@ 0xac
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	f000 ff70 	bl	8001b00 <lcd_show_picture>
	}

	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000c20:	2000      	movs	r0, #0
 8000c22:	f001 fbc9 	bl	80023b8 <isTimerExpired>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	f000 80e7 	beq.w	8000dfc <idle+0x20c>

	uint8_t e[16];
	read_edges(e);
 8000c2e:	463b      	mov	r3, r7
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fd4f 	bl	80006d4 <read_edges>

	if (e[12]) {
 8000c36:	7b3b      	ldrb	r3, [r7, #12]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d00d      	beq.n	8000c58 <idle+0x68>
		keyboard_state = (keyboard_state == KEYBOARD_NUMBER) ? KEYBOARD_CHARACTER : KEYBOARD_NUMBER;
 8000c3c:	4b71      	ldr	r3, [pc, #452]	@ (8000e04 <idle+0x214>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b14      	cmp	r3, #20
 8000c42:	d101      	bne.n	8000c48 <idle+0x58>
 8000c44:	2215      	movs	r2, #21
 8000c46:	e000      	b.n	8000c4a <idle+0x5a>
 8000c48:	2214      	movs	r2, #20
 8000c4a:	4b6e      	ldr	r3, [pc, #440]	@ (8000e04 <idle+0x214>)
 8000c4c:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8000c4e:	2164      	movs	r1, #100	@ 0x64
 8000c50:	2000      	movs	r0, #0
 8000c52:	f001 fb95 	bl	8002380 <setTimer>
		return;
 8000c56:	e0d2      	b.n	8000dfe <idle+0x20e>
	}

	if (keyboard_state == KEYBOARD_NUMBER) {
 8000c58:	4b6a      	ldr	r3, [pc, #424]	@ (8000e04 <idle+0x214>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b14      	cmp	r3, #20
 8000c5e:	d170      	bne.n	8000d42 <idle+0x152>
		int digit = -1;
 8000c60:	f04f 33ff 	mov.w	r3, #4294967295
 8000c64:	61fb      	str	r3, [r7, #28]
		if (e[13] == 1) digit = 0;
 8000c66:	7b7b      	ldrb	r3, [r7, #13]
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d102      	bne.n	8000c72 <idle+0x82>
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	61fb      	str	r3, [r7, #28]
 8000c70:	e034      	b.n	8000cdc <idle+0xec>
		else if (e[0] == 1) digit = 1;
 8000c72:	783b      	ldrb	r3, [r7, #0]
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d102      	bne.n	8000c7e <idle+0x8e>
 8000c78:	2301      	movs	r3, #1
 8000c7a:	61fb      	str	r3, [r7, #28]
 8000c7c:	e02e      	b.n	8000cdc <idle+0xec>
		else if (e[1] == 1) digit = 2;
 8000c7e:	787b      	ldrb	r3, [r7, #1]
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d102      	bne.n	8000c8a <idle+0x9a>
 8000c84:	2302      	movs	r3, #2
 8000c86:	61fb      	str	r3, [r7, #28]
 8000c88:	e028      	b.n	8000cdc <idle+0xec>
		else if (e[2] == 1) digit = 3;
 8000c8a:	78bb      	ldrb	r3, [r7, #2]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d102      	bne.n	8000c96 <idle+0xa6>
 8000c90:	2303      	movs	r3, #3
 8000c92:	61fb      	str	r3, [r7, #28]
 8000c94:	e022      	b.n	8000cdc <idle+0xec>
		else if (e[4] == 1) digit = 4;
 8000c96:	793b      	ldrb	r3, [r7, #4]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d102      	bne.n	8000ca2 <idle+0xb2>
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	61fb      	str	r3, [r7, #28]
 8000ca0:	e01c      	b.n	8000cdc <idle+0xec>
		else if (e[5] == 1) digit = 5;
 8000ca2:	797b      	ldrb	r3, [r7, #5]
 8000ca4:	2b01      	cmp	r3, #1
 8000ca6:	d102      	bne.n	8000cae <idle+0xbe>
 8000ca8:	2305      	movs	r3, #5
 8000caa:	61fb      	str	r3, [r7, #28]
 8000cac:	e016      	b.n	8000cdc <idle+0xec>
		else if (e[6] == 1) digit = 6;
 8000cae:	79bb      	ldrb	r3, [r7, #6]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d102      	bne.n	8000cba <idle+0xca>
 8000cb4:	2306      	movs	r3, #6
 8000cb6:	61fb      	str	r3, [r7, #28]
 8000cb8:	e010      	b.n	8000cdc <idle+0xec>
		else if (e[8] == 1) digit = 7;
 8000cba:	7a3b      	ldrb	r3, [r7, #8]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d102      	bne.n	8000cc6 <idle+0xd6>
 8000cc0:	2307      	movs	r3, #7
 8000cc2:	61fb      	str	r3, [r7, #28]
 8000cc4:	e00a      	b.n	8000cdc <idle+0xec>
		else if (e[9] == 1) digit = 8;
 8000cc6:	7a7b      	ldrb	r3, [r7, #9]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d102      	bne.n	8000cd2 <idle+0xe2>
 8000ccc:	2308      	movs	r3, #8
 8000cce:	61fb      	str	r3, [r7, #28]
 8000cd0:	e004      	b.n	8000cdc <idle+0xec>
		else if (e[10] == 1) digit = 9;
 8000cd2:	7abb      	ldrb	r3, [r7, #10]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d101      	bne.n	8000cdc <idle+0xec>
 8000cd8:	2309      	movs	r3, #9
 8000cda:	61fb      	str	r3, [r7, #28]

		if (digit >= 0) {
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f2c0 8087 	blt.w	8000df2 <idle+0x202>
			init_receive_password_number();
 8000ce4:	f7ff fda0 	bl	8000828 <init_receive_password_number>
			entered_index = 0;
 8000ce8:	4b49      	ldr	r3, [pc, #292]	@ (8000e10 <idle+0x220>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i < 4; ++i) {
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
 8000cf2:	e00a      	b.n	8000d0a <idle+0x11a>
				entered_password[i] = 0;
 8000cf4:	4a47      	ldr	r2, [pc, #284]	@ (8000e14 <idle+0x224>)
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	701a      	strb	r2, [r3, #0]
				led_7seg_clear_pos(i);
 8000cfe:	69b8      	ldr	r0, [r7, #24]
 8000d00:	f001 fa44 	bl	800218c <led_7seg_clear_pos>
			for (int i = 0; i < 4; ++i) {
 8000d04:	69bb      	ldr	r3, [r7, #24]
 8000d06:	3301      	adds	r3, #1
 8000d08:	61bb      	str	r3, [r7, #24]
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	2b03      	cmp	r3, #3
 8000d0e:	ddf1      	ble.n	8000cf4 <idle+0x104>
			}

			entered_password[0] = digit;
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	b2da      	uxtb	r2, r3
 8000d14:	4b3f      	ldr	r3, [pc, #252]	@ (8000e14 <idle+0x224>)
 8000d16:	701a      	strb	r2, [r3, #0]
			led_7seg_set_digit(digit, 0, 0);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	69f8      	ldr	r0, [r7, #28]
 8000d1e:	f001 f9f9 	bl	8002114 <led_7seg_set_digit>
			entered_index = 1;
 8000d22:	4b3b      	ldr	r3, [pc, #236]	@ (8000e10 <idle+0x220>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	701a      	strb	r2, [r3, #0]
			electronic_lock_state = RECEIVE_PASSWORD_NUMBER;
 8000d28:	4b3b      	ldr	r3, [pc, #236]	@ (8000e18 <idle+0x228>)
 8000d2a:	2202      	movs	r2, #2
 8000d2c:	701a      	strb	r2, [r3, #0]
			setTimer(SYSTEM_TIMER, 100);
 8000d2e:	2164      	movs	r1, #100	@ 0x64
 8000d30:	2000      	movs	r0, #0
 8000d32:	f001 fb25 	bl	8002380 <setTimer>
			setTimer(TIMER_15S, TIME_15S);
 8000d36:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000d3a:	2002      	movs	r0, #2
 8000d3c:	f001 fb20 	bl	8002380 <setTimer>
			return;
 8000d40:	e05d      	b.n	8000dfe <idle+0x20e>
		}
	} else { // KEYBOARD_CHARACTER
		int character = -1; // A-F -> 10..15
 8000d42:	f04f 33ff 	mov.w	r3, #4294967295
 8000d46:	617b      	str	r3, [r7, #20]
		if (e[0] == 1) character = 10; // A
 8000d48:	783b      	ldrb	r3, [r7, #0]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d102      	bne.n	8000d54 <idle+0x164>
 8000d4e:	230a      	movs	r3, #10
 8000d50:	617b      	str	r3, [r7, #20]
 8000d52:	e01c      	b.n	8000d8e <idle+0x19e>
		else if (e[1] == 1) character = 11; // B
 8000d54:	787b      	ldrb	r3, [r7, #1]
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d102      	bne.n	8000d60 <idle+0x170>
 8000d5a:	230b      	movs	r3, #11
 8000d5c:	617b      	str	r3, [r7, #20]
 8000d5e:	e016      	b.n	8000d8e <idle+0x19e>
		else if (e[2] == 1) character = 12; // C
 8000d60:	78bb      	ldrb	r3, [r7, #2]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d102      	bne.n	8000d6c <idle+0x17c>
 8000d66:	230c      	movs	r3, #12
 8000d68:	617b      	str	r3, [r7, #20]
 8000d6a:	e010      	b.n	8000d8e <idle+0x19e>
		else if (e[4] == 1) character = 13; // D
 8000d6c:	793b      	ldrb	r3, [r7, #4]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d102      	bne.n	8000d78 <idle+0x188>
 8000d72:	230d      	movs	r3, #13
 8000d74:	617b      	str	r3, [r7, #20]
 8000d76:	e00a      	b.n	8000d8e <idle+0x19e>
		else if (e[5] == 1) character = 14; // E
 8000d78:	797b      	ldrb	r3, [r7, #5]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d102      	bne.n	8000d84 <idle+0x194>
 8000d7e:	230e      	movs	r3, #14
 8000d80:	617b      	str	r3, [r7, #20]
 8000d82:	e004      	b.n	8000d8e <idle+0x19e>
		else if (e[6] == 1) character = 15; // F
 8000d84:	79bb      	ldrb	r3, [r7, #6]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d101      	bne.n	8000d8e <idle+0x19e>
 8000d8a:	230f      	movs	r3, #15
 8000d8c:	617b      	str	r3, [r7, #20]

		if (character >= 0) {
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	db2e      	blt.n	8000df2 <idle+0x202>
			init_receive_password_character();
 8000d94:	f7ff fd7a 	bl	800088c <init_receive_password_character>
			entered_index = 0;
 8000d98:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <idle+0x220>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i < 4; ++i) {
 8000d9e:	2300      	movs	r3, #0
 8000da0:	613b      	str	r3, [r7, #16]
 8000da2:	e00a      	b.n	8000dba <idle+0x1ca>
				entered_password[i] = 0;
 8000da4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e14 <idle+0x224>)
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	4413      	add	r3, r2
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
				led_7seg_clear_pos(i);
 8000dae:	6938      	ldr	r0, [r7, #16]
 8000db0:	f001 f9ec 	bl	800218c <led_7seg_clear_pos>
			for (int i = 0; i < 4; ++i) {
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	3301      	adds	r3, #1
 8000db8:	613b      	str	r3, [r7, #16]
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	2b03      	cmp	r3, #3
 8000dbe:	ddf1      	ble.n	8000da4 <idle+0x1b4>
			}

			entered_password[0] = character;
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	4b13      	ldr	r3, [pc, #76]	@ (8000e14 <idle+0x224>)
 8000dc6:	701a      	strb	r2, [r3, #0]
			led_7seg_set_digit(character, 0, 0);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	2100      	movs	r1, #0
 8000dcc:	6978      	ldr	r0, [r7, #20]
 8000dce:	f001 f9a1 	bl	8002114 <led_7seg_set_digit>
			entered_index = 1;
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <idle+0x220>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	701a      	strb	r2, [r3, #0]
			electronic_lock_state = RECEIVE_PASSWORD_CHARACTER;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e18 <idle+0x228>)
 8000dda:	2203      	movs	r2, #3
 8000ddc:	701a      	strb	r2, [r3, #0]
			setTimer(SYSTEM_TIMER, 10);
 8000dde:	210a      	movs	r1, #10
 8000de0:	2000      	movs	r0, #0
 8000de2:	f001 facd 	bl	8002380 <setTimer>
			setTimer(TIMER_15S, TIME_15S);
 8000de6:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000dea:	2002      	movs	r0, #2
 8000dec:	f001 fac8 	bl	8002380 <setTimer>
			return;
 8000df0:	e005      	b.n	8000dfe <idle+0x20e>
		}
	}

	setTimer(SYSTEM_TIMER, 100);
 8000df2:	2164      	movs	r1, #100	@ 0x64
 8000df4:	2000      	movs	r0, #0
 8000df6:	f001 fac3 	bl	8002380 <setTimer>
 8000dfa:	e000      	b.n	8000dfe <idle+0x20e>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000dfc:	bf00      	nop
}
 8000dfe:	3720      	adds	r7, #32
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	20000000 	.word	0x20000000
 8000e08:	08007f38 	.word	0x08007f38
 8000e0c:	0801d838 	.word	0x0801d838
 8000e10:	2000006f 	.word	0x2000006f
 8000e14:	20000070 	.word	0x20000070
 8000e18:	2000006e 	.word	0x2000006e

08000e1c <receive_password_number>:

void receive_password_number() {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
	if (isTimerExpired(TIMER_15S)) {
 8000e22:	2002      	movs	r0, #2
 8000e24:	f001 fac8 	bl	80023b8 <isTimerExpired>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d007      	beq.n	8000e3e <receive_password_number+0x22>
		reset_inputs();
 8000e2e:	f7ff fc31 	bl	8000694 <reset_inputs>
		init_idle();
 8000e32:	f7ff fca9 	bl	8000788 <init_idle>
		electronic_lock_state = IDLE;
 8000e36:	4b61      	ldr	r3, [pc, #388]	@ (8000fbc <receive_password_number+0x1a0>)
 8000e38:	2201      	movs	r2, #1
 8000e3a:	701a      	strb	r2, [r3, #0]
		return;
 8000e3c:	e0bb      	b.n	8000fb6 <receive_password_number+0x19a>
	}

	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000e3e:	2000      	movs	r0, #0
 8000e40:	f001 faba 	bl	80023b8 <isTimerExpired>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	f000 80b4 	beq.w	8000fb4 <receive_password_number+0x198>

	uint8_t e[16];
	read_edges(e);
 8000e4c:	463b      	mov	r3, r7
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff fc40 	bl	80006d4 <read_edges>

	// toggle to character
	if (e[12]) {
 8000e54:	7b3b      	ldrb	r3, [r7, #12]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d011      	beq.n	8000e7e <receive_password_number+0x62>
		init_receive_password_character();
 8000e5a:	f7ff fd17 	bl	800088c <init_receive_password_character>
		keyboard_state = KEYBOARD_CHARACTER;
 8000e5e:	4b58      	ldr	r3, [pc, #352]	@ (8000fc0 <receive_password_number+0x1a4>)
 8000e60:	2215      	movs	r2, #21
 8000e62:	701a      	strb	r2, [r3, #0]
		electronic_lock_state = RECEIVE_PASSWORD_CHARACTER;
 8000e64:	4b55      	ldr	r3, [pc, #340]	@ (8000fbc <receive_password_number+0x1a0>)
 8000e66:	2203      	movs	r2, #3
 8000e68:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8000e6a:	2164      	movs	r1, #100	@ 0x64
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f001 fa87 	bl	8002380 <setTimer>
		setTimer(TIMER_15S, TIME_15S);
 8000e72:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000e76:	2002      	movs	r0, #2
 8000e78:	f001 fa82 	bl	8002380 <setTimer>
		return;
 8000e7c:	e09b      	b.n	8000fb6 <receive_password_number+0x19a>
	}

	uint8_t processed = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	75fb      	strb	r3, [r7, #23]
	// digits
	int digit = -1;
 8000e82:	f04f 33ff 	mov.w	r3, #4294967295
 8000e86:	613b      	str	r3, [r7, #16]
	if (e[13] == 1) digit = 0;
 8000e88:	7b7b      	ldrb	r3, [r7, #13]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d102      	bne.n	8000e94 <receive_password_number+0x78>
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
 8000e92:	e034      	b.n	8000efe <receive_password_number+0xe2>
	else if (e[0] == 1) digit = 1;
 8000e94:	783b      	ldrb	r3, [r7, #0]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d102      	bne.n	8000ea0 <receive_password_number+0x84>
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	613b      	str	r3, [r7, #16]
 8000e9e:	e02e      	b.n	8000efe <receive_password_number+0xe2>
	else if (e[1] == 1) digit = 2;
 8000ea0:	787b      	ldrb	r3, [r7, #1]
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d102      	bne.n	8000eac <receive_password_number+0x90>
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	613b      	str	r3, [r7, #16]
 8000eaa:	e028      	b.n	8000efe <receive_password_number+0xe2>
	else if (e[2] == 1) digit = 3;
 8000eac:	78bb      	ldrb	r3, [r7, #2]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d102      	bne.n	8000eb8 <receive_password_number+0x9c>
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	613b      	str	r3, [r7, #16]
 8000eb6:	e022      	b.n	8000efe <receive_password_number+0xe2>
	else if (e[4] == 1) digit = 4;
 8000eb8:	793b      	ldrb	r3, [r7, #4]
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d102      	bne.n	8000ec4 <receive_password_number+0xa8>
 8000ebe:	2304      	movs	r3, #4
 8000ec0:	613b      	str	r3, [r7, #16]
 8000ec2:	e01c      	b.n	8000efe <receive_password_number+0xe2>
	else if (e[5] == 1) digit = 5;
 8000ec4:	797b      	ldrb	r3, [r7, #5]
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d102      	bne.n	8000ed0 <receive_password_number+0xb4>
 8000eca:	2305      	movs	r3, #5
 8000ecc:	613b      	str	r3, [r7, #16]
 8000ece:	e016      	b.n	8000efe <receive_password_number+0xe2>
	else if (e[6] == 1) digit = 6;
 8000ed0:	79bb      	ldrb	r3, [r7, #6]
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d102      	bne.n	8000edc <receive_password_number+0xc0>
 8000ed6:	2306      	movs	r3, #6
 8000ed8:	613b      	str	r3, [r7, #16]
 8000eda:	e010      	b.n	8000efe <receive_password_number+0xe2>
	else if (e[8] == 1) digit = 7;
 8000edc:	7a3b      	ldrb	r3, [r7, #8]
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d102      	bne.n	8000ee8 <receive_password_number+0xcc>
 8000ee2:	2307      	movs	r3, #7
 8000ee4:	613b      	str	r3, [r7, #16]
 8000ee6:	e00a      	b.n	8000efe <receive_password_number+0xe2>
	else if (e[9] == 1) digit = 8;
 8000ee8:	7a7b      	ldrb	r3, [r7, #9]
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d102      	bne.n	8000ef4 <receive_password_number+0xd8>
 8000eee:	2308      	movs	r3, #8
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	e004      	b.n	8000efe <receive_password_number+0xe2>
	else if (e[10] == 1) digit = 9;
 8000ef4:	7abb      	ldrb	r3, [r7, #10]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d101      	bne.n	8000efe <receive_password_number+0xe2>
 8000efa:	2309      	movs	r3, #9
 8000efc:	613b      	str	r3, [r7, #16]
	if (digit >= 0) {
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	db19      	blt.n	8000f38 <receive_password_number+0x11c>
		if (entered_index < 4) {
 8000f04:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b03      	cmp	r3, #3
 8000f0a:	d813      	bhi.n	8000f34 <receive_password_number+0x118>
			entered_password[entered_index] = digit;
 8000f0c:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	461a      	mov	r2, r3
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	b2d9      	uxtb	r1, r3
 8000f16:	4b2c      	ldr	r3, [pc, #176]	@ (8000fc8 <receive_password_number+0x1ac>)
 8000f18:	5499      	strb	r1, [r3, r2]
			led_7seg_set_digit(digit, entered_index, 0);
 8000f1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	4619      	mov	r1, r3
 8000f22:	6938      	ldr	r0, [r7, #16]
 8000f24:	f001 f8f6 	bl	8002114 <led_7seg_set_digit>
			entered_index++;
 8000f28:	4b26      	ldr	r3, [pc, #152]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	4b24      	ldr	r3, [pc, #144]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f32:	701a      	strb	r2, [r3, #0]
		}
		processed = 1;
 8000f34:	2301      	movs	r3, #1
 8000f36:	75fb      	strb	r3, [r7, #23]
	}

	if (!processed && e[3]) { // DELETE
 8000f38:	7dfb      	ldrb	r3, [r7, #23]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d119      	bne.n	8000f72 <receive_password_number+0x156>
 8000f3e:	78fb      	ldrb	r3, [r7, #3]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d016      	beq.n	8000f72 <receive_password_number+0x156>
		if (entered_index > 0) {
 8000f44:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d010      	beq.n	8000f6e <receive_password_number+0x152>
			entered_index--;
 8000f4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	3b01      	subs	r3, #1
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f56:	701a      	strb	r2, [r3, #0]
			entered_password[entered_index] = 0;
 8000f58:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc8 <receive_password_number+0x1ac>)
 8000f60:	2100      	movs	r1, #0
 8000f62:	5499      	strb	r1, [r3, r2]
			led_7seg_clear_pos(entered_index);
 8000f64:	4b17      	ldr	r3, [pc, #92]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f001 f90f 	bl	800218c <led_7seg_clear_pos>
		}
		processed = 1;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	75fb      	strb	r3, [r7, #23]
	}
	if (!processed && e[7]) { // DELETE_ALL
 8000f72:	7dfb      	ldrb	r3, [r7, #23]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d106      	bne.n	8000f86 <receive_password_number+0x16a>
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d003      	beq.n	8000f86 <receive_password_number+0x16a>
		reset_inputs();
 8000f7e:	f7ff fb89 	bl	8000694 <reset_inputs>
		processed = 1;
 8000f82:	2301      	movs	r3, #1
 8000f84:	75fb      	strb	r3, [r7, #23]
	}

	if (processed) {
 8000f86:	7dfb      	ldrb	r3, [r7, #23]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d004      	beq.n	8000f96 <receive_password_number+0x17a>
		setTimer(TIMER_15S, TIME_15S);
 8000f8c:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000f90:	2002      	movs	r0, #2
 8000f92:	f001 f9f5 	bl	8002380 <setTimer>
	}

	// enough 4 character
	if (entered_index >= 4) {
 8000f96:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <receive_password_number+0x1a8>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b03      	cmp	r3, #3
 8000f9c:	d905      	bls.n	8000faa <receive_password_number+0x18e>
		init_process_and_control();
 8000f9e:	f7ff fca7 	bl	80008f0 <init_process_and_control>
		electronic_lock_state = PROCESS_AND_CONTROL;
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <receive_password_number+0x1a0>)
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	701a      	strb	r2, [r3, #0]
		return;
 8000fa8:	e005      	b.n	8000fb6 <receive_password_number+0x19a>
	}

	setTimer(SYSTEM_TIMER, 100);
 8000faa:	2164      	movs	r1, #100	@ 0x64
 8000fac:	2000      	movs	r0, #0
 8000fae:	f001 f9e7 	bl	8002380 <setTimer>
 8000fb2:	e000      	b.n	8000fb6 <receive_password_number+0x19a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000fb4:	bf00      	nop
}
 8000fb6:	3718      	adds	r7, #24
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	2000006e 	.word	0x2000006e
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	2000006f 	.word	0x2000006f
 8000fc8:	20000070 	.word	0x20000070

08000fcc <receive_password_character>:

void receive_password_character() {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
	if (isTimerExpired(TIMER_15S)) {
 8000fd2:	2002      	movs	r0, #2
 8000fd4:	f001 f9f0 	bl	80023b8 <isTimerExpired>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d007      	beq.n	8000fee <receive_password_character+0x22>
		reset_inputs();
 8000fde:	f7ff fb59 	bl	8000694 <reset_inputs>
		init_idle();
 8000fe2:	f7ff fbd1 	bl	8000788 <init_idle>
		electronic_lock_state = IDLE;
 8000fe6:	4b55      	ldr	r3, [pc, #340]	@ (800113c <receive_password_character+0x170>)
 8000fe8:	2201      	movs	r2, #1
 8000fea:	701a      	strb	r2, [r3, #0]
		return;
 8000fec:	e0a3      	b.n	8001136 <receive_password_character+0x16a>
	}

	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000fee:	2000      	movs	r0, #0
 8000ff0:	f001 f9e2 	bl	80023b8 <isTimerExpired>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f000 809c 	beq.w	8001134 <receive_password_character+0x168>

	uint8_t e[16];
	read_edges(e);
 8000ffc:	463b      	mov	r3, r7
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fb68 	bl	80006d4 <read_edges>

	// toggle back to number
	if (e[12]) {
 8001004:	7b3b      	ldrb	r3, [r7, #12]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d011      	beq.n	800102e <receive_password_character+0x62>
		init_receive_password_number();
 800100a:	f7ff fc0d 	bl	8000828 <init_receive_password_number>
		keyboard_state = KEYBOARD_NUMBER;
 800100e:	4b4c      	ldr	r3, [pc, #304]	@ (8001140 <receive_password_character+0x174>)
 8001010:	2214      	movs	r2, #20
 8001012:	701a      	strb	r2, [r3, #0]
		electronic_lock_state = RECEIVE_PASSWORD_NUMBER;
 8001014:	4b49      	ldr	r3, [pc, #292]	@ (800113c <receive_password_character+0x170>)
 8001016:	2202      	movs	r2, #2
 8001018:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 800101a:	2164      	movs	r1, #100	@ 0x64
 800101c:	2000      	movs	r0, #0
 800101e:	f001 f9af 	bl	8002380 <setTimer>
		setTimer(TIMER_15S, TIME_15S);
 8001022:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001026:	2002      	movs	r0, #2
 8001028:	f001 f9aa 	bl	8002380 <setTimer>
		return;
 800102c:	e083      	b.n	8001136 <receive_password_character+0x16a>
	}

	uint8_t processed = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	75fb      	strb	r3, [r7, #23]
	int character = -1; // A-F
 8001032:	f04f 33ff 	mov.w	r3, #4294967295
 8001036:	613b      	str	r3, [r7, #16]
	if (e[0] == 1) character = 10; // A
 8001038:	783b      	ldrb	r3, [r7, #0]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d102      	bne.n	8001044 <receive_password_character+0x78>
 800103e:	230a      	movs	r3, #10
 8001040:	613b      	str	r3, [r7, #16]
 8001042:	e01c      	b.n	800107e <receive_password_character+0xb2>
	else if (e[1] == 1) character = 11; // B
 8001044:	787b      	ldrb	r3, [r7, #1]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d102      	bne.n	8001050 <receive_password_character+0x84>
 800104a:	230b      	movs	r3, #11
 800104c:	613b      	str	r3, [r7, #16]
 800104e:	e016      	b.n	800107e <receive_password_character+0xb2>
	else if (e[2] == 1) character = 12; // C
 8001050:	78bb      	ldrb	r3, [r7, #2]
 8001052:	2b01      	cmp	r3, #1
 8001054:	d102      	bne.n	800105c <receive_password_character+0x90>
 8001056:	230c      	movs	r3, #12
 8001058:	613b      	str	r3, [r7, #16]
 800105a:	e010      	b.n	800107e <receive_password_character+0xb2>
	else if (e[4] == 1) character = 13; // D
 800105c:	793b      	ldrb	r3, [r7, #4]
 800105e:	2b01      	cmp	r3, #1
 8001060:	d102      	bne.n	8001068 <receive_password_character+0x9c>
 8001062:	230d      	movs	r3, #13
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	e00a      	b.n	800107e <receive_password_character+0xb2>
	else if (e[5] == 1) character = 14; // E
 8001068:	797b      	ldrb	r3, [r7, #5]
 800106a:	2b01      	cmp	r3, #1
 800106c:	d102      	bne.n	8001074 <receive_password_character+0xa8>
 800106e:	230e      	movs	r3, #14
 8001070:	613b      	str	r3, [r7, #16]
 8001072:	e004      	b.n	800107e <receive_password_character+0xb2>
	else if (e[6] == 1) character = 15; // F
 8001074:	79bb      	ldrb	r3, [r7, #6]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d101      	bne.n	800107e <receive_password_character+0xb2>
 800107a:	230f      	movs	r3, #15
 800107c:	613b      	str	r3, [r7, #16]
	if (character >= 0) {
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	2b00      	cmp	r3, #0
 8001082:	db19      	blt.n	80010b8 <receive_password_character+0xec>
		if (entered_index < 4) {
 8001084:	4b2f      	ldr	r3, [pc, #188]	@ (8001144 <receive_password_character+0x178>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b03      	cmp	r3, #3
 800108a:	d813      	bhi.n	80010b4 <receive_password_character+0xe8>
			entered_password[entered_index] = character;
 800108c:	4b2d      	ldr	r3, [pc, #180]	@ (8001144 <receive_password_character+0x178>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	461a      	mov	r2, r3
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	b2d9      	uxtb	r1, r3
 8001096:	4b2c      	ldr	r3, [pc, #176]	@ (8001148 <receive_password_character+0x17c>)
 8001098:	5499      	strb	r1, [r3, r2]
			led_7seg_set_digit(character, entered_index, 0);
 800109a:	4b2a      	ldr	r3, [pc, #168]	@ (8001144 <receive_password_character+0x178>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2200      	movs	r2, #0
 80010a0:	4619      	mov	r1, r3
 80010a2:	6938      	ldr	r0, [r7, #16]
 80010a4:	f001 f836 	bl	8002114 <led_7seg_set_digit>
			entered_index++;
 80010a8:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <receive_password_character+0x178>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	3301      	adds	r3, #1
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	4b24      	ldr	r3, [pc, #144]	@ (8001144 <receive_password_character+0x178>)
 80010b2:	701a      	strb	r2, [r3, #0]
		}
		processed = 1;
 80010b4:	2301      	movs	r3, #1
 80010b6:	75fb      	strb	r3, [r7, #23]
	}

	if (!processed && e[3]) { // DELETE
 80010b8:	7dfb      	ldrb	r3, [r7, #23]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d119      	bne.n	80010f2 <receive_password_character+0x126>
 80010be:	78fb      	ldrb	r3, [r7, #3]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d016      	beq.n	80010f2 <receive_password_character+0x126>
		if (entered_index > 0) {
 80010c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001144 <receive_password_character+0x178>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d010      	beq.n	80010ee <receive_password_character+0x122>
			entered_index--;
 80010cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001144 <receive_password_character+0x178>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	3b01      	subs	r3, #1
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001144 <receive_password_character+0x178>)
 80010d6:	701a      	strb	r2, [r3, #0]
			entered_password[entered_index] = 0;
 80010d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <receive_password_character+0x178>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <receive_password_character+0x17c>)
 80010e0:	2100      	movs	r1, #0
 80010e2:	5499      	strb	r1, [r3, r2]
			// Blank deleted position
			led_7seg_clear_pos(entered_index);
 80010e4:	4b17      	ldr	r3, [pc, #92]	@ (8001144 <receive_password_character+0x178>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f001 f84f 	bl	800218c <led_7seg_clear_pos>
		}
		processed = 1;
 80010ee:	2301      	movs	r3, #1
 80010f0:	75fb      	strb	r3, [r7, #23]
	}
	if (!processed && e[7]) { // DELETE_ALL
 80010f2:	7dfb      	ldrb	r3, [r7, #23]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d106      	bne.n	8001106 <receive_password_character+0x13a>
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <receive_password_character+0x13a>
		reset_inputs();
 80010fe:	f7ff fac9 	bl	8000694 <reset_inputs>
		processed = 1;
 8001102:	2301      	movs	r3, #1
 8001104:	75fb      	strb	r3, [r7, #23]
	}

	if (processed) {
 8001106:	7dfb      	ldrb	r3, [r7, #23]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d004      	beq.n	8001116 <receive_password_character+0x14a>
		setTimer(TIMER_15S, TIME_15S);
 800110c:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001110:	2002      	movs	r0, #2
 8001112:	f001 f935 	bl	8002380 <setTimer>
	}

	if (entered_index >= 4) {
 8001116:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <receive_password_character+0x178>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b03      	cmp	r3, #3
 800111c:	d905      	bls.n	800112a <receive_password_character+0x15e>
		init_process_and_control();
 800111e:	f7ff fbe7 	bl	80008f0 <init_process_and_control>
		electronic_lock_state = PROCESS_AND_CONTROL;
 8001122:	4b06      	ldr	r3, [pc, #24]	@ (800113c <receive_password_character+0x170>)
 8001124:	2204      	movs	r2, #4
 8001126:	701a      	strb	r2, [r3, #0]
		return;
 8001128:	e005      	b.n	8001136 <receive_password_character+0x16a>
	}

	setTimer(SYSTEM_TIMER, 100);
 800112a:	2164      	movs	r1, #100	@ 0x64
 800112c:	2000      	movs	r0, #0
 800112e:	f001 f927 	bl	8002380 <setTimer>
 8001132:	e000      	b.n	8001136 <receive_password_character+0x16a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001134:	bf00      	nop
}
 8001136:	3718      	adds	r7, #24
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	2000006e 	.word	0x2000006e
 8001140:	20000000 	.word	0x20000000
 8001144:	2000006f 	.word	0x2000006f
 8001148:	20000070 	.word	0x20000070

0800114c <process_and_control>:

//count incorrect time
uint8_t wrong_counter = 0;

void process_and_control() {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af04      	add	r7, sp, #16
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001152:	2000      	movs	r0, #0
 8001154:	f001 f930 	bl	80023b8 <isTimerExpired>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d058      	beq.n	8001210 <process_and_control+0xc4>
	
	if (check_password()) {
 800115e:	f7ff faf1 	bl	8000744 <check_password>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d02d      	beq.n	80011c4 <process_and_control+0x78>
		// Password correct
		lcd_fill(0, 150, 240, 20, WHITE);
 8001168:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	2314      	movs	r3, #20
 8001170:	22f0      	movs	r2, #240	@ 0xf0
 8001172:	2196      	movs	r1, #150	@ 0x96
 8001174:	2000      	movs	r0, #0
 8001176:	f000 fba5 	bl	80018c4 <lcd_fill>
		lcd_show_string_center(0, 150, "PASSWORD CORRECT", BLACK, WHITE, 16, 0);
 800117a:	2300      	movs	r3, #0
 800117c:	9302      	str	r3, [sp, #8]
 800117e:	2310      	movs	r3, #16
 8001180:	9301      	str	r3, [sp, #4]
 8001182:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	2300      	movs	r3, #0
 800118a:	4a23      	ldr	r2, [pc, #140]	@ (8001218 <process_and_control+0xcc>)
 800118c:	2196      	movs	r1, #150	@ 0x96
 800118e:	2000      	movs	r0, #0
 8001190:	f000 fef4 	bl	8001f7c <lcd_show_string_center>
		wrong_counter = 0;
 8001194:	4b21      	ldr	r3, [pc, #132]	@ (800121c <process_and_control+0xd0>)
 8001196:	2200      	movs	r2, #0
 8001198:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 1500);
 800119a:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800119e:	2000      	movs	r0, #0
 80011a0:	f001 f8ee 	bl	8002380 <setTimer>
		electronic_lock_state = UNLOCK_DOOR;
 80011a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001220 <process_and_control+0xd4>)
 80011a6:	2205      	movs	r2, #5
 80011a8:	701a      	strb	r2, [r3, #0]
		init_unlock_door();
 80011aa:	f7ff fbd3 	bl	8000954 <init_unlock_door>
		setTimer(TIMER_10S, TIME_10S);
 80011ae:	f242 7110 	movw	r1, #10000	@ 0x2710
 80011b2:	2004      	movs	r0, #4
 80011b4:	f001 f8e4 	bl	8002380 <setTimer>
		setTimer(TIMER_30S, TIME_30S);
 80011b8:	f247 5130 	movw	r1, #30000	@ 0x7530
 80011bc:	2003      	movs	r0, #3
 80011be:	f001 f8df 	bl	8002380 <setTimer>
 80011c2:	e026      	b.n	8001212 <process_and_control+0xc6>
	} else {
		lcd_fill(0, 150, 240, 20, WHITE);
 80011c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	2314      	movs	r3, #20
 80011cc:	22f0      	movs	r2, #240	@ 0xf0
 80011ce:	2196      	movs	r1, #150	@ 0x96
 80011d0:	2000      	movs	r0, #0
 80011d2:	f000 fb77 	bl	80018c4 <lcd_fill>
		lcd_show_string_center(0, 150, "PASSWORD INCORRECT", RED, WHITE, 16, 0);
 80011d6:	2300      	movs	r3, #0
 80011d8:	9302      	str	r3, [sp, #8]
 80011da:	2310      	movs	r3, #16
 80011dc:	9301      	str	r3, [sp, #4]
 80011de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80011e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001224 <process_and_control+0xd8>)
 80011ea:	2196      	movs	r1, #150	@ 0x96
 80011ec:	2000      	movs	r0, #0
 80011ee:	f000 fec5 	bl	8001f7c <lcd_show_string_center>
		wrong_counter++;
 80011f2:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <process_and_control+0xd0>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	3301      	adds	r3, #1
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4b08      	ldr	r3, [pc, #32]	@ (800121c <process_and_control+0xd0>)
 80011fc:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 1500); // Wait 1.5s before returning to IDLE
 80011fe:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8001202:	2000      	movs	r0, #0
 8001204:	f001 f8bc 	bl	8002380 <setTimer>
		electronic_lock_state = PASSWORD_INCORRECT;
 8001208:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <process_and_control+0xd4>)
 800120a:	220a      	movs	r2, #10
 800120c:	701a      	strb	r2, [r3, #0]
 800120e:	e000      	b.n	8001212 <process_and_control+0xc6>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001210:	bf00      	nop
	}
}
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	08004f90 	.word	0x08004f90
 800121c:	20000084 	.word	0x20000084
 8001220:	2000006e 	.word	0x2000006e
 8001224:	08004fa4 	.word	0x08004fa4

08001228 <password_incorrect>:

void password_incorrect() {
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	// Wait 1.5s then return to IDLE
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800122c:	2000      	movs	r0, #0
 800122e:	f001 f8c3 	bl	80023b8 <isTimerExpired>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d00b      	beq.n	8001250 <password_incorrect+0x28>
	
	reset_inputs();
 8001238:	f7ff fa2c 	bl	8000694 <reset_inputs>
	init_idle();
 800123c:	f7ff faa4 	bl	8000788 <init_idle>
	electronic_lock_state = IDLE;
 8001240:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <password_incorrect+0x2c>)
 8001242:	2201      	movs	r2, #1
 8001244:	701a      	strb	r2, [r3, #0]
	setTimer(SYSTEM_TIMER, 100);
 8001246:	2164      	movs	r1, #100	@ 0x64
 8001248:	2000      	movs	r0, #0
 800124a:	f001 f899 	bl	8002380 <setTimer>
 800124e:	e000      	b.n	8001252 <password_incorrect+0x2a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001250:	bf00      	nop
}
 8001252:	bd80      	pop	{r7, pc}
 8001254:	2000006e 	.word	0x2000006e

08001258 <unlock_door>:

void unlock_door() {
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800125e:	2000      	movs	r0, #0
 8001260:	f001 f8aa 	bl	80023b8 <isTimerExpired>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d02b      	beq.n	80012c2 <unlock_door+0x6a>
	
	uint8_t e[16];
	read_edges(e);
 800126a:	463b      	mov	r3, r7
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff fa31 	bl	80006d4 <read_edges>
	
	// Check if user pressed OPEN_DOOR button
	if (e[15]) {
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d00e      	beq.n	8001296 <unlock_door+0x3e>
		// User pressed open door button
		init_door_open();
 8001278:	f7ff fba8 	bl	80009cc <init_door_open>
		electronic_lock_state = DOOR_OPEN;
 800127c:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <unlock_door+0x74>)
 800127e:	2206      	movs	r2, #6
 8001280:	701a      	strb	r2, [r3, #0]
		setTimer(TIMER_30S, TIME_30S); // Reset 30s timer for door closing
 8001282:	f247 5130 	movw	r1, #30000	@ 0x7530
 8001286:	2003      	movs	r0, #3
 8001288:	f001 f87a 	bl	8002380 <setTimer>
		setTimer(SYSTEM_TIMER, 100);
 800128c:	2164      	movs	r1, #100	@ 0x64
 800128e:	2000      	movs	r0, #0
 8001290:	f001 f876 	bl	8002380 <setTimer>
		return;
 8001294:	e016      	b.n	80012c4 <unlock_door+0x6c>
	}
	
	// Check if 10s expired without pressing open door button
	if (isTimerExpired(TIMER_10S)) {
 8001296:	2004      	movs	r0, #4
 8001298:	f001 f88e 	bl	80023b8 <isTimerExpired>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d00a      	beq.n	80012b8 <unlock_door+0x60>
		// Lock door again and return to IDLE
		init_lock_door();
 80012a2:	f7ff fc61 	bl	8000b68 <init_lock_door>
		electronic_lock_state = LOCK_DOOR;
 80012a6:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <unlock_door+0x74>)
 80012a8:	2209      	movs	r2, #9
 80012aa:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 2000); // Stay in LOCK_DOOR for 2s
 80012ac:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80012b0:	2000      	movs	r0, #0
 80012b2:	f001 f865 	bl	8002380 <setTimer>
		return;
 80012b6:	e005      	b.n	80012c4 <unlock_door+0x6c>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 80012b8:	2164      	movs	r1, #100	@ 0x64
 80012ba:	2000      	movs	r0, #0
 80012bc:	f001 f860 	bl	8002380 <setTimer>
 80012c0:	e000      	b.n	80012c4 <unlock_door+0x6c>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80012c2:	bf00      	nop
}
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	2000006e 	.word	0x2000006e

080012d0 <door_open>:

void door_open() {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80012d6:	2000      	movs	r0, #0
 80012d8:	f001 f86e 	bl	80023b8 <isTimerExpired>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d025      	beq.n	800132e <door_open+0x5e>
	
	uint8_t e[16];
	read_edges(e);
 80012e2:	463b      	mov	r3, r7
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff f9f5 	bl	80006d4 <read_edges>
	
	if (e[15]) {
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d009      	beq.n	8001304 <door_open+0x34>
		// User closed door
		init_door_close();
 80012f0:	f7ff fbb0 	bl	8000a54 <init_door_close>
		electronic_lock_state = DOOR_CLOSE;
 80012f4:	4b10      	ldr	r3, [pc, #64]	@ (8001338 <door_open+0x68>)
 80012f6:	2207      	movs	r2, #7
 80012f8:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100); // Poll for button[11] press
 80012fa:	2164      	movs	r1, #100	@ 0x64
 80012fc:	2000      	movs	r0, #0
 80012fe:	f001 f83f 	bl	8002380 <setTimer>
		return;
 8001302:	e015      	b.n	8001330 <door_open+0x60>
	}
	
	// Check if 30s expired without closing door
	if (isTimerExpired(TIMER_30S)) {
 8001304:	2003      	movs	r0, #3
 8001306:	f001 f857 	bl	80023b8 <isTimerExpired>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d009      	beq.n	8001324 <door_open+0x54>
		// Alert: door not closed in time
		init_alert();
 8001310:	f7ff fbe4 	bl	8000adc <init_alert>
		electronic_lock_state = ALERT;
 8001314:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <door_open+0x68>)
 8001316:	2208      	movs	r2, #8
 8001318:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 800131a:	2164      	movs	r1, #100	@ 0x64
 800131c:	2000      	movs	r0, #0
 800131e:	f001 f82f 	bl	8002380 <setTimer>
		return;
 8001322:	e005      	b.n	8001330 <door_open+0x60>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 8001324:	2164      	movs	r1, #100	@ 0x64
 8001326:	2000      	movs	r0, #0
 8001328:	f001 f82a 	bl	8002380 <setTimer>
 800132c:	e000      	b.n	8001330 <door_open+0x60>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800132e:	bf00      	nop
}
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000006e 	.word	0x2000006e

0800133c <door_close>:

void door_close() {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001342:	2000      	movs	r0, #0
 8001344:	f001 f838 	bl	80023b8 <isTimerExpired>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d016      	beq.n	800137c <door_close+0x40>
	
	uint8_t e[16];
	read_edges(e);
 800134e:	463b      	mov	r3, r7
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f9bf 	bl	80006d4 <read_edges>
	
	// Wait for user to press button[11] to lock the door
	if (e[11]) {
 8001356:	7afb      	ldrb	r3, [r7, #11]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d00a      	beq.n	8001372 <door_close+0x36>
		init_lock_door();
 800135c:	f7ff fc04 	bl	8000b68 <init_lock_door>
		electronic_lock_state = LOCK_DOOR;
 8001360:	4b08      	ldr	r3, [pc, #32]	@ (8001384 <door_close+0x48>)
 8001362:	2209      	movs	r2, #9
 8001364:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 2000);
 8001366:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800136a:	2000      	movs	r0, #0
 800136c:	f001 f808 	bl	8002380 <setTimer>
		return;
 8001370:	e005      	b.n	800137e <door_close+0x42>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 8001372:	2164      	movs	r1, #100	@ 0x64
 8001374:	2000      	movs	r0, #0
 8001376:	f001 f803 	bl	8002380 <setTimer>
 800137a:	e000      	b.n	800137e <door_close+0x42>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800137c:	bf00      	nop
}
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	2000006e 	.word	0x2000006e

08001388 <alert>:

void alert() {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800138e:	2000      	movs	r0, #0
 8001390:	f001 f812 	bl	80023b8 <isTimerExpired>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d015      	beq.n	80013c6 <alert+0x3e>
	
	uint8_t e[16];
	read_edges(e);
 800139a:	463b      	mov	r3, r7
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff f999 	bl	80006d4 <read_edges>
	
	// Wait for user to close door
	if (e[15]) {
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d009      	beq.n	80013bc <alert+0x34>
		// User closed door
		init_door_close();
 80013a8:	f7ff fb54 	bl	8000a54 <init_door_close>
		electronic_lock_state = DOOR_CLOSE;
 80013ac:	4b08      	ldr	r3, [pc, #32]	@ (80013d0 <alert+0x48>)
 80013ae:	2207      	movs	r2, #7
 80013b0:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100); // Poll for button[11] press
 80013b2:	2164      	movs	r1, #100	@ 0x64
 80013b4:	2000      	movs	r0, #0
 80013b6:	f000 ffe3 	bl	8002380 <setTimer>
		return;
 80013ba:	e005      	b.n	80013c8 <alert+0x40>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 80013bc:	2164      	movs	r1, #100	@ 0x64
 80013be:	2000      	movs	r0, #0
 80013c0:	f000 ffde 	bl	8002380 <setTimer>
 80013c4:	e000      	b.n	80013c8 <alert+0x40>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80013c6:	bf00      	nop
}
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2000006e 	.word	0x2000006e

080013d4 <lock_door>:

void lock_door() {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80013d8:	2000      	movs	r0, #0
 80013da:	f000 ffed 	bl	80023b8 <isTimerExpired>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d00b      	beq.n	80013fc <lock_door+0x28>
	
	reset_inputs();
 80013e4:	f7ff f956 	bl	8000694 <reset_inputs>
	init_idle();
 80013e8:	f7ff f9ce 	bl	8000788 <init_idle>
	electronic_lock_state = IDLE;
 80013ec:	4b04      	ldr	r3, [pc, #16]	@ (8001400 <lock_door+0x2c>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
	setTimer(SYSTEM_TIMER, 100);
 80013f2:	2164      	movs	r1, #100	@ 0x64
 80013f4:	2000      	movs	r0, #0
 80013f6:	f000 ffc3 	bl	8002380 <setTimer>
 80013fa:	e000      	b.n	80013fe <lock_door+0x2a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80013fc:	bf00      	nop
}
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	2000006e 	.word	0x2000006e

08001404 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08e      	sub	sp, #56	@ 0x38
 8001408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800140a:	f107 031c 	add.w	r3, r7, #28
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]
 800141a:	615a      	str	r2, [r3, #20]
 800141c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800141e:	463b      	mov	r3, r7
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]
 800142c:	615a      	str	r2, [r3, #20]
 800142e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001430:	4b2f      	ldr	r3, [pc, #188]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001432:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8001436:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001438:	4b2d      	ldr	r3, [pc, #180]	@ (80014f0 <MX_FSMC_Init+0xec>)
 800143a:	4a2e      	ldr	r2, [pc, #184]	@ (80014f4 <MX_FSMC_Init+0xf0>)
 800143c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800143e:	4b2c      	ldr	r3, [pc, #176]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001444:	4b2a      	ldr	r3, [pc, #168]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001446:	2200      	movs	r2, #0
 8001448:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800144a:	4b29      	ldr	r3, [pc, #164]	@ (80014f0 <MX_FSMC_Init+0xec>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001450:	4b27      	ldr	r3, [pc, #156]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001452:	2210      	movs	r2, #16
 8001454:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001456:	4b26      	ldr	r3, [pc, #152]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800145c:	4b24      	ldr	r3, [pc, #144]	@ (80014f0 <MX_FSMC_Init+0xec>)
 800145e:	2200      	movs	r2, #0
 8001460:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001462:	4b23      	ldr	r3, [pc, #140]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001464:	2200      	movs	r2, #0
 8001466:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001468:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <MX_FSMC_Init+0xec>)
 800146a:	2200      	movs	r2, #0
 800146c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800146e:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001470:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001474:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001476:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001478:	2200      	movs	r2, #0
 800147a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800147c:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <MX_FSMC_Init+0xec>)
 800147e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001482:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001484:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001486:	2200      	movs	r2, #0
 8001488:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800148a:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <MX_FSMC_Init+0xec>)
 800148c:	2200      	movs	r2, #0
 800148e:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001490:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <MX_FSMC_Init+0xec>)
 8001492:	2200      	movs	r2, #0
 8001494:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001496:	230f      	movs	r3, #15
 8001498:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800149a:	230f      	movs	r3, #15
 800149c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800149e:	233c      	movs	r3, #60	@ 0x3c
 80014a0:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 80014a6:	2310      	movs	r3, #16
 80014a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 80014aa:	2311      	movs	r3, #17
 80014ac:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80014ae:	2300      	movs	r3, #0
 80014b0:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 9;
 80014b2:	2309      	movs	r3, #9
 80014b4:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80014b6:	230f      	movs	r3, #15
 80014b8:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 8;
 80014ba:	2308      	movs	r3, #8
 80014bc:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80014c2:	2310      	movs	r3, #16
 80014c4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80014c6:	2311      	movs	r3, #17
 80014c8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80014ce:	463a      	mov	r2, r7
 80014d0:	f107 031c 	add.w	r3, r7, #28
 80014d4:	4619      	mov	r1, r3
 80014d6:	4806      	ldr	r0, [pc, #24]	@ (80014f0 <MX_FSMC_Init+0xec>)
 80014d8:	f002 ff4c 	bl	8004374 <HAL_SRAM_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80014e2:	f000 ff39 	bl	8002358 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80014e6:	bf00      	nop
 80014e8:	3738      	adds	r7, #56	@ 0x38
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000088 	.word	0x20000088
 80014f4:	a0000104 	.word	0xa0000104

080014f8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]
 800150a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800150c:	4b1c      	ldr	r3, [pc, #112]	@ (8001580 <HAL_FSMC_MspInit+0x88>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d131      	bne.n	8001578 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001514:	4b1a      	ldr	r3, [pc, #104]	@ (8001580 <HAL_FSMC_MspInit+0x88>)
 8001516:	2201      	movs	r2, #1
 8001518:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	603b      	str	r3, [r7, #0]
 800151e:	4b19      	ldr	r3, [pc, #100]	@ (8001584 <HAL_FSMC_MspInit+0x8c>)
 8001520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001522:	4a18      	ldr	r2, [pc, #96]	@ (8001584 <HAL_FSMC_MspInit+0x8c>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6393      	str	r3, [r2, #56]	@ 0x38
 800152a:	4b16      	ldr	r3, [pc, #88]	@ (8001584 <HAL_FSMC_MspInit+0x8c>)
 800152c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	603b      	str	r3, [r7, #0]
 8001534:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001536:	f64f 7388 	movw	r3, #65416	@ 0xff88
 800153a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153c:	2302      	movs	r3, #2
 800153e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001544:	2303      	movs	r3, #3
 8001546:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001548:	230c      	movs	r3, #12
 800154a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	4619      	mov	r1, r3
 8001550:	480d      	ldr	r0, [pc, #52]	@ (8001588 <HAL_FSMC_MspInit+0x90>)
 8001552:	f001 fb23 	bl	8002b9c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001556:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 800155a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155c:	2302      	movs	r3, #2
 800155e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001564:	2303      	movs	r3, #3
 8001566:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001568:	230c      	movs	r3, #12
 800156a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	4619      	mov	r1, r3
 8001570:	4806      	ldr	r0, [pc, #24]	@ (800158c <HAL_FSMC_MspInit+0x94>)
 8001572:	f001 fb13 	bl	8002b9c <HAL_GPIO_Init>
 8001576:	e000      	b.n	800157a <HAL_FSMC_MspInit+0x82>
    return;
 8001578:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	200000d8 	.word	0x200000d8
 8001584:	40023800 	.word	0x40023800
 8001588:	40021000 	.word	0x40021000
 800158c:	40020c00 	.word	0x40020c00

08001590 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001598:	f7ff ffae 	bl	80014f8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08c      	sub	sp, #48	@ 0x30
 80015a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015aa:	f107 031c 	add.w	r3, r7, #28
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]
 80015b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	61bb      	str	r3, [r7, #24]
 80015be:	4b63      	ldr	r3, [pc, #396]	@ (800174c <MX_GPIO_Init+0x1a8>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	4a62      	ldr	r2, [pc, #392]	@ (800174c <MX_GPIO_Init+0x1a8>)
 80015c4:	f043 0310 	orr.w	r3, r3, #16
 80015c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ca:	4b60      	ldr	r3, [pc, #384]	@ (800174c <MX_GPIO_Init+0x1a8>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	f003 0310 	and.w	r3, r3, #16
 80015d2:	61bb      	str	r3, [r7, #24]
 80015d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	4b5c      	ldr	r3, [pc, #368]	@ (800174c <MX_GPIO_Init+0x1a8>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	4a5b      	ldr	r2, [pc, #364]	@ (800174c <MX_GPIO_Init+0x1a8>)
 80015e0:	f043 0304 	orr.w	r3, r3, #4
 80015e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e6:	4b59      	ldr	r3, [pc, #356]	@ (800174c <MX_GPIO_Init+0x1a8>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	f003 0304 	and.w	r3, r3, #4
 80015ee:	617b      	str	r3, [r7, #20]
 80015f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	4b55      	ldr	r3, [pc, #340]	@ (800174c <MX_GPIO_Init+0x1a8>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	4a54      	ldr	r2, [pc, #336]	@ (800174c <MX_GPIO_Init+0x1a8>)
 80015fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001600:	6313      	str	r3, [r2, #48]	@ 0x30
 8001602:	4b52      	ldr	r3, [pc, #328]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	4b4e      	ldr	r3, [pc, #312]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	4a4d      	ldr	r2, [pc, #308]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001618:	f043 0308 	orr.w	r3, r3, #8
 800161c:	6313      	str	r3, [r2, #48]	@ 0x30
 800161e:	4b4b      	ldr	r3, [pc, #300]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	4b47      	ldr	r3, [pc, #284]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	4a46      	ldr	r2, [pc, #280]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001638:	6313      	str	r3, [r2, #48]	@ 0x30
 800163a:	4b44      	ldr	r3, [pc, #272]	@ (800174c <MX_GPIO_Init+0x1a8>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	607b      	str	r3, [r7, #4]
 800164a:	4b40      	ldr	r3, [pc, #256]	@ (800174c <MX_GPIO_Init+0x1a8>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	4a3f      	ldr	r2, [pc, #252]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6313      	str	r3, [r2, #48]	@ 0x30
 8001656:	4b3d      	ldr	r3, [pc, #244]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	603b      	str	r3, [r7, #0]
 8001666:	4b39      	ldr	r3, [pc, #228]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a38      	ldr	r2, [pc, #224]	@ (800174c <MX_GPIO_Init+0x1a8>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b36      	ldr	r3, [pc, #216]	@ (800174c <MX_GPIO_Init+0x1a8>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	603b      	str	r3, [r7, #0]
 800167c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	2170      	movs	r1, #112	@ 0x70
 8001682:	4833      	ldr	r0, [pc, #204]	@ (8001750 <MX_GPIO_Init+0x1ac>)
 8001684:	f001 fc26 	bl	8002ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800168e:	4831      	ldr	r0, [pc, #196]	@ (8001754 <MX_GPIO_Init+0x1b0>)
 8001690:	f001 fc20 	bl	8002ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8001694:	2200      	movs	r2, #0
 8001696:	2140      	movs	r1, #64	@ 0x40
 8001698:	482f      	ldr	r0, [pc, #188]	@ (8001758 <MX_GPIO_Init+0x1b4>)
 800169a:	f001 fc1b 	bl	8002ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016a4:	482d      	ldr	r0, [pc, #180]	@ (800175c <MX_GPIO_Init+0x1b8>)
 80016a6:	f001 fc15 	bl	8002ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2108      	movs	r1, #8
 80016ae:	482c      	ldr	r0, [pc, #176]	@ (8001760 <MX_GPIO_Init+0x1bc>)
 80016b0:	f001 fc10 	bl	8002ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin OUTPUT_Y0_Pin OUTPUT_Y1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 80016b4:	2370      	movs	r3, #112	@ 0x70
 80016b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b8:	2301      	movs	r3, #1
 80016ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c0:	2300      	movs	r3, #0
 80016c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016c4:	f107 031c 	add.w	r3, r7, #28
 80016c8:	4619      	mov	r1, r3
 80016ca:	4821      	ldr	r0, [pc, #132]	@ (8001750 <MX_GPIO_Init+0x1ac>)
 80016cc:	f001 fa66 	bl	8002b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80016d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d6:	2301      	movs	r3, #1
 80016d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016de:	2300      	movs	r3, #0
 80016e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80016e2:	f107 031c 	add.w	r3, r7, #28
 80016e6:	4619      	mov	r1, r3
 80016e8:	481a      	ldr	r0, [pc, #104]	@ (8001754 <MX_GPIO_Init+0x1b0>)
 80016ea:	f001 fa57 	bl	8002b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80016ee:	2340      	movs	r3, #64	@ 0x40
 80016f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f2:	2301      	movs	r3, #1
 80016f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fa:	2300      	movs	r3, #0
 80016fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 80016fe:	f107 031c 	add.w	r3, r7, #28
 8001702:	4619      	mov	r1, r3
 8001704:	4814      	ldr	r0, [pc, #80]	@ (8001758 <MX_GPIO_Init+0x1b4>)
 8001706:	f001 fa49 	bl	8002b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_BLK_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 800170a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800170e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001710:	2301      	movs	r3, #1
 8001712:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	4619      	mov	r1, r3
 8001722:	480e      	ldr	r0, [pc, #56]	@ (800175c <MX_GPIO_Init+0x1b8>)
 8001724:	f001 fa3a 	bl	8002b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001728:	2308      	movs	r3, #8
 800172a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172c:	2301      	movs	r3, #1
 800172e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2300      	movs	r3, #0
 8001736:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001738:	f107 031c 	add.w	r3, r7, #28
 800173c:	4619      	mov	r1, r3
 800173e:	4808      	ldr	r0, [pc, #32]	@ (8001760 <MX_GPIO_Init+0x1bc>)
 8001740:	f001 fa2c 	bl	8002b9c <HAL_GPIO_Init>

}
 8001744:	bf00      	nop
 8001746:	3730      	adds	r7, #48	@ 0x30
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40023800 	.word	0x40023800
 8001750:	40021000 	.word	0x40021000
 8001754:	40020800 	.word	0x40020800
 8001758:	40021800 	.word	0x40021800
 800175c:	40020000 	.word	0x40020000
 8001760:	40020c00 	.word	0x40020c00

08001764 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 800176e:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <LCD_WR_REG+0x1c>)
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	8013      	strh	r3, [r2, #0]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	600ffffe 	.word	0x600ffffe

08001784 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 800178e:	4a04      	ldr	r2, [pc, #16]	@ (80017a0 <LCD_WR_DATA+0x1c>)
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	8053      	strh	r3, [r2, #2]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	600ffffe 	.word	0x600ffffe

080017a4 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 80017aa:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <LCD_RD_DATA+0x20>)
 80017ac:	885b      	ldrh	r3, [r3, #2]
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	80fb      	strh	r3, [r7, #6]
	return ram;
 80017b2:	88fb      	ldrh	r3, [r7, #6]
 80017b4:	b29b      	uxth	r3, r3
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	600ffffe 	.word	0x600ffffe

080017c8 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80017c8:	b590      	push	{r4, r7, lr}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4604      	mov	r4, r0
 80017d0:	4608      	mov	r0, r1
 80017d2:	4611      	mov	r1, r2
 80017d4:	461a      	mov	r2, r3
 80017d6:	4623      	mov	r3, r4
 80017d8:	80fb      	strh	r3, [r7, #6]
 80017da:	4603      	mov	r3, r0
 80017dc:	80bb      	strh	r3, [r7, #4]
 80017de:	460b      	mov	r3, r1
 80017e0:	807b      	strh	r3, [r7, #2]
 80017e2:	4613      	mov	r3, r2
 80017e4:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 80017e6:	202a      	movs	r0, #42	@ 0x2a
 80017e8:	f7ff ffbc 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	0a1b      	lsrs	r3, r3, #8
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff ffc6 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 80017f8:	88fb      	ldrh	r3, [r7, #6]
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff ffc0 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	0a1b      	lsrs	r3, r3, #8
 8001808:	b29b      	uxth	r3, r3
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff ffba 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8001810:	887b      	ldrh	r3, [r7, #2]
 8001812:	b2db      	uxtb	r3, r3
 8001814:	b29b      	uxth	r3, r3
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff ffb4 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 800181c:	202b      	movs	r0, #43	@ 0x2b
 800181e:	f7ff ffa1 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8001822:	88bb      	ldrh	r3, [r7, #4]
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	b29b      	uxth	r3, r3
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ffab 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 800182e:	88bb      	ldrh	r3, [r7, #4]
 8001830:	b2db      	uxtb	r3, r3
 8001832:	b29b      	uxth	r3, r3
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ffa5 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 800183a:	883b      	ldrh	r3, [r7, #0]
 800183c:	0a1b      	lsrs	r3, r3, #8
 800183e:	b29b      	uxth	r3, r3
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff9f 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8001846:	883b      	ldrh	r3, [r7, #0]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	b29b      	uxth	r3, r3
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff ff99 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8001852:	202c      	movs	r0, #44	@ 0x2c
 8001854:	f7ff ff86 	bl	8001764 <LCD_WR_REG>
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	bd90      	pop	{r4, r7, pc}

08001860 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 800186a:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <lcd_clear+0x60>)
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	3b01      	subs	r3, #1
 8001870:	b29a      	uxth	r2, r3
 8001872:	4b13      	ldr	r3, [pc, #76]	@ (80018c0 <lcd_clear+0x60>)
 8001874:	885b      	ldrh	r3, [r3, #2]
 8001876:	3b01      	subs	r3, #1
 8001878:	b29b      	uxth	r3, r3
 800187a:	2100      	movs	r1, #0
 800187c:	2000      	movs	r0, #0
 800187e:	f7ff ffa3 	bl	80017c8 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8001882:	2300      	movs	r3, #0
 8001884:	81fb      	strh	r3, [r7, #14]
 8001886:	e011      	b.n	80018ac <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8001888:	2300      	movs	r3, #0
 800188a:	81bb      	strh	r3, [r7, #12]
 800188c:	e006      	b.n	800189c <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 800188e:	88fb      	ldrh	r3, [r7, #6]
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff ff77 	bl	8001784 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8001896:	89bb      	ldrh	r3, [r7, #12]
 8001898:	3301      	adds	r3, #1
 800189a:	81bb      	strh	r3, [r7, #12]
 800189c:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <lcd_clear+0x60>)
 800189e:	885b      	ldrh	r3, [r3, #2]
 80018a0:	89ba      	ldrh	r2, [r7, #12]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d3f3      	bcc.n	800188e <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 80018a6:	89fb      	ldrh	r3, [r7, #14]
 80018a8:	3301      	adds	r3, #1
 80018aa:	81fb      	strh	r3, [r7, #14]
 80018ac:	4b04      	ldr	r3, [pc, #16]	@ (80018c0 <lcd_clear+0x60>)
 80018ae:	881b      	ldrh	r3, [r3, #0]
 80018b0:	89fa      	ldrh	r2, [r7, #14]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d3e8      	bcc.n	8001888 <lcd_clear+0x28>
		}
	}
}
 80018b6:	bf00      	nop
 80018b8:	bf00      	nop
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	200000dc 	.word	0x200000dc

080018c4 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 80018c4:	b590      	push	{r4, r7, lr}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4604      	mov	r4, r0
 80018cc:	4608      	mov	r0, r1
 80018ce:	4611      	mov	r1, r2
 80018d0:	461a      	mov	r2, r3
 80018d2:	4623      	mov	r3, r4
 80018d4:	80fb      	strh	r3, [r7, #6]
 80018d6:	4603      	mov	r3, r0
 80018d8:	80bb      	strh	r3, [r7, #4]
 80018da:	460b      	mov	r3, r1
 80018dc:	807b      	strh	r3, [r7, #2]
 80018de:	4613      	mov	r3, r2
 80018e0:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 80018e2:	887b      	ldrh	r3, [r7, #2]
 80018e4:	3b01      	subs	r3, #1
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	883b      	ldrh	r3, [r7, #0]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	88b9      	ldrh	r1, [r7, #4]
 80018f0:	88f8      	ldrh	r0, [r7, #6]
 80018f2:	f7ff ff69 	bl	80017c8 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 80018f6:	88bb      	ldrh	r3, [r7, #4]
 80018f8:	81fb      	strh	r3, [r7, #14]
 80018fa:	e010      	b.n	800191e <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 80018fc:	88fb      	ldrh	r3, [r7, #6]
 80018fe:	81bb      	strh	r3, [r7, #12]
 8001900:	e006      	b.n	8001910 <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 8001902:	8c3b      	ldrh	r3, [r7, #32]
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff3d 	bl	8001784 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 800190a:	89bb      	ldrh	r3, [r7, #12]
 800190c:	3301      	adds	r3, #1
 800190e:	81bb      	strh	r3, [r7, #12]
 8001910:	89ba      	ldrh	r2, [r7, #12]
 8001912:	887b      	ldrh	r3, [r7, #2]
 8001914:	429a      	cmp	r2, r3
 8001916:	d3f4      	bcc.n	8001902 <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8001918:	89fb      	ldrh	r3, [r7, #14]
 800191a:	3301      	adds	r3, #1
 800191c:	81fb      	strh	r3, [r7, #14]
 800191e:	89fa      	ldrh	r2, [r7, #14]
 8001920:	883b      	ldrh	r3, [r7, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d3ea      	bcc.n	80018fc <lcd_fill+0x38>
		}
	}
}
 8001926:	bf00      	nop
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	bd90      	pop	{r4, r7, pc}

08001930 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	80fb      	strh	r3, [r7, #6]
 800193a:	460b      	mov	r3, r1
 800193c:	80bb      	strh	r3, [r7, #4]
 800193e:	4613      	mov	r3, r2
 8001940:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8001942:	88bb      	ldrh	r3, [r7, #4]
 8001944:	88fa      	ldrh	r2, [r7, #6]
 8001946:	88b9      	ldrh	r1, [r7, #4]
 8001948:	88f8      	ldrh	r0, [r7, #6]
 800194a:	f7ff ff3d 	bl	80017c8 <lcd_set_address>
	LCD_WR_DATA(color);
 800194e:	887b      	ldrh	r3, [r7, #2]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff ff17 	bl	8001784 <LCD_WR_DATA>
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8001960:	b590      	push	{r4, r7, lr}
 8001962:	b087      	sub	sp, #28
 8001964:	af00      	add	r7, sp, #0
 8001966:	4604      	mov	r4, r0
 8001968:	4608      	mov	r0, r1
 800196a:	4611      	mov	r1, r2
 800196c:	461a      	mov	r2, r3
 800196e:	4623      	mov	r3, r4
 8001970:	80fb      	strh	r3, [r7, #6]
 8001972:	4603      	mov	r3, r0
 8001974:	80bb      	strh	r3, [r7, #4]
 8001976:	460b      	mov	r3, r1
 8001978:	70fb      	strb	r3, [r7, #3]
 800197a:	4613      	mov	r3, r2
 800197c:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8001982:	88fb      	ldrh	r3, [r7, #6]
 8001984:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8001986:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800198a:	085b      	lsrs	r3, r3, #1
 800198c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	08db      	lsrs	r3, r3, #3
 8001992:	b2db      	uxtb	r3, r3
 8001994:	461a      	mov	r2, r3
 8001996:	7bfb      	ldrb	r3, [r7, #15]
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	b2db      	uxtb	r3, r3
 800199e:	2b00      	cmp	r3, #0
 80019a0:	bf14      	ite	ne
 80019a2:	2301      	movne	r3, #1
 80019a4:	2300      	moveq	r3, #0
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	4413      	add	r3, r2
 80019aa:	b29a      	uxth	r2, r3
 80019ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	fb12 f303 	smulbb	r3, r2, r3
 80019b6:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 80019b8:	78fb      	ldrb	r3, [r7, #3]
 80019ba:	3b20      	subs	r3, #32
 80019bc:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	4413      	add	r3, r2
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	3b01      	subs	r3, #1
 80019ca:	b29c      	uxth	r4, r3
 80019cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	88bb      	ldrh	r3, [r7, #4]
 80019d4:	4413      	add	r3, r2
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	3b01      	subs	r3, #1
 80019da:	b29b      	uxth	r3, r3
 80019dc:	88b9      	ldrh	r1, [r7, #4]
 80019de:	88f8      	ldrh	r0, [r7, #6]
 80019e0:	4622      	mov	r2, r4
 80019e2:	f7ff fef1 	bl	80017c8 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 80019e6:	2300      	movs	r3, #0
 80019e8:	827b      	strh	r3, [r7, #18]
 80019ea:	e07a      	b.n	8001ae2 <lcd_show_char+0x182>
		if (sizey == 12)
 80019ec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019f0:	2b0c      	cmp	r3, #12
 80019f2:	d028      	beq.n	8001a46 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 80019f4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019f8:	2b10      	cmp	r3, #16
 80019fa:	d108      	bne.n	8001a0e <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 80019fc:	78fa      	ldrb	r2, [r7, #3]
 80019fe:	8a7b      	ldrh	r3, [r7, #18]
 8001a00:	493c      	ldr	r1, [pc, #240]	@ (8001af4 <lcd_show_char+0x194>)
 8001a02:	0112      	lsls	r2, r2, #4
 8001a04:	440a      	add	r2, r1
 8001a06:	4413      	add	r3, r2
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	75fb      	strb	r3, [r7, #23]
 8001a0c:	e01b      	b.n	8001a46 <lcd_show_char+0xe6>
		else if (sizey == 24)
 8001a0e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a12:	2b18      	cmp	r3, #24
 8001a14:	d10b      	bne.n	8001a2e <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8001a16:	78fa      	ldrb	r2, [r7, #3]
 8001a18:	8a79      	ldrh	r1, [r7, #18]
 8001a1a:	4837      	ldr	r0, [pc, #220]	@ (8001af8 <lcd_show_char+0x198>)
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	4413      	add	r3, r2
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	4403      	add	r3, r0
 8001a26:	440b      	add	r3, r1
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	75fb      	strb	r3, [r7, #23]
 8001a2c:	e00b      	b.n	8001a46 <lcd_show_char+0xe6>
		else if (sizey == 32)
 8001a2e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a32:	2b20      	cmp	r3, #32
 8001a34:	d15a      	bne.n	8001aec <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8001a36:	78fa      	ldrb	r2, [r7, #3]
 8001a38:	8a7b      	ldrh	r3, [r7, #18]
 8001a3a:	4930      	ldr	r1, [pc, #192]	@ (8001afc <lcd_show_char+0x19c>)
 8001a3c:	0192      	lsls	r2, r2, #6
 8001a3e:	440a      	add	r2, r1
 8001a40:	4413      	add	r3, r2
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8001a46:	2300      	movs	r3, #0
 8001a48:	75bb      	strb	r3, [r7, #22]
 8001a4a:	e044      	b.n	8001ad6 <lcd_show_char+0x176>
			if (!mode) {
 8001a4c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d120      	bne.n	8001a96 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8001a54:	7dfa      	ldrb	r2, [r7, #23]
 8001a56:	7dbb      	ldrb	r3, [r7, #22]
 8001a58:	fa42 f303 	asr.w	r3, r2, r3
 8001a5c:	f003 0301 	and.w	r3, r3, #1
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d004      	beq.n	8001a6e <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8001a64:	883b      	ldrh	r3, [r7, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff fe8c 	bl	8001784 <LCD_WR_DATA>
 8001a6c:	e003      	b.n	8001a76 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8001a6e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff fe87 	bl	8001784 <LCD_WR_DATA>
				m++;
 8001a76:	7d7b      	ldrb	r3, [r7, #21]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8001a7c:	7d7b      	ldrb	r3, [r7, #21]
 8001a7e:	7bfa      	ldrb	r2, [r7, #15]
 8001a80:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a84:	fb01 f202 	mul.w	r2, r1, r2
 8001a88:	1a9b      	subs	r3, r3, r2
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d11f      	bne.n	8001ad0 <lcd_show_char+0x170>
					m = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	757b      	strb	r3, [r7, #21]
					break;
 8001a94:	e022      	b.n	8001adc <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8001a96:	7dfa      	ldrb	r2, [r7, #23]
 8001a98:	7dbb      	ldrb	r3, [r7, #22]
 8001a9a:	fa42 f303 	asr.w	r3, r2, r3
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d005      	beq.n	8001ab2 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8001aa6:	883a      	ldrh	r2, [r7, #0]
 8001aa8:	88b9      	ldrh	r1, [r7, #4]
 8001aaa:	88fb      	ldrh	r3, [r7, #6]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff ff3f 	bl	8001930 <lcd_draw_point>
				x++;
 8001ab2:	88fb      	ldrh	r3, [r7, #6]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8001ab8:	88fa      	ldrh	r2, [r7, #6]
 8001aba:	8a3b      	ldrh	r3, [r7, #16]
 8001abc:	1ad2      	subs	r2, r2, r3
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d105      	bne.n	8001ad0 <lcd_show_char+0x170>
					x = x0;
 8001ac4:	8a3b      	ldrh	r3, [r7, #16]
 8001ac6:	80fb      	strh	r3, [r7, #6]
					y++;
 8001ac8:	88bb      	ldrh	r3, [r7, #4]
 8001aca:	3301      	adds	r3, #1
 8001acc:	80bb      	strh	r3, [r7, #4]
					break;
 8001ace:	e005      	b.n	8001adc <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8001ad0:	7dbb      	ldrb	r3, [r7, #22]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	75bb      	strb	r3, [r7, #22]
 8001ad6:	7dbb      	ldrb	r3, [r7, #22]
 8001ad8:	2b07      	cmp	r3, #7
 8001ada:	d9b7      	bls.n	8001a4c <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8001adc:	8a7b      	ldrh	r3, [r7, #18]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	827b      	strh	r3, [r7, #18]
 8001ae2:	8a7a      	ldrh	r2, [r7, #18]
 8001ae4:	89bb      	ldrh	r3, [r7, #12]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d380      	bcc.n	80019ec <lcd_show_char+0x8c>
 8001aea:	e000      	b.n	8001aee <lcd_show_char+0x18e>
			return;
 8001aec:	bf00      	nop
				}
			}
		}
	}
}
 8001aee:	371c      	adds	r7, #28
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd90      	pop	{r4, r7, pc}
 8001af4:	08004fb8 	.word	0x08004fb8
 8001af8:	080055a8 	.word	0x080055a8
 8001afc:	08006778 	.word	0x08006778

08001b00 <lcd_show_picture>:
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
	}
}

void lcd_show_picture(uint16_t x, uint16_t y, uint16_t length, uint16_t width,
		const uint8_t pic[]) {
 8001b00:	b590      	push	{r4, r7, lr}
 8001b02:	b087      	sub	sp, #28
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4604      	mov	r4, r0
 8001b08:	4608      	mov	r0, r1
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4623      	mov	r3, r4
 8001b10:	80fb      	strh	r3, [r7, #6]
 8001b12:	4603      	mov	r3, r0
 8001b14:	80bb      	strh	r3, [r7, #4]
 8001b16:	460b      	mov	r3, r1
 8001b18:	807b      	strh	r3, [r7, #2]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	803b      	strh	r3, [r7, #0]
	uint8_t picH, picL;
	uint16_t i, j;
	uint32_t k = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	613b      	str	r3, [r7, #16]
	lcd_set_address(x, y, x + length - 1, y + width - 1);
 8001b22:	88fa      	ldrh	r2, [r7, #6]
 8001b24:	887b      	ldrh	r3, [r7, #2]
 8001b26:	4413      	add	r3, r2
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	b29c      	uxth	r4, r3
 8001b2e:	88ba      	ldrh	r2, [r7, #4]
 8001b30:	883b      	ldrh	r3, [r7, #0]
 8001b32:	4413      	add	r3, r2
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	3b01      	subs	r3, #1
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	88b9      	ldrh	r1, [r7, #4]
 8001b3c:	88f8      	ldrh	r0, [r7, #6]
 8001b3e:	4622      	mov	r2, r4
 8001b40:	f7ff fe42 	bl	80017c8 <lcd_set_address>
	for (i = 0; i < length; i++) {
 8001b44:	2300      	movs	r3, #0
 8001b46:	82fb      	strh	r3, [r7, #22]
 8001b48:	e028      	b.n	8001b9c <lcd_show_picture+0x9c>
		for (j = 0; j < width; j++) {
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	82bb      	strh	r3, [r7, #20]
 8001b4e:	e01e      	b.n	8001b8e <lcd_show_picture+0x8e>
			picH = pic[k * 2];
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b56:	4413      	add	r3, r2
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	73fb      	strb	r3, [r7, #15]
			picL = pic[k * 2 + 1];
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	3301      	adds	r3, #1
 8001b62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b64:	4413      	add	r3, r2
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH << 8 | picL);
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
 8001b6c:	b21b      	sxth	r3, r3
 8001b6e:	021b      	lsls	r3, r3, #8
 8001b70:	b21a      	sxth	r2, r3
 8001b72:	7bbb      	ldrb	r3, [r7, #14]
 8001b74:	b21b      	sxth	r3, r3
 8001b76:	4313      	orrs	r3, r2
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff fe01 	bl	8001784 <LCD_WR_DATA>
			k++;
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	3301      	adds	r3, #1
 8001b86:	613b      	str	r3, [r7, #16]
		for (j = 0; j < width; j++) {
 8001b88:	8abb      	ldrh	r3, [r7, #20]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	82bb      	strh	r3, [r7, #20]
 8001b8e:	8aba      	ldrh	r2, [r7, #20]
 8001b90:	883b      	ldrh	r3, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d3dc      	bcc.n	8001b50 <lcd_show_picture+0x50>
	for (i = 0; i < length; i++) {
 8001b96:	8afb      	ldrh	r3, [r7, #22]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	82fb      	strh	r3, [r7, #22]
 8001b9c:	8afa      	ldrh	r2, [r7, #22]
 8001b9e:	887b      	ldrh	r3, [r7, #2]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d3d2      	bcc.n	8001b4a <lcd_show_picture+0x4a>
		}
	}
}
 8001ba4:	bf00      	nop
 8001ba6:	bf00      	nop
 8001ba8:	371c      	adds	r7, #28
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd90      	pop	{r4, r7, pc}
	...

08001bb0 <lcd_set_direction>:

void lcd_set_direction(uint8_t dir) {
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d007      	beq.n	8001bd6 <lcd_set_direction+0x26>
		lcddev.width = 320;
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf0 <lcd_set_direction+0x40>)
 8001bc8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001bcc:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8001bce:	4b08      	ldr	r3, [pc, #32]	@ (8001bf0 <lcd_set_direction+0x40>)
 8001bd0:	22f0      	movs	r2, #240	@ 0xf0
 8001bd2:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8001bd4:	e006      	b.n	8001be4 <lcd_set_direction+0x34>
		lcddev.width = 240;
 8001bd6:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <lcd_set_direction+0x40>)
 8001bd8:	22f0      	movs	r2, #240	@ 0xf0
 8001bda:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8001bdc:	4b04      	ldr	r3, [pc, #16]	@ (8001bf0 <lcd_set_direction+0x40>)
 8001bde:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001be2:	805a      	strh	r2, [r3, #2]
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	200000dc 	.word	0x200000dc

08001bf4 <lcd_init>:

void lcd_init(void) {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bfe:	48aa      	ldr	r0, [pc, #680]	@ (8001ea8 <lcd_init+0x2b4>)
 8001c00:	f001 f968 	bl	8002ed4 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c08:	f000 fe92 	bl	8002930 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c12:	48a5      	ldr	r0, [pc, #660]	@ (8001ea8 <lcd_init+0x2b4>)
 8001c14:	f001 f95e 	bl	8002ed4 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c18:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c1c:	f000 fe88 	bl	8002930 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8001c20:	2000      	movs	r0, #0
 8001c22:	f7ff ffc5 	bl	8001bb0 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8001c26:	20d3      	movs	r0, #211	@ 0xd3
 8001c28:	f7ff fd9c 	bl	8001764 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8001c2c:	f7ff fdba 	bl	80017a4 <LCD_RD_DATA>
 8001c30:	4603      	mov	r3, r0
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b9d      	ldr	r3, [pc, #628]	@ (8001eac <lcd_init+0x2b8>)
 8001c36:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001c38:	f7ff fdb4 	bl	80017a4 <LCD_RD_DATA>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b9a      	ldr	r3, [pc, #616]	@ (8001eac <lcd_init+0x2b8>)
 8001c42:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001c44:	f7ff fdae 	bl	80017a4 <LCD_RD_DATA>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4b97      	ldr	r3, [pc, #604]	@ (8001eac <lcd_init+0x2b8>)
 8001c4e:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8001c50:	4b96      	ldr	r3, [pc, #600]	@ (8001eac <lcd_init+0x2b8>)
 8001c52:	889b      	ldrh	r3, [r3, #4]
 8001c54:	021b      	lsls	r3, r3, #8
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	4b94      	ldr	r3, [pc, #592]	@ (8001eac <lcd_init+0x2b8>)
 8001c5a:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8001c5c:	f7ff fda2 	bl	80017a4 <LCD_RD_DATA>
 8001c60:	4603      	mov	r3, r0
 8001c62:	461a      	mov	r2, r3
 8001c64:	4b91      	ldr	r3, [pc, #580]	@ (8001eac <lcd_init+0x2b8>)
 8001c66:	889b      	ldrh	r3, [r3, #4]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	4b8f      	ldr	r3, [pc, #572]	@ (8001eac <lcd_init+0x2b8>)
 8001c6e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001c70:	20cf      	movs	r0, #207	@ 0xcf
 8001c72:	f7ff fd77 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c76:	2000      	movs	r0, #0
 8001c78:	f7ff fd84 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001c7c:	20c1      	movs	r0, #193	@ 0xc1
 8001c7e:	f7ff fd81 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001c82:	2030      	movs	r0, #48	@ 0x30
 8001c84:	f7ff fd7e 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001c88:	20ed      	movs	r0, #237	@ 0xed
 8001c8a:	f7ff fd6b 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001c8e:	2064      	movs	r0, #100	@ 0x64
 8001c90:	f7ff fd78 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001c94:	2003      	movs	r0, #3
 8001c96:	f7ff fd75 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001c9a:	2012      	movs	r0, #18
 8001c9c:	f7ff fd72 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001ca0:	2081      	movs	r0, #129	@ 0x81
 8001ca2:	f7ff fd6f 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001ca6:	20e8      	movs	r0, #232	@ 0xe8
 8001ca8:	f7ff fd5c 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001cac:	2085      	movs	r0, #133	@ 0x85
 8001cae:	f7ff fd69 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001cb2:	2010      	movs	r0, #16
 8001cb4:	f7ff fd66 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001cb8:	207a      	movs	r0, #122	@ 0x7a
 8001cba:	f7ff fd63 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001cbe:	20cb      	movs	r0, #203	@ 0xcb
 8001cc0:	f7ff fd50 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001cc4:	2039      	movs	r0, #57	@ 0x39
 8001cc6:	f7ff fd5d 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001cca:	202c      	movs	r0, #44	@ 0x2c
 8001ccc:	f7ff fd5a 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f7ff fd57 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001cd6:	2034      	movs	r0, #52	@ 0x34
 8001cd8:	f7ff fd54 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001cdc:	2002      	movs	r0, #2
 8001cde:	f7ff fd51 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001ce2:	20f7      	movs	r0, #247	@ 0xf7
 8001ce4:	f7ff fd3e 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001ce8:	2020      	movs	r0, #32
 8001cea:	f7ff fd4b 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001cee:	20ea      	movs	r0, #234	@ 0xea
 8001cf0:	f7ff fd38 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	f7ff fd45 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f7ff fd42 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001d00:	20c0      	movs	r0, #192	@ 0xc0
 8001d02:	f7ff fd2f 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001d06:	201b      	movs	r0, #27
 8001d08:	f7ff fd3c 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001d0c:	20c1      	movs	r0, #193	@ 0xc1
 8001d0e:	f7ff fd29 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001d12:	2001      	movs	r0, #1
 8001d14:	f7ff fd36 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001d18:	20c5      	movs	r0, #197	@ 0xc5
 8001d1a:	f7ff fd23 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001d1e:	2030      	movs	r0, #48	@ 0x30
 8001d20:	f7ff fd30 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001d24:	2030      	movs	r0, #48	@ 0x30
 8001d26:	f7ff fd2d 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001d2a:	20c7      	movs	r0, #199	@ 0xc7
 8001d2c:	f7ff fd1a 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001d30:	20b7      	movs	r0, #183	@ 0xb7
 8001d32:	f7ff fd27 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001d36:	2036      	movs	r0, #54	@ 0x36
 8001d38:	f7ff fd14 	bl	8001764 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8001d3c:	2008      	movs	r0, #8
 8001d3e:	f7ff fd21 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001d42:	203a      	movs	r0, #58	@ 0x3a
 8001d44:	f7ff fd0e 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001d48:	2055      	movs	r0, #85	@ 0x55
 8001d4a:	f7ff fd1b 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001d4e:	20b1      	movs	r0, #177	@ 0xb1
 8001d50:	f7ff fd08 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d54:	2000      	movs	r0, #0
 8001d56:	f7ff fd15 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001d5a:	201a      	movs	r0, #26
 8001d5c:	f7ff fd12 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001d60:	20b6      	movs	r0, #182	@ 0xb6
 8001d62:	f7ff fcff 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001d66:	200a      	movs	r0, #10
 8001d68:	f7ff fd0c 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001d6c:	20a2      	movs	r0, #162	@ 0xa2
 8001d6e:	f7ff fd09 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001d72:	20f2      	movs	r0, #242	@ 0xf2
 8001d74:	f7ff fcf6 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d78:	2000      	movs	r0, #0
 8001d7a:	f7ff fd03 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001d7e:	2026      	movs	r0, #38	@ 0x26
 8001d80:	f7ff fcf0 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001d84:	2001      	movs	r0, #1
 8001d86:	f7ff fcfd 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001d8a:	20e0      	movs	r0, #224	@ 0xe0
 8001d8c:	f7ff fcea 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001d90:	200f      	movs	r0, #15
 8001d92:	f7ff fcf7 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001d96:	202a      	movs	r0, #42	@ 0x2a
 8001d98:	f7ff fcf4 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001d9c:	2028      	movs	r0, #40	@ 0x28
 8001d9e:	f7ff fcf1 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001da2:	2008      	movs	r0, #8
 8001da4:	f7ff fcee 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001da8:	200e      	movs	r0, #14
 8001daa:	f7ff fceb 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001dae:	2008      	movs	r0, #8
 8001db0:	f7ff fce8 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001db4:	2054      	movs	r0, #84	@ 0x54
 8001db6:	f7ff fce5 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001dba:	20a9      	movs	r0, #169	@ 0xa9
 8001dbc:	f7ff fce2 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001dc0:	2043      	movs	r0, #67	@ 0x43
 8001dc2:	f7ff fcdf 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001dc6:	200a      	movs	r0, #10
 8001dc8:	f7ff fcdc 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001dcc:	200f      	movs	r0, #15
 8001dce:	f7ff fcd9 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f7ff fcd6 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f7ff fcd3 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7ff fcd0 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001de4:	2000      	movs	r0, #0
 8001de6:	f7ff fccd 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001dea:	20e1      	movs	r0, #225	@ 0xe1
 8001dec:	f7ff fcba 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001df0:	2000      	movs	r0, #0
 8001df2:	f7ff fcc7 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001df6:	2015      	movs	r0, #21
 8001df8:	f7ff fcc4 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001dfc:	2017      	movs	r0, #23
 8001dfe:	f7ff fcc1 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001e02:	2007      	movs	r0, #7
 8001e04:	f7ff fcbe 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001e08:	2011      	movs	r0, #17
 8001e0a:	f7ff fcbb 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001e0e:	2006      	movs	r0, #6
 8001e10:	f7ff fcb8 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001e14:	202b      	movs	r0, #43	@ 0x2b
 8001e16:	f7ff fcb5 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001e1a:	2056      	movs	r0, #86	@ 0x56
 8001e1c:	f7ff fcb2 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001e20:	203c      	movs	r0, #60	@ 0x3c
 8001e22:	f7ff fcaf 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001e26:	2005      	movs	r0, #5
 8001e28:	f7ff fcac 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001e2c:	2010      	movs	r0, #16
 8001e2e:	f7ff fca9 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e32:	200f      	movs	r0, #15
 8001e34:	f7ff fca6 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001e38:	203f      	movs	r0, #63	@ 0x3f
 8001e3a:	f7ff fca3 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001e3e:	203f      	movs	r0, #63	@ 0x3f
 8001e40:	f7ff fca0 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e44:	200f      	movs	r0, #15
 8001e46:	f7ff fc9d 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001e4a:	202b      	movs	r0, #43	@ 0x2b
 8001e4c:	f7ff fc8a 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e50:	2000      	movs	r0, #0
 8001e52:	f7ff fc97 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e56:	2000      	movs	r0, #0
 8001e58:	f7ff fc94 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001e5c:	2001      	movs	r0, #1
 8001e5e:	f7ff fc91 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001e62:	203f      	movs	r0, #63	@ 0x3f
 8001e64:	f7ff fc8e 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001e68:	202a      	movs	r0, #42	@ 0x2a
 8001e6a:	f7ff fc7b 	bl	8001764 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f7ff fc88 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e74:	2000      	movs	r0, #0
 8001e76:	f7ff fc85 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f7ff fc82 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001e80:	20ef      	movs	r0, #239	@ 0xef
 8001e82:	f7ff fc7f 	bl	8001784 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 8001e86:	2011      	movs	r0, #17
 8001e88:	f7ff fc6c 	bl	8001764 <LCD_WR_REG>
	HAL_Delay(120);
 8001e8c:	2078      	movs	r0, #120	@ 0x78
 8001e8e:	f000 fd4f 	bl	8002930 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 8001e92:	2029      	movs	r0, #41	@ 0x29
 8001e94:	f7ff fc66 	bl	8001764 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e9e:	4804      	ldr	r0, [pc, #16]	@ (8001eb0 <lcd_init+0x2bc>)
 8001ea0:	f001 f818 	bl	8002ed4 <HAL_GPIO_WritePin>
}
 8001ea4:	bf00      	nop
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40020800 	.word	0x40020800
 8001eac:	200000dc 	.word	0x200000dc
 8001eb0:	40020000 	.word	0x40020000

08001eb4 <lcd_show_string>:
		}
	}
}

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001eb4:	b590      	push	{r4, r7, lr}
 8001eb6:	b08b      	sub	sp, #44	@ 0x2c
 8001eb8:	af04      	add	r7, sp, #16
 8001eba:	60ba      	str	r2, [r7, #8]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	81fb      	strh	r3, [r7, #14]
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	81bb      	strh	r3, [r7, #12]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8001eca:	89fb      	ldrh	r3, [r7, #14]
 8001ecc:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 8001ed2:	e048      	b.n	8001f66 <lcd_show_string+0xb2>
		if (!bHz) {
 8001ed4:	7dfb      	ldrb	r3, [r7, #23]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d145      	bne.n	8001f66 <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8001eda:	89fa      	ldrh	r2, [r7, #14]
 8001edc:	4b26      	ldr	r3, [pc, #152]	@ (8001f78 <lcd_show_string+0xc4>)
 8001ede:	881b      	ldrh	r3, [r3, #0]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ee6:	085b      	lsrs	r3, r3, #1
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	1acb      	subs	r3, r1, r3
 8001eec:	429a      	cmp	r2, r3
 8001eee:	dc3f      	bgt.n	8001f70 <lcd_show_string+0xbc>
 8001ef0:	89ba      	ldrh	r2, [r7, #12]
 8001ef2:	4b21      	ldr	r3, [pc, #132]	@ (8001f78 <lcd_show_string+0xc4>)
 8001ef4:	885b      	ldrh	r3, [r3, #2]
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001efc:	1acb      	subs	r3, r1, r3
 8001efe:	429a      	cmp	r2, r3
 8001f00:	dc36      	bgt.n	8001f70 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	2b80      	cmp	r3, #128	@ 0x80
 8001f08:	d902      	bls.n	8001f10 <lcd_show_string+0x5c>
				bHz = 1;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	75fb      	strb	r3, [r7, #23]
 8001f0e:	e02a      	b.n	8001f66 <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b0d      	cmp	r3, #13
 8001f16:	d10b      	bne.n	8001f30 <lcd_show_string+0x7c>
					y += sizey;
 8001f18:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	89bb      	ldrh	r3, [r7, #12]
 8001f20:	4413      	add	r3, r2
 8001f22:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8001f24:	8abb      	ldrh	r3, [r7, #20]
 8001f26:	81fb      	strh	r3, [r7, #14]
					str++;
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	e017      	b.n	8001f60 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	781a      	ldrb	r2, [r3, #0]
 8001f34:	88fc      	ldrh	r4, [r7, #6]
 8001f36:	89b9      	ldrh	r1, [r7, #12]
 8001f38:	89f8      	ldrh	r0, [r7, #14]
 8001f3a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f3e:	9302      	str	r3, [sp, #8]
 8001f40:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	4623      	mov	r3, r4
 8001f4c:	f7ff fd08 	bl	8001960 <lcd_show_char>
					x += sizey / 2;
 8001f50:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001f54:	085b      	lsrs	r3, r3, #1
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	461a      	mov	r2, r3
 8001f5a:	89fb      	ldrh	r3, [r7, #14]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	3301      	adds	r3, #1
 8001f64:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1b2      	bne.n	8001ed4 <lcd_show_string+0x20>
 8001f6e:	e000      	b.n	8001f72 <lcd_show_string+0xbe>
				return;
 8001f70:	bf00      	nop
			}
		}
	}
}
 8001f72:	371c      	adds	r7, #28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd90      	pop	{r4, r7, pc}
 8001f78:	200000dc 	.word	0x200000dc

08001f7c <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08a      	sub	sp, #40	@ 0x28
 8001f80:	af04      	add	r7, sp, #16
 8001f82:	60ba      	str	r2, [r7, #8]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4603      	mov	r3, r0
 8001f88:	81fb      	strh	r3, [r7, #14]
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	81bb      	strh	r3, [r7, #12]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 8001f92:	68b8      	ldr	r0, [r7, #8]
 8001f94:	f7fe f918 	bl	80001c8 <strlen>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 8001f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <lcd_show_string_center+0x60>)
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	8afb      	ldrh	r3, [r7, #22]
 8001fa4:	00db      	lsls	r3, r3, #3
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	0fda      	lsrs	r2, r3, #31
 8001faa:	4413      	add	r3, r2
 8001fac:	105b      	asrs	r3, r3, #1
 8001fae:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 8001fb0:	89fa      	ldrh	r2, [r7, #14]
 8001fb2:	8abb      	ldrh	r3, [r7, #20]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	b298      	uxth	r0, r3
 8001fb8:	88fa      	ldrh	r2, [r7, #6]
 8001fba:	89b9      	ldrh	r1, [r7, #12]
 8001fbc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001fc0:	9302      	str	r3, [sp, #8]
 8001fc2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001fc6:	9301      	str	r3, [sp, #4]
 8001fc8:	8c3b      	ldrh	r3, [r7, #32]
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	f7ff ff70 	bl	8001eb4 <lcd_show_string>
}
 8001fd4:	bf00      	nop
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	200000dc 	.word	0x200000dc

08001fe0 <led_7seg_init>:
/**
 * @brief  	Init led 7 segment
 * @param  	None
 * @retval 	None
 */
void led_7seg_init() {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	2140      	movs	r1, #64	@ 0x40
 8001fe8:	4802      	ldr	r0, [pc, #8]	@ (8001ff4 <led_7seg_init+0x14>)
 8001fea:	f000 ff73 	bl	8002ed4 <HAL_GPIO_WritePin>
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40021800 	.word	0x40021800

08001ff8 <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt
 * @retval 	None
 */
void led_7seg_display() {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001ffc:	4b40      	ldr	r3, [pc, #256]	@ (8002100 <led_7seg_display+0x108>)
 8001ffe:	881b      	ldrh	r3, [r3, #0]
 8002000:	b2db      	uxtb	r3, r3
 8002002:	b29a      	uxth	r2, r3
 8002004:	4b3e      	ldr	r3, [pc, #248]	@ (8002100 <led_7seg_display+0x108>)
 8002006:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 8002008:	4b3e      	ldr	r3, [pc, #248]	@ (8002104 <led_7seg_display+0x10c>)
 800200a:	881b      	ldrh	r3, [r3, #0]
 800200c:	461a      	mov	r2, r3
 800200e:	4b3e      	ldr	r3, [pc, #248]	@ (8002108 <led_7seg_display+0x110>)
 8002010:	5c9b      	ldrb	r3, [r3, r2]
 8002012:	b21b      	sxth	r3, r3
 8002014:	021b      	lsls	r3, r3, #8
 8002016:	b21a      	sxth	r2, r3
 8002018:	4b39      	ldr	r3, [pc, #228]	@ (8002100 <led_7seg_display+0x108>)
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	b21b      	sxth	r3, r3
 800201e:	4313      	orrs	r3, r2
 8002020:	b21b      	sxth	r3, r3
 8002022:	b29a      	uxth	r2, r3
 8002024:	4b36      	ldr	r3, [pc, #216]	@ (8002100 <led_7seg_display+0x108>)
 8002026:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 8002028:	4b36      	ldr	r3, [pc, #216]	@ (8002104 <led_7seg_display+0x10c>)
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	2b03      	cmp	r3, #3
 800202e:	d847      	bhi.n	80020c0 <led_7seg_display+0xc8>
 8002030:	a201      	add	r2, pc, #4	@ (adr r2, 8002038 <led_7seg_display+0x40>)
 8002032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002036:	bf00      	nop
 8002038:	08002049 	.word	0x08002049
 800203c:	08002067 	.word	0x08002067
 8002040:	08002085 	.word	0x08002085
 8002044:	080020a3 	.word	0x080020a3
	case 0:
		spi_buffer |= 0x00b0;
 8002048:	4b2d      	ldr	r3, [pc, #180]	@ (8002100 <led_7seg_display+0x108>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002050:	b29a      	uxth	r2, r3
 8002052:	4b2b      	ldr	r3, [pc, #172]	@ (8002100 <led_7seg_display+0x108>)
 8002054:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8002056:	4b2a      	ldr	r3, [pc, #168]	@ (8002100 <led_7seg_display+0x108>)
 8002058:	881b      	ldrh	r3, [r3, #0]
 800205a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800205e:	b29a      	uxth	r2, r3
 8002060:	4b27      	ldr	r3, [pc, #156]	@ (8002100 <led_7seg_display+0x108>)
 8002062:	801a      	strh	r2, [r3, #0]
		break;
 8002064:	e02d      	b.n	80020c2 <led_7seg_display+0xca>
	case 1:
		spi_buffer |= 0x00d0;
 8002066:	4b26      	ldr	r3, [pc, #152]	@ (8002100 <led_7seg_display+0x108>)
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 800206e:	b29a      	uxth	r2, r3
 8002070:	4b23      	ldr	r3, [pc, #140]	@ (8002100 <led_7seg_display+0x108>)
 8002072:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8002074:	4b22      	ldr	r3, [pc, #136]	@ (8002100 <led_7seg_display+0x108>)
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	f023 0320 	bic.w	r3, r3, #32
 800207c:	b29a      	uxth	r2, r3
 800207e:	4b20      	ldr	r3, [pc, #128]	@ (8002100 <led_7seg_display+0x108>)
 8002080:	801a      	strh	r2, [r3, #0]
		break;
 8002082:	e01e      	b.n	80020c2 <led_7seg_display+0xca>
	case 2:
		spi_buffer |= 0x00e0;
 8002084:	4b1e      	ldr	r3, [pc, #120]	@ (8002100 <led_7seg_display+0x108>)
 8002086:	881b      	ldrh	r3, [r3, #0]
 8002088:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 800208c:	b29a      	uxth	r2, r3
 800208e:	4b1c      	ldr	r3, [pc, #112]	@ (8002100 <led_7seg_display+0x108>)
 8002090:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 8002092:	4b1b      	ldr	r3, [pc, #108]	@ (8002100 <led_7seg_display+0x108>)
 8002094:	881b      	ldrh	r3, [r3, #0]
 8002096:	f023 0310 	bic.w	r3, r3, #16
 800209a:	b29a      	uxth	r2, r3
 800209c:	4b18      	ldr	r3, [pc, #96]	@ (8002100 <led_7seg_display+0x108>)
 800209e:	801a      	strh	r2, [r3, #0]
		break;
 80020a0:	e00f      	b.n	80020c2 <led_7seg_display+0xca>
	case 3:
		spi_buffer |= 0x0070;
 80020a2:	4b17      	ldr	r3, [pc, #92]	@ (8002100 <led_7seg_display+0x108>)
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	4b14      	ldr	r3, [pc, #80]	@ (8002100 <led_7seg_display+0x108>)
 80020ae:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 80020b0:	4b13      	ldr	r3, [pc, #76]	@ (8002100 <led_7seg_display+0x108>)
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020b8:	b29a      	uxth	r2, r3
 80020ba:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <led_7seg_display+0x108>)
 80020bc:	801a      	strh	r2, [r3, #0]
		break;
 80020be:	e000      	b.n	80020c2 <led_7seg_display+0xca>
	default:
		break;
 80020c0:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 80020c2:	4b10      	ldr	r3, [pc, #64]	@ (8002104 <led_7seg_display+0x10c>)
 80020c4:	881b      	ldrh	r3, [r3, #0]
 80020c6:	3301      	adds	r3, #1
 80020c8:	425a      	negs	r2, r3
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	f002 0203 	and.w	r2, r2, #3
 80020d2:	bf58      	it	pl
 80020d4:	4253      	negpl	r3, r2
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002104 <led_7seg_display+0x10c>)
 80020da:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80020dc:	2200      	movs	r2, #0
 80020de:	2140      	movs	r1, #64	@ 0x40
 80020e0:	480a      	ldr	r0, [pc, #40]	@ (800210c <led_7seg_display+0x114>)
 80020e2:	f000 fef7 	bl	8002ed4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 80020e6:	2301      	movs	r3, #1
 80020e8:	2202      	movs	r2, #2
 80020ea:	4905      	ldr	r1, [pc, #20]	@ (8002100 <led_7seg_display+0x108>)
 80020ec:	4808      	ldr	r0, [pc, #32]	@ (8002110 <led_7seg_display+0x118>)
 80020ee:	f001 fbf8 	bl	80038e2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80020f2:	2201      	movs	r2, #1
 80020f4:	2140      	movs	r1, #64	@ 0x40
 80020f6:	4805      	ldr	r0, [pc, #20]	@ (800210c <led_7seg_display+0x114>)
 80020f8:	f000 feec 	bl	8002ed4 <HAL_GPIO_WritePin>
}
 80020fc:	bf00      	nop
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000020 	.word	0x20000020
 8002104:	200000e2 	.word	0x200000e2
 8002108:	2000000c 	.word	0x2000000c
 800210c:	40021800 	.word	0x40021800
 8002110:	200000f8 	.word	0x200000f8

08002114 <led_7seg_set_digit>:
 * @param  	num	Number displayed
 * @param  	pos	The position displayed (index from 0)
 * @param  	show_dot Show dot in the led or not
 * @retval 	None
 */
void led_7seg_set_digit(int num, int position, uint8_t show_dot) {
 8002114:	b480      	push	{r7}
 8002116:	b087      	sub	sp, #28
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	4613      	mov	r3, r2
 8002120:	71fb      	strb	r3, [r7, #7]
	if (position < 0 || position > 3) return;
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	2b00      	cmp	r3, #0
 8002126:	db27      	blt.n	8002178 <led_7seg_set_digit+0x64>
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	2b03      	cmp	r3, #3
 800212c:	dc24      	bgt.n	8002178 <led_7seg_set_digit+0x64>
	if (num < 0) num = 0;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2b00      	cmp	r3, #0
 8002132:	da01      	bge.n	8002138 <led_7seg_set_digit+0x24>
 8002134:	2300      	movs	r3, #0
 8002136:	60fb      	str	r3, [r7, #12]
	if (num > 15) num = num % 16; // wrap
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2b0f      	cmp	r3, #15
 800213c:	dd08      	ble.n	8002150 <led_7seg_set_digit+0x3c>
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	425a      	negs	r2, r3
 8002142:	f003 030f 	and.w	r3, r3, #15
 8002146:	f002 020f 	and.w	r2, r2, #15
 800214a:	bf58      	it	pl
 800214c:	4253      	negpl	r3, r2
 800214e:	60fb      	str	r3, [r7, #12]
	uint8_t seg = led_7seg_map_of_output[num];
 8002150:	4a0c      	ldr	r2, [pc, #48]	@ (8002184 <led_7seg_set_digit+0x70>)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	4413      	add	r3, r2
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	75fb      	strb	r3, [r7, #23]
	if (show_dot) {
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d005      	beq.n	800216c <led_7seg_set_digit+0x58>
		// assume dot is LSB cleared when active like previous code using '- show_dot'
		if (seg > 0) seg -= 1; // replicate prior behavior
 8002160:	7dfb      	ldrb	r3, [r7, #23]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d002      	beq.n	800216c <led_7seg_set_digit+0x58>
 8002166:	7dfb      	ldrb	r3, [r7, #23]
 8002168:	3b01      	subs	r3, #1
 800216a:	75fb      	strb	r3, [r7, #23]
	}
	led_7seg[position] = seg;
 800216c:	4a06      	ldr	r2, [pc, #24]	@ (8002188 <led_7seg_set_digit+0x74>)
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	4413      	add	r3, r2
 8002172:	7dfa      	ldrb	r2, [r7, #23]
 8002174:	701a      	strb	r2, [r3, #0]
 8002176:	e000      	b.n	800217a <led_7seg_set_digit+0x66>
	if (position < 0 || position > 3) return;
 8002178:	bf00      	nop
}
 800217a:	371c      	adds	r7, #28
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	20000010 	.word	0x20000010
 8002188:	2000000c 	.word	0x2000000c

0800218c <led_7seg_clear_pos>:

void led_7seg_clear_pos(int position) {
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	if (position < 0 || position > 3) return;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	db08      	blt.n	80021ac <led_7seg_clear_pos+0x20>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b03      	cmp	r3, #3
 800219e:	dc05      	bgt.n	80021ac <led_7seg_clear_pos+0x20>
	// Set all segments off for this position (blank). Assuming 0xFF turns all segments off in this wiring.
	// If your wiring is active-low for segments, 0xFF will turn them off (no segment lit).
	// Adjust if necessary after visual test.
	led_7seg[position] = 0xFF;
 80021a0:	4a05      	ldr	r2, [pc, #20]	@ (80021b8 <led_7seg_clear_pos+0x2c>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4413      	add	r3, r2
 80021a6:	22ff      	movs	r2, #255	@ 0xff
 80021a8:	701a      	strb	r2, [r3, #0]
 80021aa:	e000      	b.n	80021ae <led_7seg_clear_pos+0x22>
	if (position < 0 || position > 3) return;
 80021ac:	bf00      	nop
}
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	2000000c 	.word	0x2000000c

080021bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021c0:	f000 fb44 	bl	800284c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021c4:	f000 f81c 	bl	8002200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021c8:	f7ff f9ec 	bl	80015a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80021cc:	f000 fa36 	bl	800263c <MX_TIM2_Init>
  MX_SPI1_Init();
 80021d0:	f000 f938 	bl	8002444 <MX_SPI1_Init>
  MX_FSMC_Init();
 80021d4:	f7ff f916 	bl	8001404 <MX_FSMC_Init>
  MX_TIM4_Init();
 80021d8:	f000 fa7c 	bl	80026d4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  init_system();
 80021dc:	f000 f87a 	bl	80022d4 <init_system>

  setTimer(SYSTEM_TIMER, 1000);
 80021e0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021e4:	2000      	movs	r0, #0
 80021e6:	f000 f8cb 	bl	8002380 <setTimer>
  setTimer(LED_7SEG, 1000);
 80021ea:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021ee:	2001      	movs	r0, #1
 80021f0:	f000 f8c6 	bl	8002380 <setTimer>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  button_scan();
 80021f4:	f7fe f992 	bl	800051c <button_scan>
	  fsm_electronic_lock_run();
 80021f8:	f7fe f9fc 	bl	80005f4 <fsm_electronic_lock_run>
	  button_scan();
 80021fc:	bf00      	nop
 80021fe:	e7f9      	b.n	80021f4 <main+0x38>

08002200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b094      	sub	sp, #80	@ 0x50
 8002204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002206:	f107 0320 	add.w	r3, r7, #32
 800220a:	2230      	movs	r2, #48	@ 0x30
 800220c:	2100      	movs	r1, #0
 800220e:	4618      	mov	r0, r3
 8002210:	f002 fe38 	bl	8004e84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002214:	f107 030c 	add.w	r3, r7, #12
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002224:	2300      	movs	r3, #0
 8002226:	60bb      	str	r3, [r7, #8]
 8002228:	4b28      	ldr	r3, [pc, #160]	@ (80022cc <SystemClock_Config+0xcc>)
 800222a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222c:	4a27      	ldr	r2, [pc, #156]	@ (80022cc <SystemClock_Config+0xcc>)
 800222e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002232:	6413      	str	r3, [r2, #64]	@ 0x40
 8002234:	4b25      	ldr	r3, [pc, #148]	@ (80022cc <SystemClock_Config+0xcc>)
 8002236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800223c:	60bb      	str	r3, [r7, #8]
 800223e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002240:	2300      	movs	r3, #0
 8002242:	607b      	str	r3, [r7, #4]
 8002244:	4b22      	ldr	r3, [pc, #136]	@ (80022d0 <SystemClock_Config+0xd0>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a21      	ldr	r2, [pc, #132]	@ (80022d0 <SystemClock_Config+0xd0>)
 800224a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800224e:	6013      	str	r3, [r2, #0]
 8002250:	4b1f      	ldr	r3, [pc, #124]	@ (80022d0 <SystemClock_Config+0xd0>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002258:	607b      	str	r3, [r7, #4]
 800225a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800225c:	2301      	movs	r3, #1
 800225e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002260:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002266:	2302      	movs	r3, #2
 8002268:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800226a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800226e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002270:	2304      	movs	r3, #4
 8002272:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002274:	23a8      	movs	r3, #168	@ 0xa8
 8002276:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002278:	2302      	movs	r3, #2
 800227a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800227c:	2304      	movs	r3, #4
 800227e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002280:	f107 0320 	add.w	r3, r7, #32
 8002284:	4618      	mov	r0, r3
 8002286:	f000 fe3f 	bl	8002f08 <HAL_RCC_OscConfig>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002290:	f000 f862 	bl	8002358 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002294:	230f      	movs	r3, #15
 8002296:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002298:	2302      	movs	r3, #2
 800229a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80022a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80022a6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80022aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022ac:	f107 030c 	add.w	r3, r7, #12
 80022b0:	2105      	movs	r1, #5
 80022b2:	4618      	mov	r0, r3
 80022b4:	f001 f8a0 	bl	80033f8 <HAL_RCC_ClockConfig>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80022be:	f000 f84b 	bl	8002358 <Error_Handler>
  }
}
 80022c2:	bf00      	nop
 80022c4:	3750      	adds	r7, #80	@ 0x50
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40023800 	.word	0x40023800
 80022d0:	40007000 	.word	0x40007000

080022d4 <init_system>:

/* USER CODE BEGIN 4 */
void init_system() {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
	timer_init();
 80022da:	f000 f843 	bl	8002364 <timer_init>
	button_init();
 80022de:	f7fe f911 	bl	8000504 <button_init>
	lcd_init();
 80022e2:	f7ff fc87 	bl	8001bf4 <lcd_init>
	lcd_clear(WHITE);
 80022e6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80022ea:	f7ff fab9 	bl	8001860 <lcd_clear>
	led_7seg_init();
 80022ee:	f7ff fe77 	bl	8001fe0 <led_7seg_init>
	for (int i = 0; i < 4; ++i) {
 80022f2:	2300      	movs	r3, #0
 80022f4:	607b      	str	r3, [r7, #4]
 80022f6:	e00a      	b.n	800230e <init_system+0x3a>
		entered_password[i] = 0;
 80022f8:	4a09      	ldr	r2, [pc, #36]	@ (8002320 <init_system+0x4c>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4413      	add	r3, r2
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
		led_7seg_clear_pos(i);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff ff42 	bl	800218c <led_7seg_clear_pos>
	for (int i = 0; i < 4; ++i) {
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3301      	adds	r3, #1
 800230c:	607b      	str	r3, [r7, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b03      	cmp	r3, #3
 8002312:	ddf1      	ble.n	80022f8 <init_system+0x24>
	}
}
 8002314:	bf00      	nop
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	20000070 	.word	0x20000070

08002324 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002334:	d102      	bne.n	800233c <HAL_TIM_PeriodElapsedCallback+0x18>
		timerRun();
 8002336:	f000 f855 	bl	80023e4 <timerRun>
	} else if (htim->Instance == TIM4) {
		led_7seg_display();
	}

}
 800233a:	e006      	b.n	800234a <HAL_TIM_PeriodElapsedCallback+0x26>
	} else if (htim->Instance == TIM4) {
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a04      	ldr	r2, [pc, #16]	@ (8002354 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d101      	bne.n	800234a <HAL_TIM_PeriodElapsedCallback+0x26>
		led_7seg_display();
 8002346:	f7ff fe57 	bl	8001ff8 <led_7seg_display>
}
 800234a:	bf00      	nop
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40000800 	.word	0x40000800

08002358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800235c:	b672      	cpsid	i
}
 800235e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002360:	bf00      	nop
 8002362:	e7fd      	b.n	8002360 <Error_Handler+0x8>

08002364 <timer_init>:
#define MAX_TIMER 5

uint16_t timer_counter[MAX_TIMER];
uint8_t  timer_flag[MAX_TIMER];

void timer_init() {
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002368:	4803      	ldr	r0, [pc, #12]	@ (8002378 <timer_init+0x14>)
 800236a:	f002 f89b 	bl	80044a4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 800236e:	4803      	ldr	r0, [pc, #12]	@ (800237c <timer_init+0x18>)
 8002370:	f002 f898 	bl	80044a4 <HAL_TIM_Base_Start_IT>
}
 8002374:	bf00      	nop
 8002376:	bd80      	pop	{r7, pc}
 8002378:	20000150 	.word	0x20000150
 800237c:	20000198 	.word	0x20000198

08002380 <setTimer>:

void setTimer(uint8_t index, uint16_t duration) {
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	460a      	mov	r2, r1
 800238a:	71fb      	strb	r3, [r7, #7]
 800238c:	4613      	mov	r3, r2
 800238e:	80bb      	strh	r3, [r7, #4]
	timer_counter[index] = duration;
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	4907      	ldr	r1, [pc, #28]	@ (80023b0 <setTimer+0x30>)
 8002394:	88ba      	ldrh	r2, [r7, #4]
 8002396:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	timer_flag[index] = 0;
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	4a05      	ldr	r2, [pc, #20]	@ (80023b4 <setTimer+0x34>)
 800239e:	2100      	movs	r1, #0
 80023a0:	54d1      	strb	r1, [r2, r3]
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	200000e4 	.word	0x200000e4
 80023b4:	200000f0 	.word	0x200000f0

080023b8 <isTimerExpired>:

uint8_t isTimerExpired(uint8_t index) {
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	71fb      	strb	r3, [r7, #7]
	if (timer_flag[index] == 1) {
 80023c2:	79fb      	ldrb	r3, [r7, #7]
 80023c4:	4a06      	ldr	r2, [pc, #24]	@ (80023e0 <isTimerExpired+0x28>)
 80023c6:	5cd3      	ldrb	r3, [r2, r3]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d101      	bne.n	80023d0 <isTimerExpired+0x18>
		return 1;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <isTimerExpired+0x1a>
	}
	return 0;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	200000f0 	.word	0x200000f0

080023e4 <timerRun>:

void timerRun() {
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 80023ea:	2300      	movs	r3, #0
 80023ec:	71fb      	strb	r3, [r7, #7]
 80023ee:	e01b      	b.n	8002428 <timerRun+0x44>
		if (timer_counter[i] > 0) {
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	4a12      	ldr	r2, [pc, #72]	@ (800243c <timerRun+0x58>)
 80023f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d012      	beq.n	8002422 <timerRun+0x3e>
			timer_counter[i]--;
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	4a0f      	ldr	r2, [pc, #60]	@ (800243c <timerRun+0x58>)
 8002400:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002404:	3a01      	subs	r2, #1
 8002406:	b291      	uxth	r1, r2
 8002408:	4a0c      	ldr	r2, [pc, #48]	@ (800243c <timerRun+0x58>)
 800240a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if (timer_counter[i] <= 0) {
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	4a0a      	ldr	r2, [pc, #40]	@ (800243c <timerRun+0x58>)
 8002412:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d103      	bne.n	8002422 <timerRun+0x3e>
				timer_flag[i] = 1;
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	4a08      	ldr	r2, [pc, #32]	@ (8002440 <timerRun+0x5c>)
 800241e:	2101      	movs	r1, #1
 8002420:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 8002422:	79fb      	ldrb	r3, [r7, #7]
 8002424:	3301      	adds	r3, #1
 8002426:	71fb      	strb	r3, [r7, #7]
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	2b04      	cmp	r3, #4
 800242c:	d9e0      	bls.n	80023f0 <timerRun+0xc>
			}
		}
	}
}
 800242e:	bf00      	nop
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	200000e4 	.word	0x200000e4
 8002440:	200000f0 	.word	0x200000f0

08002444 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002448:	4b17      	ldr	r3, [pc, #92]	@ (80024a8 <MX_SPI1_Init+0x64>)
 800244a:	4a18      	ldr	r2, [pc, #96]	@ (80024ac <MX_SPI1_Init+0x68>)
 800244c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800244e:	4b16      	ldr	r3, [pc, #88]	@ (80024a8 <MX_SPI1_Init+0x64>)
 8002450:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002454:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002456:	4b14      	ldr	r3, [pc, #80]	@ (80024a8 <MX_SPI1_Init+0x64>)
 8002458:	2200      	movs	r2, #0
 800245a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800245c:	4b12      	ldr	r3, [pc, #72]	@ (80024a8 <MX_SPI1_Init+0x64>)
 800245e:	2200      	movs	r2, #0
 8002460:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002462:	4b11      	ldr	r3, [pc, #68]	@ (80024a8 <MX_SPI1_Init+0x64>)
 8002464:	2200      	movs	r2, #0
 8002466:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002468:	4b0f      	ldr	r3, [pc, #60]	@ (80024a8 <MX_SPI1_Init+0x64>)
 800246a:	2200      	movs	r2, #0
 800246c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800246e:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <MX_SPI1_Init+0x64>)
 8002470:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002474:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002476:	4b0c      	ldr	r3, [pc, #48]	@ (80024a8 <MX_SPI1_Init+0x64>)
 8002478:	2200      	movs	r2, #0
 800247a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800247c:	4b0a      	ldr	r3, [pc, #40]	@ (80024a8 <MX_SPI1_Init+0x64>)
 800247e:	2200      	movs	r2, #0
 8002480:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002482:	4b09      	ldr	r3, [pc, #36]	@ (80024a8 <MX_SPI1_Init+0x64>)
 8002484:	2200      	movs	r2, #0
 8002486:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002488:	4b07      	ldr	r3, [pc, #28]	@ (80024a8 <MX_SPI1_Init+0x64>)
 800248a:	2200      	movs	r2, #0
 800248c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800248e:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <MX_SPI1_Init+0x64>)
 8002490:	220a      	movs	r2, #10
 8002492:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002494:	4804      	ldr	r0, [pc, #16]	@ (80024a8 <MX_SPI1_Init+0x64>)
 8002496:	f001 f99b 	bl	80037d0 <HAL_SPI_Init>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80024a0:	f7ff ff5a 	bl	8002358 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024a4:	bf00      	nop
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	200000f8 	.word	0x200000f8
 80024ac:	40013000 	.word	0x40013000

080024b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08a      	sub	sp, #40	@ 0x28
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	f107 0314 	add.w	r3, r7, #20
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a19      	ldr	r2, [pc, #100]	@ (8002534 <HAL_SPI_MspInit+0x84>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d12b      	bne.n	800252a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	613b      	str	r3, [r7, #16]
 80024d6:	4b18      	ldr	r3, [pc, #96]	@ (8002538 <HAL_SPI_MspInit+0x88>)
 80024d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024da:	4a17      	ldr	r2, [pc, #92]	@ (8002538 <HAL_SPI_MspInit+0x88>)
 80024dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80024e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80024e2:	4b15      	ldr	r3, [pc, #84]	@ (8002538 <HAL_SPI_MspInit+0x88>)
 80024e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024ea:	613b      	str	r3, [r7, #16]
 80024ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ee:	2300      	movs	r3, #0
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <HAL_SPI_MspInit+0x88>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	4a10      	ldr	r2, [pc, #64]	@ (8002538 <HAL_SPI_MspInit+0x88>)
 80024f8:	f043 0302 	orr.w	r3, r3, #2
 80024fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002538 <HAL_SPI_MspInit+0x88>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	60fb      	str	r3, [r7, #12]
 8002508:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800250a:	2338      	movs	r3, #56	@ 0x38
 800250c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250e:	2302      	movs	r3, #2
 8002510:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002512:	2300      	movs	r3, #0
 8002514:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002516:	2303      	movs	r3, #3
 8002518:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800251a:	2305      	movs	r3, #5
 800251c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800251e:	f107 0314 	add.w	r3, r7, #20
 8002522:	4619      	mov	r1, r3
 8002524:	4805      	ldr	r0, [pc, #20]	@ (800253c <HAL_SPI_MspInit+0x8c>)
 8002526:	f000 fb39 	bl	8002b9c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800252a:	bf00      	nop
 800252c:	3728      	adds	r7, #40	@ 0x28
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40013000 	.word	0x40013000
 8002538:	40023800 	.word	0x40023800
 800253c:	40020400 	.word	0x40020400

08002540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	607b      	str	r3, [r7, #4]
 800254a:	4b10      	ldr	r3, [pc, #64]	@ (800258c <HAL_MspInit+0x4c>)
 800254c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254e:	4a0f      	ldr	r2, [pc, #60]	@ (800258c <HAL_MspInit+0x4c>)
 8002550:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002554:	6453      	str	r3, [r2, #68]	@ 0x44
 8002556:	4b0d      	ldr	r3, [pc, #52]	@ (800258c <HAL_MspInit+0x4c>)
 8002558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	603b      	str	r3, [r7, #0]
 8002566:	4b09      	ldr	r3, [pc, #36]	@ (800258c <HAL_MspInit+0x4c>)
 8002568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256a:	4a08      	ldr	r2, [pc, #32]	@ (800258c <HAL_MspInit+0x4c>)
 800256c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002570:	6413      	str	r3, [r2, #64]	@ 0x40
 8002572:	4b06      	ldr	r3, [pc, #24]	@ (800258c <HAL_MspInit+0x4c>)
 8002574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800257a:	603b      	str	r3, [r7, #0]
 800257c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40023800 	.word	0x40023800

08002590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002594:	bf00      	nop
 8002596:	e7fd      	b.n	8002594 <NMI_Handler+0x4>

08002598 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <HardFault_Handler+0x4>

080025a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <MemManage_Handler+0x4>

080025a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <BusFault_Handler+0x4>

080025b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025b4:	bf00      	nop
 80025b6:	e7fd      	b.n	80025b4 <UsageFault_Handler+0x4>

080025b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025c6:	b480      	push	{r7}
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025e6:	f000 f983 	bl	80028f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
	...

080025f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025f4:	4802      	ldr	r0, [pc, #8]	@ (8002600 <TIM2_IRQHandler+0x10>)
 80025f6:	f001 ffc5 	bl	8004584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	20000150 	.word	0x20000150

08002604 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002608:	4802      	ldr	r0, [pc, #8]	@ (8002614 <TIM4_IRQHandler+0x10>)
 800260a:	f001 ffbb 	bl	8004584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000198 	.word	0x20000198

08002618 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800261c:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <SystemInit+0x20>)
 800261e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002622:	4a05      	ldr	r2, [pc, #20]	@ (8002638 <SystemInit+0x20>)
 8002624:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002628:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002642:	f107 0308 	add.w	r3, r7, #8
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	605a      	str	r2, [r3, #4]
 800264c:	609a      	str	r2, [r3, #8]
 800264e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002650:	463b      	mov	r3, r7
 8002652:	2200      	movs	r2, #0
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002658:	4b1d      	ldr	r3, [pc, #116]	@ (80026d0 <MX_TIM2_Init+0x94>)
 800265a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800265e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002660:	4b1b      	ldr	r3, [pc, #108]	@ (80026d0 <MX_TIM2_Init+0x94>)
 8002662:	f240 3247 	movw	r2, #839	@ 0x347
 8002666:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002668:	4b19      	ldr	r3, [pc, #100]	@ (80026d0 <MX_TIM2_Init+0x94>)
 800266a:	2200      	movs	r2, #0
 800266c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800266e:	4b18      	ldr	r3, [pc, #96]	@ (80026d0 <MX_TIM2_Init+0x94>)
 8002670:	2263      	movs	r2, #99	@ 0x63
 8002672:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002674:	4b16      	ldr	r3, [pc, #88]	@ (80026d0 <MX_TIM2_Init+0x94>)
 8002676:	2200      	movs	r2, #0
 8002678:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800267a:	4b15      	ldr	r3, [pc, #84]	@ (80026d0 <MX_TIM2_Init+0x94>)
 800267c:	2200      	movs	r2, #0
 800267e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002680:	4813      	ldr	r0, [pc, #76]	@ (80026d0 <MX_TIM2_Init+0x94>)
 8002682:	f001 febf 	bl	8004404 <HAL_TIM_Base_Init>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800268c:	f7ff fe64 	bl	8002358 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002694:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002696:	f107 0308 	add.w	r3, r7, #8
 800269a:	4619      	mov	r1, r3
 800269c:	480c      	ldr	r0, [pc, #48]	@ (80026d0 <MX_TIM2_Init+0x94>)
 800269e:	f002 f861 	bl	8004764 <HAL_TIM_ConfigClockSource>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80026a8:	f7ff fe56 	bl	8002358 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ac:	2300      	movs	r3, #0
 80026ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026b0:	2300      	movs	r3, #0
 80026b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026b4:	463b      	mov	r3, r7
 80026b6:	4619      	mov	r1, r3
 80026b8:	4805      	ldr	r0, [pc, #20]	@ (80026d0 <MX_TIM2_Init+0x94>)
 80026ba:	f002 fa83 	bl	8004bc4 <HAL_TIMEx_MasterConfigSynchronization>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80026c4:	f7ff fe48 	bl	8002358 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80026c8:	bf00      	nop
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20000150 	.word	0x20000150

080026d4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026da:	f107 0308 	add.w	r3, r7, #8
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	605a      	str	r2, [r3, #4]
 80026e4:	609a      	str	r2, [r3, #8]
 80026e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e8:	463b      	mov	r3, r7
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <MX_TIM4_Init+0x94>)
 80026f2:	4a1e      	ldr	r2, [pc, #120]	@ (800276c <MX_TIM4_Init+0x98>)
 80026f4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 80026f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002768 <MX_TIM4_Init+0x94>)
 80026f8:	f240 3247 	movw	r2, #839	@ 0x347
 80026fc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002768 <MX_TIM4_Init+0x94>)
 8002700:	2200      	movs	r2, #0
 8002702:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8002704:	4b18      	ldr	r3, [pc, #96]	@ (8002768 <MX_TIM4_Init+0x94>)
 8002706:	2263      	movs	r2, #99	@ 0x63
 8002708:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800270a:	4b17      	ldr	r3, [pc, #92]	@ (8002768 <MX_TIM4_Init+0x94>)
 800270c:	2200      	movs	r2, #0
 800270e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002710:	4b15      	ldr	r3, [pc, #84]	@ (8002768 <MX_TIM4_Init+0x94>)
 8002712:	2200      	movs	r2, #0
 8002714:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002716:	4814      	ldr	r0, [pc, #80]	@ (8002768 <MX_TIM4_Init+0x94>)
 8002718:	f001 fe74 	bl	8004404 <HAL_TIM_Base_Init>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002722:	f7ff fe19 	bl	8002358 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002726:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800272a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800272c:	f107 0308 	add.w	r3, r7, #8
 8002730:	4619      	mov	r1, r3
 8002732:	480d      	ldr	r0, [pc, #52]	@ (8002768 <MX_TIM4_Init+0x94>)
 8002734:	f002 f816 	bl	8004764 <HAL_TIM_ConfigClockSource>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800273e:	f7ff fe0b 	bl	8002358 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002742:	2300      	movs	r3, #0
 8002744:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002746:	2300      	movs	r3, #0
 8002748:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800274a:	463b      	mov	r3, r7
 800274c:	4619      	mov	r1, r3
 800274e:	4806      	ldr	r0, [pc, #24]	@ (8002768 <MX_TIM4_Init+0x94>)
 8002750:	f002 fa38 	bl	8004bc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800275a:	f7ff fdfd 	bl	8002358 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800275e:	bf00      	nop
 8002760:	3718      	adds	r7, #24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	20000198 	.word	0x20000198
 800276c:	40000800 	.word	0x40000800

08002770 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002780:	d116      	bne.n	80027b0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	60fb      	str	r3, [r7, #12]
 8002786:	4b1a      	ldr	r3, [pc, #104]	@ (80027f0 <HAL_TIM_Base_MspInit+0x80>)
 8002788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278a:	4a19      	ldr	r2, [pc, #100]	@ (80027f0 <HAL_TIM_Base_MspInit+0x80>)
 800278c:	f043 0301 	orr.w	r3, r3, #1
 8002790:	6413      	str	r3, [r2, #64]	@ 0x40
 8002792:	4b17      	ldr	r3, [pc, #92]	@ (80027f0 <HAL_TIM_Base_MspInit+0x80>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	60fb      	str	r3, [r7, #12]
 800279c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800279e:	2200      	movs	r2, #0
 80027a0:	2100      	movs	r1, #0
 80027a2:	201c      	movs	r0, #28
 80027a4:	f000 f9c3 	bl	8002b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027a8:	201c      	movs	r0, #28
 80027aa:	f000 f9dc 	bl	8002b66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027ae:	e01a      	b.n	80027e6 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0f      	ldr	r2, [pc, #60]	@ (80027f4 <HAL_TIM_Base_MspInit+0x84>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d115      	bne.n	80027e6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60bb      	str	r3, [r7, #8]
 80027be:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <HAL_TIM_Base_MspInit+0x80>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	4a0b      	ldr	r2, [pc, #44]	@ (80027f0 <HAL_TIM_Base_MspInit+0x80>)
 80027c4:	f043 0304 	orr.w	r3, r3, #4
 80027c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ca:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <HAL_TIM_Base_MspInit+0x80>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	f003 0304 	and.w	r3, r3, #4
 80027d2:	60bb      	str	r3, [r7, #8]
 80027d4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80027d6:	2200      	movs	r2, #0
 80027d8:	2100      	movs	r1, #0
 80027da:	201e      	movs	r0, #30
 80027dc:	f000 f9a7 	bl	8002b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80027e0:	201e      	movs	r0, #30
 80027e2:	f000 f9c0 	bl	8002b66 <HAL_NVIC_EnableIRQ>
}
 80027e6:	bf00      	nop
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	40023800 	.word	0x40023800
 80027f4:	40000800 	.word	0x40000800

080027f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002830 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027fc:	f7ff ff0c 	bl	8002618 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002800:	480c      	ldr	r0, [pc, #48]	@ (8002834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002802:	490d      	ldr	r1, [pc, #52]	@ (8002838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002804:	4a0d      	ldr	r2, [pc, #52]	@ (800283c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002808:	e002      	b.n	8002810 <LoopCopyDataInit>

0800280a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800280a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800280c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280e:	3304      	adds	r3, #4

08002810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002814:	d3f9      	bcc.n	800280a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002816:	4a0a      	ldr	r2, [pc, #40]	@ (8002840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002818:	4c0a      	ldr	r4, [pc, #40]	@ (8002844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800281a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800281c:	e001      	b.n	8002822 <LoopFillZerobss>

0800281e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002820:	3204      	adds	r2, #4

08002822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002824:	d3fb      	bcc.n	800281e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002826:	f002 fb35 	bl	8004e94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800282a:	f7ff fcc7 	bl	80021bc <main>
  bx  lr    
 800282e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002830:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002838:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 800283c:	08035c14 	.word	0x08035c14
  ldr r2, =_sbss
 8002840:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8002844:	200001e4 	.word	0x200001e4

08002848 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002848:	e7fe      	b.n	8002848 <ADC_IRQHandler>
	...

0800284c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002850:	4b0e      	ldr	r3, [pc, #56]	@ (800288c <HAL_Init+0x40>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a0d      	ldr	r2, [pc, #52]	@ (800288c <HAL_Init+0x40>)
 8002856:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800285a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800285c:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <HAL_Init+0x40>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a0a      	ldr	r2, [pc, #40]	@ (800288c <HAL_Init+0x40>)
 8002862:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002866:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002868:	4b08      	ldr	r3, [pc, #32]	@ (800288c <HAL_Init+0x40>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a07      	ldr	r2, [pc, #28]	@ (800288c <HAL_Init+0x40>)
 800286e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002872:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002874:	2003      	movs	r0, #3
 8002876:	f000 f94f 	bl	8002b18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800287a:	200f      	movs	r0, #15
 800287c:	f000 f808 	bl	8002890 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002880:	f7ff fe5e 	bl	8002540 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	40023c00 	.word	0x40023c00

08002890 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002898:	4b12      	ldr	r3, [pc, #72]	@ (80028e4 <HAL_InitTick+0x54>)
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	4b12      	ldr	r3, [pc, #72]	@ (80028e8 <HAL_InitTick+0x58>)
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	4619      	mov	r1, r3
 80028a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ae:	4618      	mov	r0, r3
 80028b0:	f000 f967 	bl	8002b82 <HAL_SYSTICK_Config>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e00e      	b.n	80028dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b0f      	cmp	r3, #15
 80028c2:	d80a      	bhi.n	80028da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028c4:	2200      	movs	r2, #0
 80028c6:	6879      	ldr	r1, [r7, #4]
 80028c8:	f04f 30ff 	mov.w	r0, #4294967295
 80028cc:	f000 f92f 	bl	8002b2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028d0:	4a06      	ldr	r2, [pc, #24]	@ (80028ec <HAL_InitTick+0x5c>)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
 80028d8:	e000      	b.n	80028dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3708      	adds	r7, #8
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	20000024 	.word	0x20000024
 80028e8:	2000002c 	.word	0x2000002c
 80028ec:	20000028 	.word	0x20000028

080028f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028f4:	4b06      	ldr	r3, [pc, #24]	@ (8002910 <HAL_IncTick+0x20>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	461a      	mov	r2, r3
 80028fa:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <HAL_IncTick+0x24>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4413      	add	r3, r2
 8002900:	4a04      	ldr	r2, [pc, #16]	@ (8002914 <HAL_IncTick+0x24>)
 8002902:	6013      	str	r3, [r2, #0]
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	2000002c 	.word	0x2000002c
 8002914:	200001e0 	.word	0x200001e0

08002918 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return uwTick;
 800291c:	4b03      	ldr	r3, [pc, #12]	@ (800292c <HAL_GetTick+0x14>)
 800291e:	681b      	ldr	r3, [r3, #0]
}
 8002920:	4618      	mov	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	200001e0 	.word	0x200001e0

08002930 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002938:	f7ff ffee 	bl	8002918 <HAL_GetTick>
 800293c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002948:	d005      	beq.n	8002956 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800294a:	4b0a      	ldr	r3, [pc, #40]	@ (8002974 <HAL_Delay+0x44>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	4413      	add	r3, r2
 8002954:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002956:	bf00      	nop
 8002958:	f7ff ffde 	bl	8002918 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	429a      	cmp	r2, r3
 8002966:	d8f7      	bhi.n	8002958 <HAL_Delay+0x28>
  {
  }
}
 8002968:	bf00      	nop
 800296a:	bf00      	nop
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	2000002c 	.word	0x2000002c

08002978 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f003 0307 	and.w	r3, r3, #7
 8002986:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002988:	4b0c      	ldr	r3, [pc, #48]	@ (80029bc <__NVIC_SetPriorityGrouping+0x44>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800298e:	68ba      	ldr	r2, [r7, #8]
 8002990:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002994:	4013      	ands	r3, r2
 8002996:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029aa:	4a04      	ldr	r2, [pc, #16]	@ (80029bc <__NVIC_SetPriorityGrouping+0x44>)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	60d3      	str	r3, [r2, #12]
}
 80029b0:	bf00      	nop
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	e000ed00 	.word	0xe000ed00

080029c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029c4:	4b04      	ldr	r3, [pc, #16]	@ (80029d8 <__NVIC_GetPriorityGrouping+0x18>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	0a1b      	lsrs	r3, r3, #8
 80029ca:	f003 0307 	and.w	r3, r3, #7
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000ed00 	.word	0xe000ed00

080029dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4603      	mov	r3, r0
 80029e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	db0b      	blt.n	8002a06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	f003 021f 	and.w	r2, r3, #31
 80029f4:	4907      	ldr	r1, [pc, #28]	@ (8002a14 <__NVIC_EnableIRQ+0x38>)
 80029f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fa:	095b      	lsrs	r3, r3, #5
 80029fc:	2001      	movs	r0, #1
 80029fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	e000e100 	.word	0xe000e100

08002a18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	6039      	str	r1, [r7, #0]
 8002a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	db0a      	blt.n	8002a42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	b2da      	uxtb	r2, r3
 8002a30:	490c      	ldr	r1, [pc, #48]	@ (8002a64 <__NVIC_SetPriority+0x4c>)
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	0112      	lsls	r2, r2, #4
 8002a38:	b2d2      	uxtb	r2, r2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a40:	e00a      	b.n	8002a58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	4908      	ldr	r1, [pc, #32]	@ (8002a68 <__NVIC_SetPriority+0x50>)
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	f003 030f 	and.w	r3, r3, #15
 8002a4e:	3b04      	subs	r3, #4
 8002a50:	0112      	lsls	r2, r2, #4
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	440b      	add	r3, r1
 8002a56:	761a      	strb	r2, [r3, #24]
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	e000e100 	.word	0xe000e100
 8002a68:	e000ed00 	.word	0xe000ed00

08002a6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b089      	sub	sp, #36	@ 0x24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	f1c3 0307 	rsb	r3, r3, #7
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	bf28      	it	cs
 8002a8a:	2304      	movcs	r3, #4
 8002a8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	3304      	adds	r3, #4
 8002a92:	2b06      	cmp	r3, #6
 8002a94:	d902      	bls.n	8002a9c <NVIC_EncodePriority+0x30>
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	3b03      	subs	r3, #3
 8002a9a:	e000      	b.n	8002a9e <NVIC_EncodePriority+0x32>
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43da      	mvns	r2, r3
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	401a      	ands	r2, r3
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ab4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	fa01 f303 	lsl.w	r3, r1, r3
 8002abe:	43d9      	mvns	r1, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ac4:	4313      	orrs	r3, r2
         );
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3724      	adds	r7, #36	@ 0x24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
	...

08002ad4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ae4:	d301      	bcc.n	8002aea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e00f      	b.n	8002b0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aea:	4a0a      	ldr	r2, [pc, #40]	@ (8002b14 <SysTick_Config+0x40>)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3b01      	subs	r3, #1
 8002af0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002af2:	210f      	movs	r1, #15
 8002af4:	f04f 30ff 	mov.w	r0, #4294967295
 8002af8:	f7ff ff8e 	bl	8002a18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002afc:	4b05      	ldr	r3, [pc, #20]	@ (8002b14 <SysTick_Config+0x40>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b02:	4b04      	ldr	r3, [pc, #16]	@ (8002b14 <SysTick_Config+0x40>)
 8002b04:	2207      	movs	r2, #7
 8002b06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	e000e010 	.word	0xe000e010

08002b18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f7ff ff29 	bl	8002978 <__NVIC_SetPriorityGrouping>
}
 8002b26:	bf00      	nop
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b086      	sub	sp, #24
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	4603      	mov	r3, r0
 8002b36:	60b9      	str	r1, [r7, #8]
 8002b38:	607a      	str	r2, [r7, #4]
 8002b3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b40:	f7ff ff3e 	bl	80029c0 <__NVIC_GetPriorityGrouping>
 8002b44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	68b9      	ldr	r1, [r7, #8]
 8002b4a:	6978      	ldr	r0, [r7, #20]
 8002b4c:	f7ff ff8e 	bl	8002a6c <NVIC_EncodePriority>
 8002b50:	4602      	mov	r2, r0
 8002b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b56:	4611      	mov	r1, r2
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7ff ff5d 	bl	8002a18 <__NVIC_SetPriority>
}
 8002b5e:	bf00      	nop
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b082      	sub	sp, #8
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff ff31 	bl	80029dc <__NVIC_EnableIRQ>
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff ffa2 	bl	8002ad4 <SysTick_Config>
 8002b90:	4603      	mov	r3, r0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
	...

08002b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b089      	sub	sp, #36	@ 0x24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002baa:	2300      	movs	r3, #0
 8002bac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61fb      	str	r3, [r7, #28]
 8002bb6:	e16b      	b.n	8002e90 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bb8:	2201      	movs	r2, #1
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	f040 815a 	bne.w	8002e8a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d005      	beq.n	8002bee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d130      	bne.n	8002c50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4013      	ands	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	68da      	ldr	r2, [r3, #12]
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c24:	2201      	movs	r2, #1
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	43db      	mvns	r3, r3
 8002c2e:	69ba      	ldr	r2, [r7, #24]
 8002c30:	4013      	ands	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	091b      	lsrs	r3, r3, #4
 8002c3a:	f003 0201 	and.w	r2, r3, #1
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f003 0303 	and.w	r3, r3, #3
 8002c58:	2b03      	cmp	r3, #3
 8002c5a:	d017      	beq.n	8002c8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	2203      	movs	r2, #3
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4013      	ands	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d123      	bne.n	8002ce0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	08da      	lsrs	r2, r3, #3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	3208      	adds	r2, #8
 8002ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	f003 0307 	and.w	r3, r3, #7
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	220f      	movs	r2, #15
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	691a      	ldr	r2, [r3, #16]
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	08da      	lsrs	r2, r3, #3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3208      	adds	r2, #8
 8002cda:	69b9      	ldr	r1, [r7, #24]
 8002cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	2203      	movs	r2, #3
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	43db      	mvns	r3, r3
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f003 0203 	and.w	r2, r3, #3
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80b4 	beq.w	8002e8a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	4b60      	ldr	r3, [pc, #384]	@ (8002ea8 <HAL_GPIO_Init+0x30c>)
 8002d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2a:	4a5f      	ldr	r2, [pc, #380]	@ (8002ea8 <HAL_GPIO_Init+0x30c>)
 8002d2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d32:	4b5d      	ldr	r3, [pc, #372]	@ (8002ea8 <HAL_GPIO_Init+0x30c>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d3e:	4a5b      	ldr	r2, [pc, #364]	@ (8002eac <HAL_GPIO_Init+0x310>)
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	089b      	lsrs	r3, r3, #2
 8002d44:	3302      	adds	r3, #2
 8002d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	220f      	movs	r2, #15
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a52      	ldr	r2, [pc, #328]	@ (8002eb0 <HAL_GPIO_Init+0x314>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d02b      	beq.n	8002dc2 <HAL_GPIO_Init+0x226>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a51      	ldr	r2, [pc, #324]	@ (8002eb4 <HAL_GPIO_Init+0x318>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d025      	beq.n	8002dbe <HAL_GPIO_Init+0x222>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a50      	ldr	r2, [pc, #320]	@ (8002eb8 <HAL_GPIO_Init+0x31c>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d01f      	beq.n	8002dba <HAL_GPIO_Init+0x21e>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a4f      	ldr	r2, [pc, #316]	@ (8002ebc <HAL_GPIO_Init+0x320>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d019      	beq.n	8002db6 <HAL_GPIO_Init+0x21a>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a4e      	ldr	r2, [pc, #312]	@ (8002ec0 <HAL_GPIO_Init+0x324>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d013      	beq.n	8002db2 <HAL_GPIO_Init+0x216>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a4d      	ldr	r2, [pc, #308]	@ (8002ec4 <HAL_GPIO_Init+0x328>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d00d      	beq.n	8002dae <HAL_GPIO_Init+0x212>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a4c      	ldr	r2, [pc, #304]	@ (8002ec8 <HAL_GPIO_Init+0x32c>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d007      	beq.n	8002daa <HAL_GPIO_Init+0x20e>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a4b      	ldr	r2, [pc, #300]	@ (8002ecc <HAL_GPIO_Init+0x330>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d101      	bne.n	8002da6 <HAL_GPIO_Init+0x20a>
 8002da2:	2307      	movs	r3, #7
 8002da4:	e00e      	b.n	8002dc4 <HAL_GPIO_Init+0x228>
 8002da6:	2308      	movs	r3, #8
 8002da8:	e00c      	b.n	8002dc4 <HAL_GPIO_Init+0x228>
 8002daa:	2306      	movs	r3, #6
 8002dac:	e00a      	b.n	8002dc4 <HAL_GPIO_Init+0x228>
 8002dae:	2305      	movs	r3, #5
 8002db0:	e008      	b.n	8002dc4 <HAL_GPIO_Init+0x228>
 8002db2:	2304      	movs	r3, #4
 8002db4:	e006      	b.n	8002dc4 <HAL_GPIO_Init+0x228>
 8002db6:	2303      	movs	r3, #3
 8002db8:	e004      	b.n	8002dc4 <HAL_GPIO_Init+0x228>
 8002dba:	2302      	movs	r3, #2
 8002dbc:	e002      	b.n	8002dc4 <HAL_GPIO_Init+0x228>
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e000      	b.n	8002dc4 <HAL_GPIO_Init+0x228>
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	69fa      	ldr	r2, [r7, #28]
 8002dc6:	f002 0203 	and.w	r2, r2, #3
 8002dca:	0092      	lsls	r2, r2, #2
 8002dcc:	4093      	lsls	r3, r2
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002dd4:	4935      	ldr	r1, [pc, #212]	@ (8002eac <HAL_GPIO_Init+0x310>)
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	089b      	lsrs	r3, r3, #2
 8002dda:	3302      	adds	r3, #2
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002de2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ed0 <HAL_GPIO_Init+0x334>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	43db      	mvns	r3, r3
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	4013      	ands	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e06:	4a32      	ldr	r2, [pc, #200]	@ (8002ed0 <HAL_GPIO_Init+0x334>)
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e0c:	4b30      	ldr	r3, [pc, #192]	@ (8002ed0 <HAL_GPIO_Init+0x334>)
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e30:	4a27      	ldr	r2, [pc, #156]	@ (8002ed0 <HAL_GPIO_Init+0x334>)
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e36:	4b26      	ldr	r3, [pc, #152]	@ (8002ed0 <HAL_GPIO_Init+0x334>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	4013      	ands	r3, r2
 8002e44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ed0 <HAL_GPIO_Init+0x334>)
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e60:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed0 <HAL_GPIO_Init+0x334>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d003      	beq.n	8002e84 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e84:	4a12      	ldr	r2, [pc, #72]	@ (8002ed0 <HAL_GPIO_Init+0x334>)
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	61fb      	str	r3, [r7, #28]
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	2b0f      	cmp	r3, #15
 8002e94:	f67f ae90 	bls.w	8002bb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e98:	bf00      	nop
 8002e9a:	bf00      	nop
 8002e9c:	3724      	adds	r7, #36	@ 0x24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	40013800 	.word	0x40013800
 8002eb0:	40020000 	.word	0x40020000
 8002eb4:	40020400 	.word	0x40020400
 8002eb8:	40020800 	.word	0x40020800
 8002ebc:	40020c00 	.word	0x40020c00
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	40021400 	.word	0x40021400
 8002ec8:	40021800 	.word	0x40021800
 8002ecc:	40021c00 	.word	0x40021c00
 8002ed0:	40013c00 	.word	0x40013c00

08002ed4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	460b      	mov	r3, r1
 8002ede:	807b      	strh	r3, [r7, #2]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ee4:	787b      	ldrb	r3, [r7, #1]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eea:	887a      	ldrh	r2, [r7, #2]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ef0:	e003      	b.n	8002efa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ef2:	887b      	ldrh	r3, [r7, #2]
 8002ef4:	041a      	lsls	r2, r3, #16
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	619a      	str	r2, [r3, #24]
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
	...

08002f08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e267      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d075      	beq.n	8003012 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f26:	4b88      	ldr	r3, [pc, #544]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d00c      	beq.n	8002f4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f32:	4b85      	ldr	r3, [pc, #532]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f3a:	2b08      	cmp	r3, #8
 8002f3c:	d112      	bne.n	8002f64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f3e:	4b82      	ldr	r3, [pc, #520]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f4a:	d10b      	bne.n	8002f64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f4c:	4b7e      	ldr	r3, [pc, #504]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d05b      	beq.n	8003010 <HAL_RCC_OscConfig+0x108>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d157      	bne.n	8003010 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e242      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f6c:	d106      	bne.n	8002f7c <HAL_RCC_OscConfig+0x74>
 8002f6e:	4b76      	ldr	r3, [pc, #472]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a75      	ldr	r2, [pc, #468]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f78:	6013      	str	r3, [r2, #0]
 8002f7a:	e01d      	b.n	8002fb8 <HAL_RCC_OscConfig+0xb0>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f84:	d10c      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x98>
 8002f86:	4b70      	ldr	r3, [pc, #448]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a6f      	ldr	r2, [pc, #444]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f90:	6013      	str	r3, [r2, #0]
 8002f92:	4b6d      	ldr	r3, [pc, #436]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a6c      	ldr	r2, [pc, #432]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f9c:	6013      	str	r3, [r2, #0]
 8002f9e:	e00b      	b.n	8002fb8 <HAL_RCC_OscConfig+0xb0>
 8002fa0:	4b69      	ldr	r3, [pc, #420]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a68      	ldr	r2, [pc, #416]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002fa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	4b66      	ldr	r3, [pc, #408]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a65      	ldr	r2, [pc, #404]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002fb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d013      	beq.n	8002fe8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc0:	f7ff fcaa 	bl	8002918 <HAL_GetTick>
 8002fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fc6:	e008      	b.n	8002fda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fc8:	f7ff fca6 	bl	8002918 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b64      	cmp	r3, #100	@ 0x64
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e207      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fda:	4b5b      	ldr	r3, [pc, #364]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0f0      	beq.n	8002fc8 <HAL_RCC_OscConfig+0xc0>
 8002fe6:	e014      	b.n	8003012 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe8:	f7ff fc96 	bl	8002918 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff0:	f7ff fc92 	bl	8002918 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b64      	cmp	r3, #100	@ 0x64
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e1f3      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003002:	4b51      	ldr	r3, [pc, #324]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1f0      	bne.n	8002ff0 <HAL_RCC_OscConfig+0xe8>
 800300e:	e000      	b.n	8003012 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003010:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d063      	beq.n	80030e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800301e:	4b4a      	ldr	r3, [pc, #296]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 030c 	and.w	r3, r3, #12
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00b      	beq.n	8003042 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800302a:	4b47      	ldr	r3, [pc, #284]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003032:	2b08      	cmp	r3, #8
 8003034:	d11c      	bne.n	8003070 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003036:	4b44      	ldr	r3, [pc, #272]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d116      	bne.n	8003070 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003042:	4b41      	ldr	r3, [pc, #260]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d005      	beq.n	800305a <HAL_RCC_OscConfig+0x152>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d001      	beq.n	800305a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e1c7      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800305a:	4b3b      	ldr	r3, [pc, #236]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	00db      	lsls	r3, r3, #3
 8003068:	4937      	ldr	r1, [pc, #220]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 800306a:	4313      	orrs	r3, r2
 800306c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800306e:	e03a      	b.n	80030e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d020      	beq.n	80030ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003078:	4b34      	ldr	r3, [pc, #208]	@ (800314c <HAL_RCC_OscConfig+0x244>)
 800307a:	2201      	movs	r2, #1
 800307c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800307e:	f7ff fc4b 	bl	8002918 <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003086:	f7ff fc47 	bl	8002918 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b02      	cmp	r3, #2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e1a8      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003098:	4b2b      	ldr	r3, [pc, #172]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0f0      	beq.n	8003086 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a4:	4b28      	ldr	r3, [pc, #160]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	00db      	lsls	r3, r3, #3
 80030b2:	4925      	ldr	r1, [pc, #148]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	600b      	str	r3, [r1, #0]
 80030b8:	e015      	b.n	80030e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ba:	4b24      	ldr	r3, [pc, #144]	@ (800314c <HAL_RCC_OscConfig+0x244>)
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c0:	f7ff fc2a 	bl	8002918 <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030c8:	f7ff fc26 	bl	8002918 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e187      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030da:	4b1b      	ldr	r3, [pc, #108]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1f0      	bne.n	80030c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0308 	and.w	r3, r3, #8
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d036      	beq.n	8003160 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d016      	beq.n	8003128 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030fa:	4b15      	ldr	r3, [pc, #84]	@ (8003150 <HAL_RCC_OscConfig+0x248>)
 80030fc:	2201      	movs	r2, #1
 80030fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003100:	f7ff fc0a 	bl	8002918 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003108:	f7ff fc06 	bl	8002918 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b02      	cmp	r3, #2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e167      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311a:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <HAL_RCC_OscConfig+0x240>)
 800311c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0f0      	beq.n	8003108 <HAL_RCC_OscConfig+0x200>
 8003126:	e01b      	b.n	8003160 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003128:	4b09      	ldr	r3, [pc, #36]	@ (8003150 <HAL_RCC_OscConfig+0x248>)
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800312e:	f7ff fbf3 	bl	8002918 <HAL_GetTick>
 8003132:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003134:	e00e      	b.n	8003154 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003136:	f7ff fbef 	bl	8002918 <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d907      	bls.n	8003154 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e150      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
 8003148:	40023800 	.word	0x40023800
 800314c:	42470000 	.word	0x42470000
 8003150:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003154:	4b88      	ldr	r3, [pc, #544]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003156:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1ea      	bne.n	8003136 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 8097 	beq.w	800329c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800316e:	2300      	movs	r3, #0
 8003170:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003172:	4b81      	ldr	r3, [pc, #516]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d10f      	bne.n	800319e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60bb      	str	r3, [r7, #8]
 8003182:	4b7d      	ldr	r3, [pc, #500]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003186:	4a7c      	ldr	r2, [pc, #496]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800318c:	6413      	str	r3, [r2, #64]	@ 0x40
 800318e:	4b7a      	ldr	r3, [pc, #488]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003196:	60bb      	str	r3, [r7, #8]
 8003198:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800319a:	2301      	movs	r3, #1
 800319c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319e:	4b77      	ldr	r3, [pc, #476]	@ (800337c <HAL_RCC_OscConfig+0x474>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d118      	bne.n	80031dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031aa:	4b74      	ldr	r3, [pc, #464]	@ (800337c <HAL_RCC_OscConfig+0x474>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a73      	ldr	r2, [pc, #460]	@ (800337c <HAL_RCC_OscConfig+0x474>)
 80031b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031b6:	f7ff fbaf 	bl	8002918 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031bc:	e008      	b.n	80031d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031be:	f7ff fbab 	bl	8002918 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e10c      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d0:	4b6a      	ldr	r3, [pc, #424]	@ (800337c <HAL_RCC_OscConfig+0x474>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d0f0      	beq.n	80031be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d106      	bne.n	80031f2 <HAL_RCC_OscConfig+0x2ea>
 80031e4:	4b64      	ldr	r3, [pc, #400]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 80031e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e8:	4a63      	ldr	r2, [pc, #396]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 80031ea:	f043 0301 	orr.w	r3, r3, #1
 80031ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80031f0:	e01c      	b.n	800322c <HAL_RCC_OscConfig+0x324>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	2b05      	cmp	r3, #5
 80031f8:	d10c      	bne.n	8003214 <HAL_RCC_OscConfig+0x30c>
 80031fa:	4b5f      	ldr	r3, [pc, #380]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 80031fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fe:	4a5e      	ldr	r2, [pc, #376]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003200:	f043 0304 	orr.w	r3, r3, #4
 8003204:	6713      	str	r3, [r2, #112]	@ 0x70
 8003206:	4b5c      	ldr	r3, [pc, #368]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320a:	4a5b      	ldr	r2, [pc, #364]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 800320c:	f043 0301 	orr.w	r3, r3, #1
 8003210:	6713      	str	r3, [r2, #112]	@ 0x70
 8003212:	e00b      	b.n	800322c <HAL_RCC_OscConfig+0x324>
 8003214:	4b58      	ldr	r3, [pc, #352]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003218:	4a57      	ldr	r2, [pc, #348]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 800321a:	f023 0301 	bic.w	r3, r3, #1
 800321e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003220:	4b55      	ldr	r3, [pc, #340]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003224:	4a54      	ldr	r2, [pc, #336]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003226:	f023 0304 	bic.w	r3, r3, #4
 800322a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d015      	beq.n	8003260 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003234:	f7ff fb70 	bl	8002918 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800323a:	e00a      	b.n	8003252 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800323c:	f7ff fb6c 	bl	8002918 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800324a:	4293      	cmp	r3, r2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e0cb      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003252:	4b49      	ldr	r3, [pc, #292]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d0ee      	beq.n	800323c <HAL_RCC_OscConfig+0x334>
 800325e:	e014      	b.n	800328a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003260:	f7ff fb5a 	bl	8002918 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003266:	e00a      	b.n	800327e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003268:	f7ff fb56 	bl	8002918 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003276:	4293      	cmp	r3, r2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e0b5      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800327e:	4b3e      	ldr	r3, [pc, #248]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1ee      	bne.n	8003268 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800328a:	7dfb      	ldrb	r3, [r7, #23]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d105      	bne.n	800329c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003290:	4b39      	ldr	r3, [pc, #228]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	4a38      	ldr	r2, [pc, #224]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003296:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800329a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f000 80a1 	beq.w	80033e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032a6:	4b34      	ldr	r3, [pc, #208]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 030c 	and.w	r3, r3, #12
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d05c      	beq.n	800336c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d141      	bne.n	800333e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ba:	4b31      	ldr	r3, [pc, #196]	@ (8003380 <HAL_RCC_OscConfig+0x478>)
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c0:	f7ff fb2a 	bl	8002918 <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c8:	f7ff fb26 	bl	8002918 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e087      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032da:	4b27      	ldr	r3, [pc, #156]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1f0      	bne.n	80032c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69da      	ldr	r2, [r3, #28]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a1b      	ldr	r3, [r3, #32]
 80032ee:	431a      	orrs	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f4:	019b      	lsls	r3, r3, #6
 80032f6:	431a      	orrs	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fc:	085b      	lsrs	r3, r3, #1
 80032fe:	3b01      	subs	r3, #1
 8003300:	041b      	lsls	r3, r3, #16
 8003302:	431a      	orrs	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003308:	061b      	lsls	r3, r3, #24
 800330a:	491b      	ldr	r1, [pc, #108]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 800330c:	4313      	orrs	r3, r2
 800330e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003310:	4b1b      	ldr	r3, [pc, #108]	@ (8003380 <HAL_RCC_OscConfig+0x478>)
 8003312:	2201      	movs	r2, #1
 8003314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003316:	f7ff faff 	bl	8002918 <HAL_GetTick>
 800331a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800331c:	e008      	b.n	8003330 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800331e:	f7ff fafb 	bl	8002918 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	2b02      	cmp	r3, #2
 800332a:	d901      	bls.n	8003330 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e05c      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003330:	4b11      	ldr	r3, [pc, #68]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d0f0      	beq.n	800331e <HAL_RCC_OscConfig+0x416>
 800333c:	e054      	b.n	80033e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800333e:	4b10      	ldr	r3, [pc, #64]	@ (8003380 <HAL_RCC_OscConfig+0x478>)
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003344:	f7ff fae8 	bl	8002918 <HAL_GetTick>
 8003348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800334c:	f7ff fae4 	bl	8002918 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e045      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800335e:	4b06      	ldr	r3, [pc, #24]	@ (8003378 <HAL_RCC_OscConfig+0x470>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1f0      	bne.n	800334c <HAL_RCC_OscConfig+0x444>
 800336a:	e03d      	b.n	80033e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d107      	bne.n	8003384 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e038      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
 8003378:	40023800 	.word	0x40023800
 800337c:	40007000 	.word	0x40007000
 8003380:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003384:	4b1b      	ldr	r3, [pc, #108]	@ (80033f4 <HAL_RCC_OscConfig+0x4ec>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d028      	beq.n	80033e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800339c:	429a      	cmp	r2, r3
 800339e:	d121      	bne.n	80033e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d11a      	bne.n	80033e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033b4:	4013      	ands	r3, r2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033bc:	4293      	cmp	r3, r2
 80033be:	d111      	bne.n	80033e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ca:	085b      	lsrs	r3, r3, #1
 80033cc:	3b01      	subs	r3, #1
 80033ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d107      	bne.n	80033e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d001      	beq.n	80033e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e000      	b.n	80033ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033e8:	2300      	movs	r3, #0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	40023800 	.word	0x40023800

080033f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e0cc      	b.n	80035a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800340c:	4b68      	ldr	r3, [pc, #416]	@ (80035b0 <HAL_RCC_ClockConfig+0x1b8>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	429a      	cmp	r2, r3
 8003418:	d90c      	bls.n	8003434 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800341a:	4b65      	ldr	r3, [pc, #404]	@ (80035b0 <HAL_RCC_ClockConfig+0x1b8>)
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	b2d2      	uxtb	r2, r2
 8003420:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003422:	4b63      	ldr	r3, [pc, #396]	@ (80035b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	429a      	cmp	r2, r3
 800342e:	d001      	beq.n	8003434 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e0b8      	b.n	80035a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d020      	beq.n	8003482 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0304 	and.w	r3, r3, #4
 8003448:	2b00      	cmp	r3, #0
 800344a:	d005      	beq.n	8003458 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800344c:	4b59      	ldr	r3, [pc, #356]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	4a58      	ldr	r2, [pc, #352]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003452:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003456:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0308 	and.w	r3, r3, #8
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003464:	4b53      	ldr	r3, [pc, #332]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	4a52      	ldr	r2, [pc, #328]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 800346a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800346e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003470:	4b50      	ldr	r3, [pc, #320]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	494d      	ldr	r1, [pc, #308]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 800347e:	4313      	orrs	r3, r2
 8003480:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b00      	cmp	r3, #0
 800348c:	d044      	beq.n	8003518 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b01      	cmp	r3, #1
 8003494:	d107      	bne.n	80034a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003496:	4b47      	ldr	r3, [pc, #284]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d119      	bne.n	80034d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e07f      	b.n	80035a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d003      	beq.n	80034b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034b2:	2b03      	cmp	r3, #3
 80034b4:	d107      	bne.n	80034c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034b6:	4b3f      	ldr	r3, [pc, #252]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d109      	bne.n	80034d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e06f      	b.n	80035a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034c6:	4b3b      	ldr	r3, [pc, #236]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e067      	b.n	80035a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034d6:	4b37      	ldr	r3, [pc, #220]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f023 0203 	bic.w	r2, r3, #3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	4934      	ldr	r1, [pc, #208]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034e8:	f7ff fa16 	bl	8002918 <HAL_GetTick>
 80034ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ee:	e00a      	b.n	8003506 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f0:	f7ff fa12 	bl	8002918 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034fe:	4293      	cmp	r3, r2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e04f      	b.n	80035a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003506:	4b2b      	ldr	r3, [pc, #172]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f003 020c 	and.w	r2, r3, #12
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	429a      	cmp	r2, r3
 8003516:	d1eb      	bne.n	80034f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003518:	4b25      	ldr	r3, [pc, #148]	@ (80035b0 <HAL_RCC_ClockConfig+0x1b8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0307 	and.w	r3, r3, #7
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	429a      	cmp	r2, r3
 8003524:	d20c      	bcs.n	8003540 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003526:	4b22      	ldr	r3, [pc, #136]	@ (80035b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003528:	683a      	ldr	r2, [r7, #0]
 800352a:	b2d2      	uxtb	r2, r2
 800352c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800352e:	4b20      	ldr	r3, [pc, #128]	@ (80035b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0307 	and.w	r3, r3, #7
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	429a      	cmp	r2, r3
 800353a:	d001      	beq.n	8003540 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e032      	b.n	80035a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0304 	and.w	r3, r3, #4
 8003548:	2b00      	cmp	r3, #0
 800354a:	d008      	beq.n	800355e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800354c:	4b19      	ldr	r3, [pc, #100]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	4916      	ldr	r1, [pc, #88]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 800355a:	4313      	orrs	r3, r2
 800355c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0308 	and.w	r3, r3, #8
 8003566:	2b00      	cmp	r3, #0
 8003568:	d009      	beq.n	800357e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800356a:	4b12      	ldr	r3, [pc, #72]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	00db      	lsls	r3, r3, #3
 8003578:	490e      	ldr	r1, [pc, #56]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 800357a:	4313      	orrs	r3, r2
 800357c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800357e:	f000 f821 	bl	80035c4 <HAL_RCC_GetSysClockFreq>
 8003582:	4602      	mov	r2, r0
 8003584:	4b0b      	ldr	r3, [pc, #44]	@ (80035b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	091b      	lsrs	r3, r3, #4
 800358a:	f003 030f 	and.w	r3, r3, #15
 800358e:	490a      	ldr	r1, [pc, #40]	@ (80035b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003590:	5ccb      	ldrb	r3, [r1, r3]
 8003592:	fa22 f303 	lsr.w	r3, r2, r3
 8003596:	4a09      	ldr	r2, [pc, #36]	@ (80035bc <HAL_RCC_ClockConfig+0x1c4>)
 8003598:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800359a:	4b09      	ldr	r3, [pc, #36]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c8>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff f976 	bl	8002890 <HAL_InitTick>

  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	40023c00 	.word	0x40023c00
 80035b4:	40023800 	.word	0x40023800
 80035b8:	08035bf4 	.word	0x08035bf4
 80035bc:	20000024 	.word	0x20000024
 80035c0:	20000028 	.word	0x20000028

080035c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035c8:	b094      	sub	sp, #80	@ 0x50
 80035ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80035cc:	2300      	movs	r3, #0
 80035ce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80035d0:	2300      	movs	r3, #0
 80035d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035dc:	4b79      	ldr	r3, [pc, #484]	@ (80037c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 030c 	and.w	r3, r3, #12
 80035e4:	2b08      	cmp	r3, #8
 80035e6:	d00d      	beq.n	8003604 <HAL_RCC_GetSysClockFreq+0x40>
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	f200 80e1 	bhi.w	80037b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d002      	beq.n	80035f8 <HAL_RCC_GetSysClockFreq+0x34>
 80035f2:	2b04      	cmp	r3, #4
 80035f4:	d003      	beq.n	80035fe <HAL_RCC_GetSysClockFreq+0x3a>
 80035f6:	e0db      	b.n	80037b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035f8:	4b73      	ldr	r3, [pc, #460]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80035fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035fc:	e0db      	b.n	80037b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035fe:	4b73      	ldr	r3, [pc, #460]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x208>)
 8003600:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003602:	e0d8      	b.n	80037b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003604:	4b6f      	ldr	r3, [pc, #444]	@ (80037c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800360c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800360e:	4b6d      	ldr	r3, [pc, #436]	@ (80037c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d063      	beq.n	80036e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800361a:	4b6a      	ldr	r3, [pc, #424]	@ (80037c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	099b      	lsrs	r3, r3, #6
 8003620:	2200      	movs	r2, #0
 8003622:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003624:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800362c:	633b      	str	r3, [r7, #48]	@ 0x30
 800362e:	2300      	movs	r3, #0
 8003630:	637b      	str	r3, [r7, #52]	@ 0x34
 8003632:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003636:	4622      	mov	r2, r4
 8003638:	462b      	mov	r3, r5
 800363a:	f04f 0000 	mov.w	r0, #0
 800363e:	f04f 0100 	mov.w	r1, #0
 8003642:	0159      	lsls	r1, r3, #5
 8003644:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003648:	0150      	lsls	r0, r2, #5
 800364a:	4602      	mov	r2, r0
 800364c:	460b      	mov	r3, r1
 800364e:	4621      	mov	r1, r4
 8003650:	1a51      	subs	r1, r2, r1
 8003652:	6139      	str	r1, [r7, #16]
 8003654:	4629      	mov	r1, r5
 8003656:	eb63 0301 	sbc.w	r3, r3, r1
 800365a:	617b      	str	r3, [r7, #20]
 800365c:	f04f 0200 	mov.w	r2, #0
 8003660:	f04f 0300 	mov.w	r3, #0
 8003664:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003668:	4659      	mov	r1, fp
 800366a:	018b      	lsls	r3, r1, #6
 800366c:	4651      	mov	r1, sl
 800366e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003672:	4651      	mov	r1, sl
 8003674:	018a      	lsls	r2, r1, #6
 8003676:	4651      	mov	r1, sl
 8003678:	ebb2 0801 	subs.w	r8, r2, r1
 800367c:	4659      	mov	r1, fp
 800367e:	eb63 0901 	sbc.w	r9, r3, r1
 8003682:	f04f 0200 	mov.w	r2, #0
 8003686:	f04f 0300 	mov.w	r3, #0
 800368a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800368e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003692:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003696:	4690      	mov	r8, r2
 8003698:	4699      	mov	r9, r3
 800369a:	4623      	mov	r3, r4
 800369c:	eb18 0303 	adds.w	r3, r8, r3
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	462b      	mov	r3, r5
 80036a4:	eb49 0303 	adc.w	r3, r9, r3
 80036a8:	60fb      	str	r3, [r7, #12]
 80036aa:	f04f 0200 	mov.w	r2, #0
 80036ae:	f04f 0300 	mov.w	r3, #0
 80036b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80036b6:	4629      	mov	r1, r5
 80036b8:	024b      	lsls	r3, r1, #9
 80036ba:	4621      	mov	r1, r4
 80036bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80036c0:	4621      	mov	r1, r4
 80036c2:	024a      	lsls	r2, r1, #9
 80036c4:	4610      	mov	r0, r2
 80036c6:	4619      	mov	r1, r3
 80036c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036ca:	2200      	movs	r2, #0
 80036cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80036d4:	f7fc fd80 	bl	80001d8 <__aeabi_uldivmod>
 80036d8:	4602      	mov	r2, r0
 80036da:	460b      	mov	r3, r1
 80036dc:	4613      	mov	r3, r2
 80036de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036e0:	e058      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036e2:	4b38      	ldr	r3, [pc, #224]	@ (80037c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	099b      	lsrs	r3, r3, #6
 80036e8:	2200      	movs	r2, #0
 80036ea:	4618      	mov	r0, r3
 80036ec:	4611      	mov	r1, r2
 80036ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036f2:	623b      	str	r3, [r7, #32]
 80036f4:	2300      	movs	r3, #0
 80036f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80036f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80036fc:	4642      	mov	r2, r8
 80036fe:	464b      	mov	r3, r9
 8003700:	f04f 0000 	mov.w	r0, #0
 8003704:	f04f 0100 	mov.w	r1, #0
 8003708:	0159      	lsls	r1, r3, #5
 800370a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800370e:	0150      	lsls	r0, r2, #5
 8003710:	4602      	mov	r2, r0
 8003712:	460b      	mov	r3, r1
 8003714:	4641      	mov	r1, r8
 8003716:	ebb2 0a01 	subs.w	sl, r2, r1
 800371a:	4649      	mov	r1, r9
 800371c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003720:	f04f 0200 	mov.w	r2, #0
 8003724:	f04f 0300 	mov.w	r3, #0
 8003728:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800372c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003730:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003734:	ebb2 040a 	subs.w	r4, r2, sl
 8003738:	eb63 050b 	sbc.w	r5, r3, fp
 800373c:	f04f 0200 	mov.w	r2, #0
 8003740:	f04f 0300 	mov.w	r3, #0
 8003744:	00eb      	lsls	r3, r5, #3
 8003746:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800374a:	00e2      	lsls	r2, r4, #3
 800374c:	4614      	mov	r4, r2
 800374e:	461d      	mov	r5, r3
 8003750:	4643      	mov	r3, r8
 8003752:	18e3      	adds	r3, r4, r3
 8003754:	603b      	str	r3, [r7, #0]
 8003756:	464b      	mov	r3, r9
 8003758:	eb45 0303 	adc.w	r3, r5, r3
 800375c:	607b      	str	r3, [r7, #4]
 800375e:	f04f 0200 	mov.w	r2, #0
 8003762:	f04f 0300 	mov.w	r3, #0
 8003766:	e9d7 4500 	ldrd	r4, r5, [r7]
 800376a:	4629      	mov	r1, r5
 800376c:	028b      	lsls	r3, r1, #10
 800376e:	4621      	mov	r1, r4
 8003770:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003774:	4621      	mov	r1, r4
 8003776:	028a      	lsls	r2, r1, #10
 8003778:	4610      	mov	r0, r2
 800377a:	4619      	mov	r1, r3
 800377c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800377e:	2200      	movs	r2, #0
 8003780:	61bb      	str	r3, [r7, #24]
 8003782:	61fa      	str	r2, [r7, #28]
 8003784:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003788:	f7fc fd26 	bl	80001d8 <__aeabi_uldivmod>
 800378c:	4602      	mov	r2, r0
 800378e:	460b      	mov	r3, r1
 8003790:	4613      	mov	r3, r2
 8003792:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003794:	4b0b      	ldr	r3, [pc, #44]	@ (80037c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	0c1b      	lsrs	r3, r3, #16
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	3301      	adds	r3, #1
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80037a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037ae:	e002      	b.n	80037b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037b0:	4b05      	ldr	r3, [pc, #20]	@ (80037c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80037b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3750      	adds	r7, #80	@ 0x50
 80037bc:	46bd      	mov	sp, r7
 80037be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037c2:	bf00      	nop
 80037c4:	40023800 	.word	0x40023800
 80037c8:	00f42400 	.word	0x00f42400
 80037cc:	007a1200 	.word	0x007a1200

080037d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e07b      	b.n	80038da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d108      	bne.n	80037fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037f2:	d009      	beq.n	8003808 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	61da      	str	r2, [r3, #28]
 80037fa:	e005      	b.n	8003808 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d106      	bne.n	8003828 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7fe fe44 	bl	80024b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2202      	movs	r2, #2
 800382c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800383e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003850:	431a      	orrs	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800385a:	431a      	orrs	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	f003 0302 	and.w	r3, r3, #2
 8003864:	431a      	orrs	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	431a      	orrs	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	699b      	ldr	r3, [r3, #24]
 8003874:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003878:	431a      	orrs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003882:	431a      	orrs	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800388c:	ea42 0103 	orr.w	r1, r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003894:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	430a      	orrs	r2, r1
 800389e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	0c1b      	lsrs	r3, r3, #16
 80038a6:	f003 0104 	and.w	r1, r3, #4
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ae:	f003 0210 	and.w	r2, r3, #16
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	69da      	ldr	r2, [r3, #28]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b088      	sub	sp, #32
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	60f8      	str	r0, [r7, #12]
 80038ea:	60b9      	str	r1, [r7, #8]
 80038ec:	603b      	str	r3, [r7, #0]
 80038ee:	4613      	mov	r3, r2
 80038f0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038f2:	f7ff f811 	bl	8002918 <HAL_GetTick>
 80038f6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80038f8:	88fb      	ldrh	r3, [r7, #6]
 80038fa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003902:	b2db      	uxtb	r3, r3
 8003904:	2b01      	cmp	r3, #1
 8003906:	d001      	beq.n	800390c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003908:	2302      	movs	r3, #2
 800390a:	e12a      	b.n	8003b62 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d002      	beq.n	8003918 <HAL_SPI_Transmit+0x36>
 8003912:	88fb      	ldrh	r3, [r7, #6]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e122      	b.n	8003b62 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003922:	2b01      	cmp	r3, #1
 8003924:	d101      	bne.n	800392a <HAL_SPI_Transmit+0x48>
 8003926:	2302      	movs	r3, #2
 8003928:	e11b      	b.n	8003b62 <HAL_SPI_Transmit+0x280>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2203      	movs	r2, #3
 8003936:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	88fa      	ldrh	r2, [r7, #6]
 800394a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	88fa      	ldrh	r2, [r7, #6]
 8003950:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003978:	d10f      	bne.n	800399a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003988:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003998:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a4:	2b40      	cmp	r3, #64	@ 0x40
 80039a6:	d007      	beq.n	80039b8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039c0:	d152      	bne.n	8003a68 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d002      	beq.n	80039d0 <HAL_SPI_Transmit+0xee>
 80039ca:	8b7b      	ldrh	r3, [r7, #26]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d145      	bne.n	8003a5c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d4:	881a      	ldrh	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e0:	1c9a      	adds	r2, r3, #2
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	3b01      	subs	r3, #1
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80039f4:	e032      	b.n	8003a5c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d112      	bne.n	8003a2a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a08:	881a      	ldrh	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a14:	1c9a      	adds	r2, r3, #2
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	3b01      	subs	r3, #1
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003a28:	e018      	b.n	8003a5c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a2a:	f7fe ff75 	bl	8002918 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d803      	bhi.n	8003a42 <HAL_SPI_Transmit+0x160>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a40:	d102      	bne.n	8003a48 <HAL_SPI_Transmit+0x166>
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d109      	bne.n	8003a5c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e082      	b.n	8003b62 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d1c7      	bne.n	80039f6 <HAL_SPI_Transmit+0x114>
 8003a66:	e053      	b.n	8003b10 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <HAL_SPI_Transmit+0x194>
 8003a70:	8b7b      	ldrh	r3, [r7, #26]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d147      	bne.n	8003b06 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	330c      	adds	r3, #12
 8003a80:	7812      	ldrb	r2, [r2, #0]
 8003a82:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003a9c:	e033      	b.n	8003b06 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d113      	bne.n	8003ad4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	330c      	adds	r3, #12
 8003ab6:	7812      	ldrb	r2, [r2, #0]
 8003ab8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abe:	1c5a      	adds	r2, r3, #1
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	3b01      	subs	r3, #1
 8003acc:	b29a      	uxth	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003ad2:	e018      	b.n	8003b06 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ad4:	f7fe ff20 	bl	8002918 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	683a      	ldr	r2, [r7, #0]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d803      	bhi.n	8003aec <HAL_SPI_Transmit+0x20a>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aea:	d102      	bne.n	8003af2 <HAL_SPI_Transmit+0x210>
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d109      	bne.n	8003b06 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e02d      	b.n	8003b62 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1c6      	bne.n	8003a9e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b10:	69fa      	ldr	r2, [r7, #28]
 8003b12:	6839      	ldr	r1, [r7, #0]
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	f000 fbd9 	bl	80042cc <SPI_EndRxTxTransaction>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d002      	beq.n	8003b26 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10a      	bne.n	8003b44 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b2e:	2300      	movs	r3, #0
 8003b30:	617b      	str	r3, [r7, #20]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	617b      	str	r3, [r7, #20]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e000      	b.n	8003b62 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003b60:	2300      	movs	r3, #0
  }
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3720      	adds	r7, #32
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b088      	sub	sp, #32
 8003b6e:	af02      	add	r7, sp, #8
 8003b70:	60f8      	str	r0, [r7, #12]
 8003b72:	60b9      	str	r1, [r7, #8]
 8003b74:	603b      	str	r3, [r7, #0]
 8003b76:	4613      	mov	r3, r2
 8003b78:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d001      	beq.n	8003b8a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003b86:	2302      	movs	r3, #2
 8003b88:	e104      	b.n	8003d94 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d002      	beq.n	8003b96 <HAL_SPI_Receive+0x2c>
 8003b90:	88fb      	ldrh	r3, [r7, #6]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e0fc      	b.n	8003d94 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ba2:	d112      	bne.n	8003bca <HAL_SPI_Receive+0x60>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d10e      	bne.n	8003bca <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2204      	movs	r2, #4
 8003bb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003bb4:	88fa      	ldrh	r2, [r7, #6]
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	68b9      	ldr	r1, [r7, #8]
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 f8eb 	bl	8003d9c <HAL_SPI_TransmitReceive>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	e0e4      	b.n	8003d94 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bca:	f7fe fea5 	bl	8002918 <HAL_GetTick>
 8003bce:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d101      	bne.n	8003bde <HAL_SPI_Receive+0x74>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	e0da      	b.n	8003d94 <HAL_SPI_Receive+0x22a>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2204      	movs	r2, #4
 8003bea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	88fa      	ldrh	r2, [r7, #6]
 8003bfe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	88fa      	ldrh	r2, [r7, #6]
 8003c04:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c2c:	d10f      	bne.n	8003c4e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003c4c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c58:	2b40      	cmp	r3, #64	@ 0x40
 8003c5a:	d007      	beq.n	8003c6c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c6a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d170      	bne.n	8003d56 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003c74:	e035      	b.n	8003ce2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d115      	bne.n	8003cb0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f103 020c 	add.w	r2, r3, #12
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c90:	7812      	ldrb	r2, [r2, #0]
 8003c92:	b2d2      	uxtb	r2, r2
 8003c94:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9a:	1c5a      	adds	r2, r3, #1
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cae:	e018      	b.n	8003ce2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cb0:	f7fe fe32 	bl	8002918 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	683a      	ldr	r2, [r7, #0]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d803      	bhi.n	8003cc8 <HAL_SPI_Receive+0x15e>
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc6:	d102      	bne.n	8003cce <HAL_SPI_Receive+0x164>
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d109      	bne.n	8003ce2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e058      	b.n	8003d94 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1c4      	bne.n	8003c76 <HAL_SPI_Receive+0x10c>
 8003cec:	e038      	b.n	8003d60 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d113      	bne.n	8003d24 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68da      	ldr	r2, [r3, #12]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d06:	b292      	uxth	r2, r2
 8003d08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d0e:	1c9a      	adds	r2, r3, #2
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d22:	e018      	b.n	8003d56 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d24:	f7fe fdf8 	bl	8002918 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d803      	bhi.n	8003d3c <HAL_SPI_Receive+0x1d2>
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d3a:	d102      	bne.n	8003d42 <HAL_SPI_Receive+0x1d8>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d109      	bne.n	8003d56 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e01e      	b.n	8003d94 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1c6      	bne.n	8003cee <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	6839      	ldr	r1, [r7, #0]
 8003d64:	68f8      	ldr	r0, [r7, #12]
 8003d66:	f000 fa4b 	bl	8004200 <SPI_EndRxTransaction>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d002      	beq.n	8003d76 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2220      	movs	r2, #32
 8003d74:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d001      	beq.n	8003d92 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e000      	b.n	8003d94 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003d92:	2300      	movs	r3, #0
  }
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3718      	adds	r7, #24
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b08a      	sub	sp, #40	@ 0x28
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
 8003da8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003daa:	2301      	movs	r3, #1
 8003dac:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dae:	f7fe fdb3 	bl	8002918 <HAL_GetTick>
 8003db2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003dba:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003dc2:	887b      	ldrh	r3, [r7, #2]
 8003dc4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003dc6:	7ffb      	ldrb	r3, [r7, #31]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d00c      	beq.n	8003de6 <HAL_SPI_TransmitReceive+0x4a>
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dd2:	d106      	bne.n	8003de2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <HAL_SPI_TransmitReceive+0x46>
 8003ddc:	7ffb      	ldrb	r3, [r7, #31]
 8003dde:	2b04      	cmp	r3, #4
 8003de0:	d001      	beq.n	8003de6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003de2:	2302      	movs	r3, #2
 8003de4:	e17f      	b.n	80040e6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d005      	beq.n	8003df8 <HAL_SPI_TransmitReceive+0x5c>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d002      	beq.n	8003df8 <HAL_SPI_TransmitReceive+0x5c>
 8003df2:	887b      	ldrh	r3, [r7, #2]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e174      	b.n	80040e6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d101      	bne.n	8003e0a <HAL_SPI_TransmitReceive+0x6e>
 8003e06:	2302      	movs	r3, #2
 8003e08:	e16d      	b.n	80040e6 <HAL_SPI_TransmitReceive+0x34a>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	d003      	beq.n	8003e26 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2205      	movs	r2, #5
 8003e22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	887a      	ldrh	r2, [r7, #2]
 8003e36:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	887a      	ldrh	r2, [r7, #2]
 8003e3c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	887a      	ldrh	r2, [r7, #2]
 8003e48:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	887a      	ldrh	r2, [r7, #2]
 8003e4e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e66:	2b40      	cmp	r3, #64	@ 0x40
 8003e68:	d007      	beq.n	8003e7a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e82:	d17e      	bne.n	8003f82 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d002      	beq.n	8003e92 <HAL_SPI_TransmitReceive+0xf6>
 8003e8c:	8afb      	ldrh	r3, [r7, #22]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d16c      	bne.n	8003f6c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e96:	881a      	ldrh	r2, [r3, #0]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea2:	1c9a      	adds	r2, r3, #2
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	b29a      	uxth	r2, r3
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003eb6:	e059      	b.n	8003f6c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d11b      	bne.n	8003efe <HAL_SPI_TransmitReceive+0x162>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d016      	beq.n	8003efe <HAL_SPI_TransmitReceive+0x162>
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d113      	bne.n	8003efe <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eda:	881a      	ldrh	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee6:	1c9a      	adds	r2, r3, #2
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003efa:	2300      	movs	r3, #0
 8003efc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d119      	bne.n	8003f40 <HAL_SPI_TransmitReceive+0x1a4>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d014      	beq.n	8003f40 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68da      	ldr	r2, [r3, #12]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f20:	b292      	uxth	r2, r2
 8003f22:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f28:	1c9a      	adds	r2, r3, #2
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	3b01      	subs	r3, #1
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003f40:	f7fe fcea 	bl	8002918 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	6a3b      	ldr	r3, [r7, #32]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d80d      	bhi.n	8003f6c <HAL_SPI_TransmitReceive+0x1d0>
 8003f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f56:	d009      	beq.n	8003f6c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e0bc      	b.n	80040e6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1a0      	bne.n	8003eb8 <HAL_SPI_TransmitReceive+0x11c>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d19b      	bne.n	8003eb8 <HAL_SPI_TransmitReceive+0x11c>
 8003f80:	e082      	b.n	8004088 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d002      	beq.n	8003f90 <HAL_SPI_TransmitReceive+0x1f4>
 8003f8a:	8afb      	ldrh	r3, [r7, #22]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d171      	bne.n	8004074 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	330c      	adds	r3, #12
 8003f9a:	7812      	ldrb	r2, [r2, #0]
 8003f9c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fb6:	e05d      	b.n	8004074 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d11c      	bne.n	8004000 <HAL_SPI_TransmitReceive+0x264>
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d017      	beq.n	8004000 <HAL_SPI_TransmitReceive+0x264>
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d114      	bne.n	8004000 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	330c      	adds	r3, #12
 8003fe0:	7812      	ldrb	r2, [r2, #0]
 8003fe2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe8:	1c5a      	adds	r2, r3, #1
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b01      	cmp	r3, #1
 800400c:	d119      	bne.n	8004042 <HAL_SPI_TransmitReceive+0x2a6>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004012:	b29b      	uxth	r3, r3
 8004014:	2b00      	cmp	r3, #0
 8004016:	d014      	beq.n	8004042 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68da      	ldr	r2, [r3, #12]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800402a:	1c5a      	adds	r2, r3, #1
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004034:	b29b      	uxth	r3, r3
 8004036:	3b01      	subs	r3, #1
 8004038:	b29a      	uxth	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800403e:	2301      	movs	r3, #1
 8004040:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004042:	f7fe fc69 	bl	8002918 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800404e:	429a      	cmp	r2, r3
 8004050:	d803      	bhi.n	800405a <HAL_SPI_TransmitReceive+0x2be>
 8004052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004058:	d102      	bne.n	8004060 <HAL_SPI_TransmitReceive+0x2c4>
 800405a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800405c:	2b00      	cmp	r3, #0
 800405e:	d109      	bne.n	8004074 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e038      	b.n	80040e6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004078:	b29b      	uxth	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d19c      	bne.n	8003fb8 <HAL_SPI_TransmitReceive+0x21c>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004082:	b29b      	uxth	r3, r3
 8004084:	2b00      	cmp	r3, #0
 8004086:	d197      	bne.n	8003fb8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004088:	6a3a      	ldr	r2, [r7, #32]
 800408a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 f91d 	bl	80042cc <SPI_EndRxTxTransaction>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d008      	beq.n	80040aa <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2220      	movs	r2, #32
 800409c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e01d      	b.n	80040e6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10a      	bne.n	80040c8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040b2:	2300      	movs	r3, #0
 80040b4:	613b      	str	r3, [r7, #16]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	613b      	str	r3, [r7, #16]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	613b      	str	r3, [r7, #16]
 80040c6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d001      	beq.n	80040e4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e000      	b.n	80040e6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80040e4:	2300      	movs	r3, #0
  }
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3728      	adds	r7, #40	@ 0x28
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
	...

080040f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b088      	sub	sp, #32
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	603b      	str	r3, [r7, #0]
 80040fc:	4613      	mov	r3, r2
 80040fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004100:	f7fe fc0a 	bl	8002918 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004108:	1a9b      	subs	r3, r3, r2
 800410a:	683a      	ldr	r2, [r7, #0]
 800410c:	4413      	add	r3, r2
 800410e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004110:	f7fe fc02 	bl	8002918 <HAL_GetTick>
 8004114:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004116:	4b39      	ldr	r3, [pc, #228]	@ (80041fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	015b      	lsls	r3, r3, #5
 800411c:	0d1b      	lsrs	r3, r3, #20
 800411e:	69fa      	ldr	r2, [r7, #28]
 8004120:	fb02 f303 	mul.w	r3, r2, r3
 8004124:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004126:	e055      	b.n	80041d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800412e:	d051      	beq.n	80041d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004130:	f7fe fbf2 	bl	8002918 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	69fa      	ldr	r2, [r7, #28]
 800413c:	429a      	cmp	r2, r3
 800413e:	d902      	bls.n	8004146 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d13d      	bne.n	80041c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685a      	ldr	r2, [r3, #4]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004154:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800415e:	d111      	bne.n	8004184 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004168:	d004      	beq.n	8004174 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004172:	d107      	bne.n	8004184 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004182:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004188:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800418c:	d10f      	bne.n	80041ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800419c:	601a      	str	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e018      	b.n	80041f4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d102      	bne.n	80041ce <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	61fb      	str	r3, [r7, #28]
 80041cc:	e002      	b.n	80041d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	3b01      	subs	r3, #1
 80041d2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689a      	ldr	r2, [r3, #8]
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	4013      	ands	r3, r2
 80041de:	68ba      	ldr	r2, [r7, #8]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	bf0c      	ite	eq
 80041e4:	2301      	moveq	r3, #1
 80041e6:	2300      	movne	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	461a      	mov	r2, r3
 80041ec:	79fb      	ldrb	r3, [r7, #7]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d19a      	bne.n	8004128 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3720      	adds	r7, #32
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	20000024 	.word	0x20000024

08004200 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b086      	sub	sp, #24
 8004204:	af02      	add	r7, sp, #8
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004214:	d111      	bne.n	800423a <SPI_EndRxTransaction+0x3a>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800421e:	d004      	beq.n	800422a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004228:	d107      	bne.n	800423a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004238:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004242:	d12a      	bne.n	800429a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800424c:	d012      	beq.n	8004274 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2200      	movs	r2, #0
 8004256:	2180      	movs	r1, #128	@ 0x80
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f7ff ff49 	bl	80040f0 <SPI_WaitFlagStateUntilTimeout>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d02d      	beq.n	80042c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004268:	f043 0220 	orr.w	r2, r3, #32
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e026      	b.n	80042c2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	2200      	movs	r2, #0
 800427c:	2101      	movs	r1, #1
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f7ff ff36 	bl	80040f0 <SPI_WaitFlagStateUntilTimeout>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d01a      	beq.n	80042c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800428e:	f043 0220 	orr.w	r2, r3, #32
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e013      	b.n	80042c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	9300      	str	r3, [sp, #0]
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2200      	movs	r2, #0
 80042a2:	2101      	movs	r1, #1
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f7ff ff23 	bl	80040f0 <SPI_WaitFlagStateUntilTimeout>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d007      	beq.n	80042c0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b4:	f043 0220 	orr.w	r2, r3, #32
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e000      	b.n	80042c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
	...

080042cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b088      	sub	sp, #32
 80042d0:	af02      	add	r7, sp, #8
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	9300      	str	r3, [sp, #0]
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	2201      	movs	r2, #1
 80042e0:	2102      	movs	r1, #2
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f7ff ff04 	bl	80040f0 <SPI_WaitFlagStateUntilTimeout>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d007      	beq.n	80042fe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f2:	f043 0220 	orr.w	r2, r3, #32
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e032      	b.n	8004364 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80042fe:	4b1b      	ldr	r3, [pc, #108]	@ (800436c <SPI_EndRxTxTransaction+0xa0>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a1b      	ldr	r2, [pc, #108]	@ (8004370 <SPI_EndRxTxTransaction+0xa4>)
 8004304:	fba2 2303 	umull	r2, r3, r2, r3
 8004308:	0d5b      	lsrs	r3, r3, #21
 800430a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800430e:	fb02 f303 	mul.w	r3, r2, r3
 8004312:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800431c:	d112      	bne.n	8004344 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	9300      	str	r3, [sp, #0]
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	2200      	movs	r2, #0
 8004326:	2180      	movs	r1, #128	@ 0x80
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	f7ff fee1 	bl	80040f0 <SPI_WaitFlagStateUntilTimeout>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d016      	beq.n	8004362 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004338:	f043 0220 	orr.w	r2, r3, #32
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e00f      	b.n	8004364 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00a      	beq.n	8004360 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	3b01      	subs	r3, #1
 800434e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800435a:	2b80      	cmp	r3, #128	@ 0x80
 800435c:	d0f2      	beq.n	8004344 <SPI_EndRxTxTransaction+0x78>
 800435e:	e000      	b.n	8004362 <SPI_EndRxTxTransaction+0x96>
        break;
 8004360:	bf00      	nop
  }

  return HAL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3718      	adds	r7, #24
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	20000024 	.word	0x20000024
 8004370:	165e9f81 	.word	0x165e9f81

08004374 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e038      	b.n	80043fc <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800439e:	68f8      	ldr	r0, [r7, #12]
 80043a0:	f7fd f8f6 	bl	8001590 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	3308      	adds	r3, #8
 80043ac:	4619      	mov	r1, r3
 80043ae:	4610      	mov	r0, r2
 80043b0:	f000 fc98 	bl	8004ce4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6818      	ldr	r0, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	461a      	mov	r2, r3
 80043be:	68b9      	ldr	r1, [r7, #8]
 80043c0:	f000 fcfa 	bl	8004db8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6858      	ldr	r0, [r3, #4]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	f000 fd1f 	bl	8004e14 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	6892      	ldr	r2, [r2, #8]
 80043de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	6892      	ldr	r2, [r2, #8]
 80043ea:	f041 0101 	orr.w	r1, r1, #1
 80043ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e041      	b.n	800449a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b00      	cmp	r3, #0
 8004420:	d106      	bne.n	8004430 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f7fe f9a0 	bl	8002770 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	3304      	adds	r3, #4
 8004440:	4619      	mov	r1, r3
 8004442:	4610      	mov	r0, r2
 8004444:	f000 fa7e 	bl	8004944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3708      	adds	r7, #8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
	...

080044a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d001      	beq.n	80044bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e04e      	b.n	800455a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2202      	movs	r2, #2
 80044c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0201 	orr.w	r2, r2, #1
 80044d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a23      	ldr	r2, [pc, #140]	@ (8004568 <HAL_TIM_Base_Start_IT+0xc4>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d022      	beq.n	8004524 <HAL_TIM_Base_Start_IT+0x80>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044e6:	d01d      	beq.n	8004524 <HAL_TIM_Base_Start_IT+0x80>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a1f      	ldr	r2, [pc, #124]	@ (800456c <HAL_TIM_Base_Start_IT+0xc8>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d018      	beq.n	8004524 <HAL_TIM_Base_Start_IT+0x80>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004570 <HAL_TIM_Base_Start_IT+0xcc>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d013      	beq.n	8004524 <HAL_TIM_Base_Start_IT+0x80>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a1c      	ldr	r2, [pc, #112]	@ (8004574 <HAL_TIM_Base_Start_IT+0xd0>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d00e      	beq.n	8004524 <HAL_TIM_Base_Start_IT+0x80>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a1b      	ldr	r2, [pc, #108]	@ (8004578 <HAL_TIM_Base_Start_IT+0xd4>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d009      	beq.n	8004524 <HAL_TIM_Base_Start_IT+0x80>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a19      	ldr	r2, [pc, #100]	@ (800457c <HAL_TIM_Base_Start_IT+0xd8>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d004      	beq.n	8004524 <HAL_TIM_Base_Start_IT+0x80>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a18      	ldr	r2, [pc, #96]	@ (8004580 <HAL_TIM_Base_Start_IT+0xdc>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d111      	bne.n	8004548 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2b06      	cmp	r3, #6
 8004534:	d010      	beq.n	8004558 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f042 0201 	orr.w	r2, r2, #1
 8004544:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004546:	e007      	b.n	8004558 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0201 	orr.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	40010000 	.word	0x40010000
 800456c:	40000400 	.word	0x40000400
 8004570:	40000800 	.word	0x40000800
 8004574:	40000c00 	.word	0x40000c00
 8004578:	40010400 	.word	0x40010400
 800457c:	40014000 	.word	0x40014000
 8004580:	40001800 	.word	0x40001800

08004584 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d020      	beq.n	80045e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d01b      	beq.n	80045e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f06f 0202 	mvn.w	r2, #2
 80045b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	f003 0303 	and.w	r3, r3, #3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d003      	beq.n	80045d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f999 	bl	8004906 <HAL_TIM_IC_CaptureCallback>
 80045d4:	e005      	b.n	80045e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f98b 	bl	80048f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 f99c 	bl	800491a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f003 0304 	and.w	r3, r3, #4
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d020      	beq.n	8004634 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f003 0304 	and.w	r3, r3, #4
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d01b      	beq.n	8004634 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f06f 0204 	mvn.w	r2, #4
 8004604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2202      	movs	r2, #2
 800460a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f973 	bl	8004906 <HAL_TIM_IC_CaptureCallback>
 8004620:	e005      	b.n	800462e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f965 	bl	80048f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f000 f976 	bl	800491a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	f003 0308 	and.w	r3, r3, #8
 800463a:	2b00      	cmp	r3, #0
 800463c:	d020      	beq.n	8004680 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	2b00      	cmp	r3, #0
 8004646:	d01b      	beq.n	8004680 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f06f 0208 	mvn.w	r2, #8
 8004650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2204      	movs	r2, #4
 8004656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	f003 0303 	and.w	r3, r3, #3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f94d 	bl	8004906 <HAL_TIM_IC_CaptureCallback>
 800466c:	e005      	b.n	800467a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 f93f 	bl	80048f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 f950 	bl	800491a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	f003 0310 	and.w	r3, r3, #16
 8004686:	2b00      	cmp	r3, #0
 8004688:	d020      	beq.n	80046cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f003 0310 	and.w	r3, r3, #16
 8004690:	2b00      	cmp	r3, #0
 8004692:	d01b      	beq.n	80046cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f06f 0210 	mvn.w	r2, #16
 800469c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2208      	movs	r2, #8
 80046a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	69db      	ldr	r3, [r3, #28]
 80046aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d003      	beq.n	80046ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f927 	bl	8004906 <HAL_TIM_IC_CaptureCallback>
 80046b8:	e005      	b.n	80046c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f919 	bl	80048f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 f92a 	bl	800491a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00c      	beq.n	80046f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d007      	beq.n	80046f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f06f 0201 	mvn.w	r2, #1
 80046e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7fd fe1a 	bl	8002324 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00c      	beq.n	8004714 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004700:	2b00      	cmp	r3, #0
 8004702:	d007      	beq.n	8004714 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800470c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 fade 	bl	8004cd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00c      	beq.n	8004738 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004724:	2b00      	cmp	r3, #0
 8004726:	d007      	beq.n	8004738 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 f8fb 	bl	800492e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f003 0320 	and.w	r3, r3, #32
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00c      	beq.n	800475c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f003 0320 	and.w	r3, r3, #32
 8004748:	2b00      	cmp	r3, #0
 800474a:	d007      	beq.n	800475c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f06f 0220 	mvn.w	r2, #32
 8004754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 fab0 	bl	8004cbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800475c:	bf00      	nop
 800475e:	3710      	adds	r7, #16
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800476e:	2300      	movs	r3, #0
 8004770:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004778:	2b01      	cmp	r3, #1
 800477a:	d101      	bne.n	8004780 <HAL_TIM_ConfigClockSource+0x1c>
 800477c:	2302      	movs	r3, #2
 800477e:	e0b4      	b.n	80048ea <HAL_TIM_ConfigClockSource+0x186>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800479e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047b8:	d03e      	beq.n	8004838 <HAL_TIM_ConfigClockSource+0xd4>
 80047ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047be:	f200 8087 	bhi.w	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047c6:	f000 8086 	beq.w	80048d6 <HAL_TIM_ConfigClockSource+0x172>
 80047ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ce:	d87f      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047d0:	2b70      	cmp	r3, #112	@ 0x70
 80047d2:	d01a      	beq.n	800480a <HAL_TIM_ConfigClockSource+0xa6>
 80047d4:	2b70      	cmp	r3, #112	@ 0x70
 80047d6:	d87b      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047d8:	2b60      	cmp	r3, #96	@ 0x60
 80047da:	d050      	beq.n	800487e <HAL_TIM_ConfigClockSource+0x11a>
 80047dc:	2b60      	cmp	r3, #96	@ 0x60
 80047de:	d877      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047e0:	2b50      	cmp	r3, #80	@ 0x50
 80047e2:	d03c      	beq.n	800485e <HAL_TIM_ConfigClockSource+0xfa>
 80047e4:	2b50      	cmp	r3, #80	@ 0x50
 80047e6:	d873      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047e8:	2b40      	cmp	r3, #64	@ 0x40
 80047ea:	d058      	beq.n	800489e <HAL_TIM_ConfigClockSource+0x13a>
 80047ec:	2b40      	cmp	r3, #64	@ 0x40
 80047ee:	d86f      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047f0:	2b30      	cmp	r3, #48	@ 0x30
 80047f2:	d064      	beq.n	80048be <HAL_TIM_ConfigClockSource+0x15a>
 80047f4:	2b30      	cmp	r3, #48	@ 0x30
 80047f6:	d86b      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 80047f8:	2b20      	cmp	r3, #32
 80047fa:	d060      	beq.n	80048be <HAL_TIM_ConfigClockSource+0x15a>
 80047fc:	2b20      	cmp	r3, #32
 80047fe:	d867      	bhi.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
 8004800:	2b00      	cmp	r3, #0
 8004802:	d05c      	beq.n	80048be <HAL_TIM_ConfigClockSource+0x15a>
 8004804:	2b10      	cmp	r3, #16
 8004806:	d05a      	beq.n	80048be <HAL_TIM_ConfigClockSource+0x15a>
 8004808:	e062      	b.n	80048d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800481a:	f000 f9b3 	bl	8004b84 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800482c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	609a      	str	r2, [r3, #8]
      break;
 8004836:	e04f      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004848:	f000 f99c 	bl	8004b84 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800485a:	609a      	str	r2, [r3, #8]
      break;
 800485c:	e03c      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800486a:	461a      	mov	r2, r3
 800486c:	f000 f910 	bl	8004a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2150      	movs	r1, #80	@ 0x50
 8004876:	4618      	mov	r0, r3
 8004878:	f000 f969 	bl	8004b4e <TIM_ITRx_SetConfig>
      break;
 800487c:	e02c      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800488a:	461a      	mov	r2, r3
 800488c:	f000 f92f 	bl	8004aee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2160      	movs	r1, #96	@ 0x60
 8004896:	4618      	mov	r0, r3
 8004898:	f000 f959 	bl	8004b4e <TIM_ITRx_SetConfig>
      break;
 800489c:	e01c      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048aa:	461a      	mov	r2, r3
 80048ac:	f000 f8f0 	bl	8004a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2140      	movs	r1, #64	@ 0x40
 80048b6:	4618      	mov	r0, r3
 80048b8:	f000 f949 	bl	8004b4e <TIM_ITRx_SetConfig>
      break;
 80048bc:	e00c      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4619      	mov	r1, r3
 80048c8:	4610      	mov	r0, r2
 80048ca:	f000 f940 	bl	8004b4e <TIM_ITRx_SetConfig>
      break;
 80048ce:	e003      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	73fb      	strb	r3, [r7, #15]
      break;
 80048d4:	e000      	b.n	80048d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}

080048f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048f2:	b480      	push	{r7}
 80048f4:	b083      	sub	sp, #12
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048fa:	bf00      	nop
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004906:	b480      	push	{r7}
 8004908:	b083      	sub	sp, #12
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800490e:	bf00      	nop
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr

0800491a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800492e:	b480      	push	{r7}
 8004930:	b083      	sub	sp, #12
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004936:	bf00      	nop
 8004938:	370c      	adds	r7, #12
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
	...

08004944 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a43      	ldr	r2, [pc, #268]	@ (8004a64 <TIM_Base_SetConfig+0x120>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d013      	beq.n	8004984 <TIM_Base_SetConfig+0x40>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004962:	d00f      	beq.n	8004984 <TIM_Base_SetConfig+0x40>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a40      	ldr	r2, [pc, #256]	@ (8004a68 <TIM_Base_SetConfig+0x124>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d00b      	beq.n	8004984 <TIM_Base_SetConfig+0x40>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a3f      	ldr	r2, [pc, #252]	@ (8004a6c <TIM_Base_SetConfig+0x128>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d007      	beq.n	8004984 <TIM_Base_SetConfig+0x40>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a3e      	ldr	r2, [pc, #248]	@ (8004a70 <TIM_Base_SetConfig+0x12c>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d003      	beq.n	8004984 <TIM_Base_SetConfig+0x40>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a3d      	ldr	r2, [pc, #244]	@ (8004a74 <TIM_Base_SetConfig+0x130>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d108      	bne.n	8004996 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800498a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a32      	ldr	r2, [pc, #200]	@ (8004a64 <TIM_Base_SetConfig+0x120>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d02b      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a4:	d027      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a2f      	ldr	r2, [pc, #188]	@ (8004a68 <TIM_Base_SetConfig+0x124>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d023      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a2e      	ldr	r2, [pc, #184]	@ (8004a6c <TIM_Base_SetConfig+0x128>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d01f      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a2d      	ldr	r2, [pc, #180]	@ (8004a70 <TIM_Base_SetConfig+0x12c>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d01b      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a2c      	ldr	r2, [pc, #176]	@ (8004a74 <TIM_Base_SetConfig+0x130>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d017      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a2b      	ldr	r2, [pc, #172]	@ (8004a78 <TIM_Base_SetConfig+0x134>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d013      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a2a      	ldr	r2, [pc, #168]	@ (8004a7c <TIM_Base_SetConfig+0x138>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d00f      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a29      	ldr	r2, [pc, #164]	@ (8004a80 <TIM_Base_SetConfig+0x13c>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d00b      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a28      	ldr	r2, [pc, #160]	@ (8004a84 <TIM_Base_SetConfig+0x140>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d007      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a27      	ldr	r2, [pc, #156]	@ (8004a88 <TIM_Base_SetConfig+0x144>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d003      	beq.n	80049f6 <TIM_Base_SetConfig+0xb2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a26      	ldr	r2, [pc, #152]	@ (8004a8c <TIM_Base_SetConfig+0x148>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d108      	bne.n	8004a08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	689a      	ldr	r2, [r3, #8]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a0e      	ldr	r2, [pc, #56]	@ (8004a64 <TIM_Base_SetConfig+0x120>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d003      	beq.n	8004a36 <TIM_Base_SetConfig+0xf2>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a10      	ldr	r2, [pc, #64]	@ (8004a74 <TIM_Base_SetConfig+0x130>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d103      	bne.n	8004a3e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	691a      	ldr	r2, [r3, #16]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f043 0204 	orr.w	r2, r3, #4
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	601a      	str	r2, [r3, #0]
}
 8004a56:	bf00      	nop
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40010000 	.word	0x40010000
 8004a68:	40000400 	.word	0x40000400
 8004a6c:	40000800 	.word	0x40000800
 8004a70:	40000c00 	.word	0x40000c00
 8004a74:	40010400 	.word	0x40010400
 8004a78:	40014000 	.word	0x40014000
 8004a7c:	40014400 	.word	0x40014400
 8004a80:	40014800 	.word	0x40014800
 8004a84:	40001800 	.word	0x40001800
 8004a88:	40001c00 	.word	0x40001c00
 8004a8c:	40002000 	.word	0x40002000

08004a90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b087      	sub	sp, #28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	f023 0201 	bic.w	r2, r3, #1
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004aba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	693a      	ldr	r2, [r7, #16]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	f023 030a 	bic.w	r3, r3, #10
 8004acc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	621a      	str	r2, [r3, #32]
}
 8004ae2:	bf00      	nop
 8004ae4:	371c      	adds	r7, #28
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b087      	sub	sp, #28
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	60f8      	str	r0, [r7, #12]
 8004af6:	60b9      	str	r1, [r7, #8]
 8004af8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	f023 0210 	bic.w	r2, r3, #16
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	031b      	lsls	r3, r3, #12
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b2a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	011b      	lsls	r3, r3, #4
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	621a      	str	r2, [r3, #32]
}
 8004b42:	bf00      	nop
 8004b44:	371c      	adds	r7, #28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b085      	sub	sp, #20
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
 8004b56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	f043 0307 	orr.w	r3, r3, #7
 8004b70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	609a      	str	r2, [r3, #8]
}
 8004b78:	bf00      	nop
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b087      	sub	sp, #28
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
 8004b90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	021a      	lsls	r2, r3, #8
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	609a      	str	r2, [r3, #8]
}
 8004bb8:	bf00      	nop
 8004bba:	371c      	adds	r7, #28
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d101      	bne.n	8004bdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bd8:	2302      	movs	r3, #2
 8004bda:	e05a      	b.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2202      	movs	r2, #2
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a21      	ldr	r2, [pc, #132]	@ (8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d022      	beq.n	8004c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c28:	d01d      	beq.n	8004c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d018      	beq.n	8004c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a1b      	ldr	r2, [pc, #108]	@ (8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d013      	beq.n	8004c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a1a      	ldr	r2, [pc, #104]	@ (8004cac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d00e      	beq.n	8004c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a18      	ldr	r2, [pc, #96]	@ (8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d009      	beq.n	8004c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a17      	ldr	r2, [pc, #92]	@ (8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d004      	beq.n	8004c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a15      	ldr	r2, [pc, #84]	@ (8004cb8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d10c      	bne.n	8004c80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3714      	adds	r7, #20
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	40010000 	.word	0x40010000
 8004ca4:	40000400 	.word	0x40000400
 8004ca8:	40000800 	.word	0x40000800
 8004cac:	40000c00 	.word	0x40000c00
 8004cb0:	40010400 	.word	0x40010400
 8004cb4:	40014000 	.word	0x40014000
 8004cb8:	40001800 	.word	0x40001800

08004cbc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cd8:	bf00      	nop
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b087      	sub	sp, #28
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cf8:	683a      	ldr	r2, [r7, #0]
 8004cfa:	6812      	ldr	r2, [r2, #0]
 8004cfc:	f023 0101 	bic.w	r1, r3, #1
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	2b08      	cmp	r3, #8
 8004d0c:	d102      	bne.n	8004d14 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004d0e:	2340      	movs	r3, #64	@ 0x40
 8004d10:	617b      	str	r3, [r7, #20]
 8004d12:	e001      	b.n	8004d18 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8004d14:	2300      	movs	r3, #0
 8004d16:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8004d24:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8004d2a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8004d30:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8004d36:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8004d3c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8004d42:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8004d48:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8004d4e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8004d54:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8004d72:	4b10      	ldr	r3, [pc, #64]	@ (8004db4 <FSMC_NORSRAM_Init+0xd0>)
 8004d74:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d7c:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8004d84:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	43db      	mvns	r3, r3
 8004d94:	ea02 0103 	and.w	r1, r2, r3
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	4319      	orrs	r1, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	371c      	adds	r7, #28
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr
 8004db4:	0008fb7f 	.word	0x0008fb7f

08004db8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8004dce:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8004dd6:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8004dde:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	691b      	ldr	r3, [r3, #16]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8004de8:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	3b02      	subs	r3, #2
 8004df0:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8004df2:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8004dfe:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3714      	adds	r7, #20
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b085      	sub	sp, #20
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
 8004e20:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e28:	d11d      	bne.n	8004e66 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004e32:	4b13      	ldr	r3, [pc, #76]	@ (8004e80 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8004e34:	4013      	ands	r3, r2
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	6811      	ldr	r1, [r2, #0]
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	6852      	ldr	r2, [r2, #4]
 8004e3e:	0112      	lsls	r2, r2, #4
 8004e40:	4311      	orrs	r1, r2
 8004e42:	68ba      	ldr	r2, [r7, #8]
 8004e44:	6892      	ldr	r2, [r2, #8]
 8004e46:	0212      	lsls	r2, r2, #8
 8004e48:	4311      	orrs	r1, r2
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	6992      	ldr	r2, [r2, #24]
 8004e4e:	4311      	orrs	r1, r2
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	68d2      	ldr	r2, [r2, #12]
 8004e54:	0412      	lsls	r2, r2, #16
 8004e56:	430a      	orrs	r2, r1
 8004e58:	ea43 0102 	orr.w	r1, r3, r2
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004e64:	e005      	b.n	8004e72 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8004e6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3714      	adds	r7, #20
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr
 8004e80:	cff00000 	.word	0xcff00000

08004e84 <memset>:
 8004e84:	4402      	add	r2, r0
 8004e86:	4603      	mov	r3, r0
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d100      	bne.n	8004e8e <memset+0xa>
 8004e8c:	4770      	bx	lr
 8004e8e:	f803 1b01 	strb.w	r1, [r3], #1
 8004e92:	e7f9      	b.n	8004e88 <memset+0x4>

08004e94 <__libc_init_array>:
 8004e94:	b570      	push	{r4, r5, r6, lr}
 8004e96:	4d0d      	ldr	r5, [pc, #52]	@ (8004ecc <__libc_init_array+0x38>)
 8004e98:	4c0d      	ldr	r4, [pc, #52]	@ (8004ed0 <__libc_init_array+0x3c>)
 8004e9a:	1b64      	subs	r4, r4, r5
 8004e9c:	10a4      	asrs	r4, r4, #2
 8004e9e:	2600      	movs	r6, #0
 8004ea0:	42a6      	cmp	r6, r4
 8004ea2:	d109      	bne.n	8004eb8 <__libc_init_array+0x24>
 8004ea4:	4d0b      	ldr	r5, [pc, #44]	@ (8004ed4 <__libc_init_array+0x40>)
 8004ea6:	4c0c      	ldr	r4, [pc, #48]	@ (8004ed8 <__libc_init_array+0x44>)
 8004ea8:	f000 f818 	bl	8004edc <_init>
 8004eac:	1b64      	subs	r4, r4, r5
 8004eae:	10a4      	asrs	r4, r4, #2
 8004eb0:	2600      	movs	r6, #0
 8004eb2:	42a6      	cmp	r6, r4
 8004eb4:	d105      	bne.n	8004ec2 <__libc_init_array+0x2e>
 8004eb6:	bd70      	pop	{r4, r5, r6, pc}
 8004eb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ebc:	4798      	blx	r3
 8004ebe:	3601      	adds	r6, #1
 8004ec0:	e7ee      	b.n	8004ea0 <__libc_init_array+0xc>
 8004ec2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ec6:	4798      	blx	r3
 8004ec8:	3601      	adds	r6, #1
 8004eca:	e7f2      	b.n	8004eb2 <__libc_init_array+0x1e>
 8004ecc:	08035c0c 	.word	0x08035c0c
 8004ed0:	08035c0c 	.word	0x08035c0c
 8004ed4:	08035c0c 	.word	0x08035c0c
 8004ed8:	08035c10 	.word	0x08035c10

08004edc <_init>:
 8004edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ede:	bf00      	nop
 8004ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ee2:	bc08      	pop	{r3}
 8004ee4:	469e      	mov	lr, r3
 8004ee6:	4770      	bx	lr

08004ee8 <_fini>:
 8004ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eea:	bf00      	nop
 8004eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eee:	bc08      	pop	{r3}
 8004ef0:	469e      	mov	lr, r3
 8004ef2:	4770      	bx	lr
