CLK_SET_RATE_PARENT,VAR_0
DCLK_MAX_CLKS,VAR_1
DIV_DCLK0,VAR_2
DIV_DCLK1,VAR_3
ENOMEM,VAR_4
GATE_DCLK0,VAR_5
GATE_DCLK1,VAR_6
GFP_KERNEL,VAR_7
IORESOURCE_MEM,VAR_8
IS_ERR,FUNC_0
MUX_CLKOUT0,VAR_9
MUX_CLKOUT1,VAR_10
MUX_DCLK0,VAR_11
MUX_DCLK1,VAR_12
PTR_ERR,FUNC_1
clk_data,VAR_13
clk_hw_register_clkdev,FUNC_2
clk_hw_register_divider,FUNC_3
clk_hw_register_gate,FUNC_4
clk_hw_register_mux,FUNC_5
clk_hw_unregister,FUNC_6
clk_notifier_register,FUNC_7
clk_notifier_unregister,FUNC_8
dev_err,FUNC_9
devm_ioremap_resource,FUNC_10
devm_kzalloc,FUNC_11
platform_get_device_id,FUNC_12
platform_get_resource,FUNC_13
platform_set_drvdata,FUNC_14
s3c24xx_dclk0_div_notify,VAR_14
s3c24xx_dclk1_div_notify,VAR_15
s3c24xx_register_clkout,FUNC_15
spin_lock_init,FUNC_16
struct_size,FUNC_17
s3c24xx_dclk_probe,FUNC_18
pdev,VAR_16
s3c24xx_dclk,VAR_17
mem,VAR_18
dclk_variant,VAR_19
clk_table,VAR_20
ret,VAR_21
i,VAR_22
