Generated by Fabric Compiler ( version 2020.3-Lite <build 71107> ) at Wed Nov  9 20:45:20 2022


Cell Usage:
GTP_CLKBUFG                   4 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     128 uses
GTP_DFF_C                   342 uses
GTP_DFF_CE                  460 uses
GTP_DFF_E                     4 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                   11 uses
GTP_DFF_R                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                    8 uses
GTP_GRS                       1 use
GTP_INV                      54 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     30 uses
GTP_LUT2                    151 uses
GTP_LUT3                    264 uses
GTP_LUT4                    171 uses
GTP_LUT5                    266 uses
GTP_LUT5CARRY               545 uses
GTP_LUT5M                    66 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 41 uses

I/O ports: 98
GTP_INBUF                  29 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 12 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 1657 of 17536 (9.45%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1657
Total Registers: 955 of 26304 (3.63%)
Total Latches: 0

DRM18K:
Total DRM18K = 8.0 of 48 (16.67%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 101 of 240 (42.08%)


Number of unique control sets : 68
  CLK(video_clk5x_out)                             : 38
  CLK(video_clk_out)                               : 90
  CLK(ui_clk), CE(u_aq_axi_master.N540)            : 1
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(sys_clk_g), C(~nt_rst_n)                     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn)       : 3
  CLK(u_LED_IC.clk), C(~nt_rst_n)                  : 9
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(ui_clk), C(~nt_rst_n)                        : 32
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 34
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 33
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(video_clk), C(frame_read_write_m0.write_fifo_aclr)       : 34
  CLK(ui_clk), CP(frame_read_write_m0.write_fifo_aclr)         : 36
      CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr)      : 35
      CLK(ui_clk), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr)     : 42
  CLK(video_clk_out), C(~nt_rst_n)                 : 45
  CLK(video_clk), C(~nt_rst_n)                     : 50
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 51
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 5
  CLK(u_LED_IC.DCLK_MBI5353), C(~nt_rst_n), CE(u_LED_IC.u_MBI5353.N2769)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)         : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N244)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N244)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N244)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N310)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N316)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N394)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N394)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N394)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N507)    : 2
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N2)     : 2
  CLK(u_LED_IC.DCLK_MBI5353), C(~nt_rst_n), CE(u_LED_IC.u_MBI5353.N2771)   : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23)     : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N77)        : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N77)     : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N77)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N395[0])   : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403)      : 4
  CLK(video_clk), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)   : 4
  CLK(u_LED_IC.DCLK_MBI5353), C(~nt_rst_n), CE(u_LED_IC.u_MBI5353.N2695)   : 5
  CLK(u_LED_IC.DCLK_MBI5353), C(~nt_rst_n), CE(u_LED_IC.u_MBI5353.N2710)   : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3)    : 5
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_LED_IC.u_MBI5353.N2776)   : 6
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)      : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N512)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N512)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N512)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383)       : 7
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)          : 7
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)       : 6
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)       : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N460)         : 7
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N460)      : 6
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N460)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N236)       : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N358)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N368)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N374)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos)  : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N500)    : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N536)    : 8
  CLK(u_LED_IC.DCLK_MBI5353), C(~nt_rst_n), CE(u_LED_IC.u_MBI5353.N2714)   : 10
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N226)      : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N226)   : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N226)   : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)       : 11
  CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 11
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 12
  CLK(video_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)  : 12
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N232)       : 12
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N355)      : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N211)     : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N182)     : 18
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N193)     : 18
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)    : 18
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N177)    : 18
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N475)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N587)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N14)    : 29
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)    : 29
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N444)    : 32
  CLK(video_clk5x_out), R(dvi_encoder_m0.serdes_4b_10to1_m0.N99[4])  : 3


Number of DFF:CE Signals : 53
  u_LED_IC.u_MBI5353.N2769(from GTP_LUT5:Z)        : 1
  u_aq_axi_master.N540(from GTP_LUT2:Z)            : 1
  u_aq_axi_master.N507(from GTP_LUT2:Z)            : 2
  u_aq_axi_master._N2(from GTP_LUT2:Z)             : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104(from GTP_LUT5:Z)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done(from GTP_DFF_C:Q)       : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N244(from GTP_LUT2:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N310(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N316(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N394(from GTP_LUT2:Z)    : 2
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag(from GTP_INV:Z)       : 2
  nt_rst_n(from GTP_INBUF:O)                       : 3
  u_LED_IC.u_MBI5353.N2771(from GTP_LUT5:Z)        : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23(from GTP_LUT5:Z)   : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N77(from GTP_LUT5:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N395[0](from GTP_LUT3:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403(from GTP_LUT3:Z)    : 4
  u_LED_IC.u_MBI5353.N2695(from GTP_LUT5:Z)        : 5
  u_LED_IC.u_MBI5353.N2710(from GTP_LUT5M:Z)       : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110(from GTP_LUT5:Z)      : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3(from GTP_LUT4:Z)  : 5
  frame_read_write_m0.frame_fifo_write_m0.N147(from GTP_LUT5:Z)      : 6
  u_LED_IC.u_MBI5353.N2776(from GTP_LUT5:Z)        : 6
  u_aq_axi_master.N512(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N163(from GTP_LUT4:Z)       : 7
  u_aq_axi_master.N460(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383(from GTP_LUT5:Z)  : 7
  u_aq_axi_master.N500(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N536(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N236(from GTP_LUT5:Z)     : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N358(from GTP_LUT4:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N368(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N374(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos(from GTP_LUT2:Z)      : 8
  u_LED_IC.u_MBI5353.N2714(from GTP_LUT5:Z)        : 10
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N226(from GTP_LUT5:Z)     : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 11
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 11
  video_timing_data_m0.color_bar_m0.N232(from GTP_LUT4:Z)      : 12
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 12
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 12
  frame_read_write_m0.frame_fifo_read_m0.N211(from GTP_LUT4:Z)       : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N355(from GTP_LUT4:Z)    : 16
  frame_read_write_m0.frame_fifo_read_m0.N182(from GTP_LUT4:Z)       : 18
  frame_read_write_m0.frame_fifo_read_m0.N193(from GTP_LUT3:Z)       : 18
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT4:Z)      : 18
  frame_read_write_m0.frame_fifo_write_m0.N177(from GTP_LUT3:Z)      : 18
  u_aq_axi_master.N475(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N587(from GTP_LUT3:Z)            : 21
  u_aq_axi_master._N14(from GTP_LUT5:Z)            : 29
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 29
  u_aq_axi_master.N444(from GTP_LUT5:Z)            : 32

Number of DFF:CLK Signals : 8
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 8
  u_LED_IC.clk(from GTP_DFF_C:Q)                   : 9
  u_LED_IC.DCLK_MBI5353(from GTP_DFF_C:Q)          : 24
  video_clk5x_out(from GTP_CLKBUFG:CLKOUT)         : 41
  video_clk_out(from GTP_CLKBUFG:CLKOUT)           : 135
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 161
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 178
  ui_clk(from GTP_PLL_E1:CLKOUT3)                  : 399

Number of DFF:CP Signals : 5
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn(from GTP_INV:Z)   : 10
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 93
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 99
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 138
  ~nt_rst_n(from GTP_INV:Z)                        : 480

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.N99[4](from GTP_DFF_R:Q)   : 3

Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                        | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                     | 1657     | 955     | 0                   | 0       | 8       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 101     | 1           | 0           | 2            | 0        | 545           | 0            | 0            | 0            | 0       | 2       | 0        | 0          | 0             | 1         | 0        | 4        
| + video_pll_m0                          | 0        | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                       | 315      | 172     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 148           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_write_req_gen_m0                 | 4        | 7       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dvi_encoder_m0                        | 339      | 176     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8       | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serdes_4b_10to1_m0                  | 48       | 41      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encr                                | 97       | 43      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encg                                | 97       | 43      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encb                                | 97       | 49      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m0                   | 438      | 319     | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 197           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                 | 97       | 54      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                  | 121      | 73      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                            | 109      | 99      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128     | 109      | 99      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                   | 0        | 0       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                | 109      | 99      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                           | 111      | 93      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 45            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512     | 111      | 93      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 45            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                   | 0        | 0       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                | 111      | 93      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 45            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_LED_IC                              | 76       | 41      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sys_clk                           | 1        | 1       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_MBI5353                           | 66       | 31      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_CLK                               | 9        | 9       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ipsl_hmic_h_top                     | 405      | 178     | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 54      | 1           | 0           | 2            | 0        | 73            | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_50_400                        | 0        | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_ddrc_top              | 243      | 25      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 1         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrc_reset_ctrl_v1_1            | 243      | 25      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_apb_reset_v1_1           | 180      | 10      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_phy_top               | 162      | 153     | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54      | 1           | 0           | 2            | 0        | 66            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_phy_io_v1_1                     | 0        | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54      | 1           | 0           | 2            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_update_ctrl_v1_1         | 96       | 97      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_training_ctrl_v1_1       | 6        | 8       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_reset_ctrl_v1_1          | 46       | 36      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_dll_update_ctrl_v1_1     | 13       | 12      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_timing_data_m0                  | 71       | 62      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + color_bar_m0                        | 46       | 31      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                 8           2  {sys_clk}
 in_video_clk_Inferred    1000.000     {0 500}        Declared               168           0  {in_video_clk}
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_LED_IC/u_sys_clk/clk/Q}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    135           0  {video_pll_m0/u_pll_e1/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     57           0  {video_pll_m0/u_pll_e1/CLKOUT0}
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                          1000.000     {0 500}        Declared                24           0  {u_LED_IC/u_CLK/DCLK_MBI5353/Q}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    407           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    180           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               in_video_clk_Inferred                   
 Inferred_clock_group_0        asynchronous               u_LED_IC/u_sys_clk/clk/Q[0]_Inferred    
 Inferred_clock_group_1        asynchronous               u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_65       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_66       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     348.675 MHz         20.000          2.868         17.132
 in_video_clk_Inferred        1.000 MHz     248.139 MHz       1000.000          4.030        995.970
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                              1.000 MHz     753.580 MHz       1000.000          1.327        998.673
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     194.326 MHz         13.461          5.146          8.315
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     495.050 MHz          2.692          2.020          0.672
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                              1.000 MHz     240.964 MHz       1000.000          4.150        995.850
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     182.349 MHz         10.000          5.484          4.516
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     156.838 MHz         20.000          6.376         13.624
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz     791.139 MHz          2.500          1.264          1.236
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.132       0.000              0              8
 in_video_clk_Inferred  in_video_clk_Inferred      995.970       0.000              0            258
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                        u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                                                   998.673       0.000              0              9
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.315       0.000              0             96
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.672       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.102     -33.060             30             30
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                        u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                                                   995.850       0.000              0             47
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.516       0.000              0            941
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.624       0.000              0            352
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.300       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.236       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     5.195       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.950       0.000              0              8
 in_video_clk_Inferred  in_video_clk_Inferred        0.654       0.000              0            258
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                        u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                                                     0.969       0.000              0              9
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0             96
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.878       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.730       0.000              0             30
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                        u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                                                     0.964       0.000              0             47
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.617       0.000              0            941
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            352
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.274       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.239              9              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.204       0.000              0            100
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.084       0.000              0            148
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.556       0.000              0            100
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.159       0.000              0            148
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.279       0.000              0              8
 in_video_clk_Inferred                             499.001       0.000              0            168
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred              499.380       0.000              0              9
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.110       0.000              0            135
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             57
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred         499.380       0.000              0             24
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                                                   498.293       0.000              0              1
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            407
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            180
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                                                   498.483       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[5]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751       3.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         u_LED_IC/u_MBI5353/fre_cnt_G [0]
                                                                                   u_LED_IC/u_MBI5353/N506_5/I2 (GTP_LUT4)
                                   td                    0.254       4.827 f       u_LED_IC/u_MBI5353/N506_5/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       5.268         u_LED_IC/u_MBI5353/_N3771
                                                                                   u_LED_IC/u_MBI5353/N2775/I3 (GTP_LUT4)
                                   td                    0.174       5.442 f       u_LED_IC/u_MBI5353/N2775/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       5.995         u_LED_IC/u_MBI5353/N2775
                                                                                   u_LED_IC/u_MBI5353/N250_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.223 f       u_LED_IC/u_MBI5353/N250_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.223         u_LED_IC/u_MBI5353/_N1121
                                                                                   u_LED_IC/u_MBI5353/N250_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.255 r       u_LED_IC/u_MBI5353/N250_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.255         u_LED_IC/u_MBI5353/_N1122
                                                                                   u_LED_IC/u_MBI5353/N250_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.287 r       u_LED_IC/u_MBI5353/N250_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.287         u_LED_IC/u_MBI5353/_N1123
                                                                                   u_LED_IC/u_MBI5353/N250_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.319 r       u_LED_IC/u_MBI5353/N250_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.319         u_LED_IC/u_MBI5353/_N1124
                                                                                   u_LED_IC/u_MBI5353/N250_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.351 r       u_LED_IC/u_MBI5353/N250_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.351         u_LED_IC/u_MBI5353/_N1125
                                                                                   u_LED_IC/u_MBI5353/N250_6/CIN (GTP_LUT5CARRY)
                                   td                    0.216       6.567 f       u_LED_IC/u_MBI5353/N250_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.567         u_LED_IC/u_MBI5353/N2777 [5]
                                                                           f       u_LED_IC/u_MBI5353/fre_cnt_G[5]/D (GTP_DFF_CE)

 Data arrival time                                                   6.567         Logic Levels: 8  
                                                                                   Logic: 1.325ns(47.305%), Route: 1.476ns(52.695%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751      23.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                  -6.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[4]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751       3.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         u_LED_IC/u_MBI5353/fre_cnt_G [0]
                                                                                   u_LED_IC/u_MBI5353/N506_5/I2 (GTP_LUT4)
                                   td                    0.254       4.827 f       u_LED_IC/u_MBI5353/N506_5/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       5.268         u_LED_IC/u_MBI5353/_N3771
                                                                                   u_LED_IC/u_MBI5353/N2775/I3 (GTP_LUT4)
                                   td                    0.174       5.442 f       u_LED_IC/u_MBI5353/N2775/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       5.995         u_LED_IC/u_MBI5353/N2775
                                                                                   u_LED_IC/u_MBI5353/N250_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.223 f       u_LED_IC/u_MBI5353/N250_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.223         u_LED_IC/u_MBI5353/_N1121
                                                                                   u_LED_IC/u_MBI5353/N250_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.255 r       u_LED_IC/u_MBI5353/N250_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.255         u_LED_IC/u_MBI5353/_N1122
                                                                                   u_LED_IC/u_MBI5353/N250_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.287 r       u_LED_IC/u_MBI5353/N250_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.287         u_LED_IC/u_MBI5353/_N1123
                                                                                   u_LED_IC/u_MBI5353/N250_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.319 r       u_LED_IC/u_MBI5353/N250_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.319         u_LED_IC/u_MBI5353/_N1124
                                                                                   u_LED_IC/u_MBI5353/N250_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       6.535 f       u_LED_IC/u_MBI5353/N250_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.535         u_LED_IC/u_MBI5353/N2777 [4]
                                                                           f       u_LED_IC/u_MBI5353/fre_cnt_G[4]/D (GTP_DFF_CE)

 Data arrival time                                                   6.535         Logic Levels: 7  
                                                                                   Logic: 1.293ns(46.696%), Route: 1.476ns(53.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751      23.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                  -6.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[3]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751       3.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         u_LED_IC/u_MBI5353/fre_cnt_G [0]
                                                                                   u_LED_IC/u_MBI5353/N506_5/I2 (GTP_LUT4)
                                   td                    0.254       4.827 f       u_LED_IC/u_MBI5353/N506_5/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       5.268         u_LED_IC/u_MBI5353/_N3771
                                                                                   u_LED_IC/u_MBI5353/N2775/I3 (GTP_LUT4)
                                   td                    0.174       5.442 f       u_LED_IC/u_MBI5353/N2775/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       5.995         u_LED_IC/u_MBI5353/N2775
                                                                                   u_LED_IC/u_MBI5353/N250_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.223 f       u_LED_IC/u_MBI5353/N250_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.223         u_LED_IC/u_MBI5353/_N1121
                                                                                   u_LED_IC/u_MBI5353/N250_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.255 r       u_LED_IC/u_MBI5353/N250_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.255         u_LED_IC/u_MBI5353/_N1122
                                                                                   u_LED_IC/u_MBI5353/N250_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.287 r       u_LED_IC/u_MBI5353/N250_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.287         u_LED_IC/u_MBI5353/_N1123
                                                                                   u_LED_IC/u_MBI5353/N250_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       6.503 f       u_LED_IC/u_MBI5353/N250_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.503         u_LED_IC/u_MBI5353/N2777 [3]
                                                                           f       u_LED_IC/u_MBI5353/fre_cnt_G[3]/D (GTP_DFF_CE)

 Data arrival time                                                   6.503         Logic Levels: 6  
                                                                                   Logic: 1.261ns(46.072%), Route: 1.476ns(53.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751      23.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                  -6.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/GCLK/CLK (GTP_DFF_C)
Endpoint    : u_LED_IC/u_MBI5353/GCLK/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751       3.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/GCLK/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       u_LED_IC/u_MBI5353/GCLK/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         nt_GCLK          
                                                                                   u_LED_IC/u_MBI5353/GCLK_ce_mux[0]/I0 (GTP_LUT5)
                                   td                    0.225       4.749 f       u_LED_IC/u_MBI5353/GCLK_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.749         u_LED_IC/u_MBI5353/_N3594
                                                                           f       u_LED_IC/u_MBI5353/GCLK/D (GTP_DFF_C)

 Data arrival time                                                   4.749         Logic Levels: 1  
                                                                                   Logic: 0.542ns(55.137%), Route: 0.441ns(44.863%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751       3.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/GCLK/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.950                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[0]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751       3.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_LED_IC/u_MBI5353/fre_cnt_G[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.565         u_LED_IC/u_MBI5353/fre_cnt_G [0]
                                                                                   u_LED_IC/u_MBI5353/N250_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       u_LED_IC/u_MBI5353/N250_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         u_LED_IC/u_MBI5353/N2777 [0]
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/D (GTP_DFF_CE)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751       3.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[1]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751       3.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_LED_IC/u_MBI5353/fre_cnt_G[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.565         u_LED_IC/u_MBI5353/fre_cnt_G [0]
                                                                                   u_LED_IC/u_MBI5353/N250_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       u_LED_IC/u_MBI5353/N250_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         u_LED_IC/u_MBI5353/N2777 [1]
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       1.751       3.766         sys_clk_g        
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [10]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N49_1/I2 (GTP_LUT3)
                                   td                    0.225       4.850 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N49_1/Z (GTP_LUT3)
                                   net (fanout=4)        0.511       5.361         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [8]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_20/I3 (GTP_LUT4)
                                   td                    0.174       5.535 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_20/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.046         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [5]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_22/I4 (GTP_LUT5)
                                   td                    0.174       6.220 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_22/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.590         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [1]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_1/I1 (GTP_LUT5CARRY)
                                   td                    0.278       6.868 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.868         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.co [2]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.co [4]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.co [8]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.180 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       7.550         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N163/I4 (GTP_LUT5)
                                   td                    0.164       7.714 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N163/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.714         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N163
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.714         Logic Levels: 9  
                                                                                   Logic: 1.652ns(41.844%), Route: 2.296ns(58.156%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 in_video_clk                                            0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000    1000.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751    1003.766         video_clk        
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.970                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/h_cnt[7]/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/color_bar_m0/v_active/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       video_timing_data_m0/color_bar_m0/h_cnt[7]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511       4.602         video_timing_data_m0/color_bar_m0/h_cnt [7]
                                                                                   video_timing_data_m0/color_bar_m0/N232_1/I0 (GTP_LUT5)
                                   td                    0.286       4.888 r       video_timing_data_m0/color_bar_m0/N232_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.329         video_timing_data_m0/color_bar_m0/_N3074
                                                                                   video_timing_data_m0/color_bar_m0/N232_10/I3 (GTP_LUT4)
                                   td                    0.174       5.503 f       video_timing_data_m0/color_bar_m0/N232_10/Z (GTP_LUT4)
                                   net (fanout=16)       0.653       6.156         video_timing_data_m0/color_bar_m0/N232
                                                                                   video_timing_data_m0/color_bar_m0/N80_8/I4 (GTP_LUT5)
                                   td                    0.174       6.330 f       video_timing_data_m0/color_bar_m0/N80_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.771         video_timing_data_m0/color_bar_m0/_N3084
                                                                                   video_timing_data_m0/color_bar_m0/N103_2/I2 (GTP_LUT3)
                                   td                    0.174       6.945 f       video_timing_data_m0/color_bar_m0/N103_2/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       7.315         video_timing_data_m0/color_bar_m0/N103
                                                                                   video_timing_data_m0/color_bar_m0/v_active_ce_mux[0]/I3 (GTP_LUT4)
                                   td                    0.164       7.479 r       video_timing_data_m0/color_bar_m0/v_active_ce_mux[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       7.479         video_timing_data_m0/color_bar_m0/_N3627
                                                                           r       video_timing_data_m0/color_bar_m0/v_active/D (GTP_DFF_C)

 Data arrival time                                                   7.479         Logic Levels: 5  
                                                                                   Logic: 1.297ns(34.931%), Route: 2.416ns(65.069%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 in_video_clk                                            0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000    1000.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751    1003.766         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/v_active/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.205                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/v_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : video_timing_data_m0/color_bar_m0/v_cnt[11]/D (GTP_DFF_CE)
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       video_timing_data_m0/color_bar_m0/v_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       4.532         video_timing_data_m0/color_bar_m0/v_cnt [1]
                                                                                   video_timing_data_m0/color_bar_m0/N80_5/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       video_timing_data_m0/color_bar_m0/N80_5/Z (GTP_LUT4)
                                   net (fanout=3)        0.482       5.275         video_timing_data_m0/color_bar_m0/_N3026
                                                                                   video_timing_data_m0/color_bar_m0/N238_12/I4 (GTP_LUT5)
                                   td                    0.174       5.449 f       video_timing_data_m0/color_bar_m0/N238_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       5.819         video_timing_data_m0/color_bar_m0/_N3875
                                                                                   video_timing_data_m0/color_bar_m0/N238_13/I4 (GTP_LUT5)
                                   td                    0.174       5.993 f       video_timing_data_m0/color_bar_m0/N238_13/Z (GTP_LUT5)
                                   net (fanout=13)       0.632       6.625         video_timing_data_m0/color_bar_m0/N238
                                                                                   video_timing_data_m0/color_bar_m0/N42_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.853 f       video_timing_data_m0/color_bar_m0/N42_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.853         video_timing_data_m0/color_bar_m0/_N1367
                                                                                   video_timing_data_m0/color_bar_m0/N42_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.885 r       video_timing_data_m0/color_bar_m0/N42_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.885         video_timing_data_m0/color_bar_m0/_N1368
                                                                                   video_timing_data_m0/color_bar_m0/N42_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.917 r       video_timing_data_m0/color_bar_m0/N42_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.917         video_timing_data_m0/color_bar_m0/_N1369
                                                                                   video_timing_data_m0/color_bar_m0/N42_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.949 r       video_timing_data_m0/color_bar_m0/N42_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.949         video_timing_data_m0/color_bar_m0/_N1370
                                                                                   video_timing_data_m0/color_bar_m0/N42_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.981 r       video_timing_data_m0/color_bar_m0/N42_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.981         video_timing_data_m0/color_bar_m0/_N1371
                                                                                   video_timing_data_m0/color_bar_m0/N42_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.013 r       video_timing_data_m0/color_bar_m0/N42_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.013         video_timing_data_m0/color_bar_m0/_N1372
                                                                                   video_timing_data_m0/color_bar_m0/N42_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.045 r       video_timing_data_m0/color_bar_m0/N42_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.045         video_timing_data_m0/color_bar_m0/_N1373
                                                                                   video_timing_data_m0/color_bar_m0/N42_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.077 r       video_timing_data_m0/color_bar_m0/N42_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.077         video_timing_data_m0/color_bar_m0/_N1374
                                                                                   video_timing_data_m0/color_bar_m0/N42_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.109 r       video_timing_data_m0/color_bar_m0/N42_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.109         video_timing_data_m0/color_bar_m0/_N1375
                                                                                   video_timing_data_m0/color_bar_m0/N42_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.141 r       video_timing_data_m0/color_bar_m0/N42_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.141         video_timing_data_m0/color_bar_m0/_N1376
                                                                                   video_timing_data_m0/color_bar_m0/N42_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.173 r       video_timing_data_m0/color_bar_m0/N42_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.173         video_timing_data_m0/color_bar_m0/_N1377
                                                                                   video_timing_data_m0/color_bar_m0/N42_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.389 f       video_timing_data_m0/color_bar_m0/N42_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.389         video_timing_data_m0/color_bar_m0/N43 [11]
                                                                           f       video_timing_data_m0/color_bar_m0/v_cnt[11]/D (GTP_DFF_CE)

 Data arrival time                                                   7.389         Logic Levels: 15 
                                                                                   Logic: 1.698ns(46.867%), Route: 1.925ns(53.133%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 in_video_clk                                            0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000    1000.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751    1003.766         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -7.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.310                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [7]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/DCLK_MBI5353/CLK (GTP_DFF_C)
Endpoint    : u_LED_IC/u_CLK/DCLK_MBI5353/D (GTP_DFF_C)
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/DCLK_MBI5353/CLK (GTP_DFF_C)

                                   tco                   0.325       0.930 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       1.628         u_LED_IC/DCLK_MBI5353
                                                                                   u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/I3 (GTP_LUT4)
                                   td                    0.222       1.850 r       u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       1.850         u_LED_IC/u_CLK/_N3595
                                                                           r       u_LED_IC/u_CLK/DCLK_MBI5353/D (GTP_DFF_C)

 Data arrival time                                                   1.850         Logic Levels: 1  
                                                                                   Logic: 0.547ns(43.936%), Route: 0.698ns(56.064%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605    1000.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/DCLK_MBI5353/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.605                          
 clock uncertainty                                      -0.050    1000.555                          

 Setup time                                             -0.032    1000.523                          

 Data required time                                               1000.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.523                          
 Data arrival time                                                  -1.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[0]/CLK (GTP_DFF_C)
Endpoint    : u_LED_IC/u_CLK/DCLK_SPI/D (GTP_DFF_C)
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       0.930 r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       1.464         u_LED_IC/u_CLK/fre_cnt_SPI [0]
                                                                                   u_LED_IC/u_CLK/DCLK_SPI_ce_mux[0]/I0 (GTP_LUT5)
                                   td                    0.274       1.738 r       u_LED_IC/u_CLK/DCLK_SPI_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       1.738         u_LED_IC/u_CLK/_N3596
                                                                           r       u_LED_IC/u_CLK/DCLK_SPI/D (GTP_DFF_C)

 Data arrival time                                                   1.738         Logic Levels: 1  
                                                                                   Logic: 0.599ns(52.868%), Route: 0.534ns(47.132%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605    1000.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/DCLK_SPI/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.605                          
 clock uncertainty                                      -0.050    1000.555                          

 Setup time                                             -0.032    1000.523                          

 Data required time                                               1000.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.523                          
 Data arrival time                                                  -1.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.785                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[0]/CLK (GTP_DFF_C)
Endpoint    : u_LED_IC/u_CLK/fre_cnt_SPI[2]/D (GTP_DFF_C)
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       0.930 r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       1.464         u_LED_IC/u_CLK/fre_cnt_SPI [0]
                                                                                   u_LED_IC/u_CLK/N40[2]/I0 (GTP_LUT4)
                                   td                    0.252       1.716 r       u_LED_IC/u_CLK/N40[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       1.716         u_LED_IC/u_CLK/N40 [2]
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[2]/D (GTP_DFF_C)

 Data arrival time                                                   1.716         Logic Levels: 1  
                                                                                   Logic: 0.577ns(51.935%), Route: 0.534ns(48.065%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605    1000.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.605                          
 clock uncertainty                                      -0.050    1000.555                          

 Setup time                                             -0.032    1000.523                          

 Data required time                                               1000.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.523                          
 Data arrival time                                                  -1.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_D[0]/CLK (GTP_DFF_C)
Endpoint    : u_LED_IC/u_CLK/fre_cnt_D[0]/D (GTP_DFF_C)
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/fre_cnt_D[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.922 f       u_LED_IC/u_CLK/fre_cnt_D[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511       1.433         u_LED_IC/u_CLK/fre_cnt_D [0]
                                                                                   u_LED_IC/u_CLK/N38[0]/I0 (GTP_LUT1)
                                   td                    0.164       1.597 r       u_LED_IC/u_CLK/N38[0]/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       1.597         u_LED_IC/u_CLK/N38 [0]
                                                                           r       u_LED_IC/u_CLK/fre_cnt_D[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.597         Logic Levels: 1  
                                                                                   Logic: 0.481ns(48.488%), Route: 0.511ns(51.512%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/fre_cnt_D[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.605                          
 clock uncertainty                                       0.000       0.605                          

 Hold time                                               0.023       0.628                          

 Data required time                                                  0.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.628                          
 Data arrival time                                                  -1.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[0]/CLK (GTP_DFF_C)
Endpoint    : u_LED_IC/u_CLK/fre_cnt_SPI[0]/D (GTP_DFF_C)
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.922 f       u_LED_IC/u_CLK/fre_cnt_SPI[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       1.456         u_LED_IC/u_CLK/fre_cnt_SPI [0]
                                                                                   u_LED_IC/u_CLK/N40[0]/I0 (GTP_LUT1)
                                   td                    0.164       1.620 r       u_LED_IC/u_CLK/N40[0]/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       1.620         u_LED_IC/u_CLK/N40 [0]
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.620         Logic Levels: 1  
                                                                                   Logic: 0.481ns(47.389%), Route: 0.534ns(52.611%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.605                          
 clock uncertainty                                       0.000       0.605                          

 Hold time                                               0.023       0.628                          

 Data required time                                                  0.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.628                          
 Data arrival time                                                  -1.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[1]/CLK (GTP_DFF_C)
Endpoint    : u_LED_IC/u_CLK/fre_cnt_SPI[1]/D (GTP_DFF_C)
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.922 f       u_LED_IC/u_CLK/fre_cnt_SPI[1]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511       1.433         u_LED_IC/u_CLK/fre_cnt_SPI [1]
                                                                                   u_LED_IC/u_CLK/N24_sum1/I0 (GTP_LUT2)
                                   td                    0.191       1.624 r       u_LED_IC/u_CLK/N24_sum1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.624         u_LED_IC/u_CLK/N40 [1]
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[1]/D (GTP_DFF_C)

 Data arrival time                                                   1.624         Logic Levels: 1  
                                                                                   Logic: 0.508ns(49.853%), Route: 0.511ns(50.147%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         u_LED_IC/clk     
                                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.605                          
 clock uncertainty                                       0.000       0.605                          

 Hold time                                               0.023       0.628                          

 Data required time                                                  0.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.628                          
 Data arrival time                                                  -1.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.996                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.371
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.696 r       dvi_encoder_m0/encg/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.342         dvi_encoder_m0/encg/cnt [4]
                                                                                   dvi_encoder_m0/encg/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.611 r       dvi_encoder_m0/encg/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.981         dvi_encoder_m0/encg/N172
                                                                                   dvi_encoder_m0/encg/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       7.220 f       dvi_encoder_m0/encg/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.896         dvi_encoder_m0/encg/N228
                                                                                   dvi_encoder_m0/encg/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       8.070 f       dvi_encoder_m0/encg/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.440         dvi_encoder_m0/encg/nb9 [1]
                                                                                   dvi_encoder_m0/encg/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.668 f       dvi_encoder_m0/encg/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.668         dvi_encoder_m0/encg/_N1311
                                                                                   dvi_encoder_m0/encg/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.884 f       dvi_encoder_m0/encg/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.325         dvi_encoder_m0/encg/nb6 [2]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.553 f       dvi_encoder_m0/encg/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.553         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [3]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.585 r       dvi_encoder_m0/encg/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.585         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.801 f       dvi_encoder_m0/encg/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      10.171         dvi_encoder_m0/encg/nb5 [4]
                                                                                   dvi_encoder_m0/encg/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      10.335 r       dvi_encoder_m0/encg/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.335         dvi_encoder_m0/encg/N243 [4]
                                                                           r       dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.335         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.123%), Route: 2.873ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      16.081         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.604 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      17.081         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.081 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751      18.832         video_clk_out    
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.832                          
 clock uncertainty                                      -0.150      18.682                          

 Setup time                                             -0.032      18.650                          

 Data required time                                                 18.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.650                          
 Data arrival time                                                 -10.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.315                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.371
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.696 r       dvi_encoder_m0/encr/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.342         dvi_encoder_m0/encr/cnt [4]
                                                                                   dvi_encoder_m0/encr/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.611 r       dvi_encoder_m0/encr/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.981         dvi_encoder_m0/encr/N172
                                                                                   dvi_encoder_m0/encr/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       7.220 f       dvi_encoder_m0/encr/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.896         dvi_encoder_m0/encr/N228
                                                                                   dvi_encoder_m0/encr/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       8.070 f       dvi_encoder_m0/encr/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.440         dvi_encoder_m0/encr/nb9 [1]
                                                                                   dvi_encoder_m0/encr/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.668 f       dvi_encoder_m0/encr/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.668         dvi_encoder_m0/encr/_N1148
                                                                                   dvi_encoder_m0/encr/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.884 f       dvi_encoder_m0/encr/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.325         dvi_encoder_m0/encr/nb6 [2]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.553 f       dvi_encoder_m0/encr/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.553         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [3]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.585 r       dvi_encoder_m0/encr/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.585         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.801 f       dvi_encoder_m0/encr/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      10.171         dvi_encoder_m0/encr/nb5 [4]
                                                                                   dvi_encoder_m0/encr/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      10.335 r       dvi_encoder_m0/encr/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.335         dvi_encoder_m0/encr/N243 [4]
                                                                           r       dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.335         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.123%), Route: 2.873ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      16.081         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.604 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      17.081         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.081 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751      18.832         video_clk_out    
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.832                          
 clock uncertainty                                      -0.150      18.682                          

 Setup time                                             -0.032      18.650                          

 Data required time                                                 18.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.650                          
 Data arrival time                                                 -10.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.315                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encg/cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.371
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.696 r       dvi_encoder_m0/encg/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.342         dvi_encoder_m0/encg/cnt [4]
                                                                                   dvi_encoder_m0/encg/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.611 r       dvi_encoder_m0/encg/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.981         dvi_encoder_m0/encg/N172
                                                                                   dvi_encoder_m0/encg/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       7.220 f       dvi_encoder_m0/encg/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.896         dvi_encoder_m0/encg/N228
                                                                                   dvi_encoder_m0/encg/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       8.070 f       dvi_encoder_m0/encg/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.440         dvi_encoder_m0/encg/nb9 [1]
                                                                                   dvi_encoder_m0/encg/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.668 f       dvi_encoder_m0/encg/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.668         dvi_encoder_m0/encg/_N1311
                                                                                   dvi_encoder_m0/encg/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.884 f       dvi_encoder_m0/encg/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.325         dvi_encoder_m0/encg/nb6 [2]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.553 f       dvi_encoder_m0/encg/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.553         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [3]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.769 f       dvi_encoder_m0/encg/N243_5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      10.139         dvi_encoder_m0/encg/nb5 [3]
                                                                                   dvi_encoder_m0/encg/N243_0[3]/I0 (GTP_LUT3)
                                   td                    0.164      10.303 r       dvi_encoder_m0/encg/N243_0[3]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.303         dvi_encoder_m0/encg/N243 [3]
                                                                           r       dvi_encoder_m0/encg/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                  10.303         Logic Levels: 8  
                                                                                   Logic: 2.059ns(41.748%), Route: 2.873ns(58.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      16.081         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.604 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      17.081         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.081 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751      18.832         video_clk_out    
                                                                           r       dvi_encoder_m0/encg/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.832                          
 clock uncertainty                                      -0.150      18.682                          

 Setup time                                             -0.032      18.650                          

 Data required time                                                 18.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.650                          
 Data arrival time                                                 -10.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.347                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c1_q/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encb/c1_reg/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.371
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/c1_q/CLK (GTP_DFF)

                                   tco                   0.317       5.688 f       dvi_encoder_m0/encb/c1_q/Q (GTP_DFF)
                                   net (fanout=1)        0.370       6.058         dvi_encoder_m0/encb/c1_q
                                                                           f       dvi_encoder_m0/encb/c1_reg/D (GTP_DFF)

 Data arrival time                                                   6.058         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/c1_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.371                          
 clock uncertainty                                       0.000       5.371                          

 Hold time                                               0.033       5.404                          

 Data required time                                                  5.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.404                          
 Data arrival time                                                  -6.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_q/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encb/de_reg/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.371
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/de_q/CLK (GTP_DFF)

                                   tco                   0.317       5.688 f       dvi_encoder_m0/encb/de_q/Q (GTP_DFF)
                                   net (fanout=1)        0.370       6.058         dvi_encoder_m0/encb/de_q
                                                                           f       dvi_encoder_m0/encb/de_reg/D (GTP_DFF)

 Data arrival time                                                   6.058         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/de_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.371                          
 clock uncertainty                                       0.000       5.371                          

 Hold time                                               0.033       5.404                          

 Data required time                                                  5.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.404                          
 Data arrival time                                                  -6.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encb/c0_reg/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.371
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/c0_q/CLK (GTP_DFF)

                                   tco                   0.317       5.688 f       dvi_encoder_m0/encb/c0_q/Q (GTP_DFF)
                                   net (fanout=1)        0.370       6.058         dvi_encoder_m0/encb/c0_q
                                                                           f       dvi_encoder_m0/encb/c0_reg/D (GTP_DFF)

 Data arrival time                                                   6.058         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/c0_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.371                          
 clock uncertainty                                       0.000       5.371                          

 Hold time                                               0.033       5.404                          

 Data required time                                                  5.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.404                          
 Data arrival time                                                  -6.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.369
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.694 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       6.135         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N87/I0 (GTP_LUT1)
                                   td                    0.174       6.309 f       dvi_encoder_m0/serdes_4b_10to1_m0/N87/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       7.179         dvi_encoder_m0/serdes_4b_10to1_m0/N87
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)

 Data arrival time                                                   7.179         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       5.312         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.833 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.310         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.310 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.061         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       8.061                          
 clock uncertainty                                      -0.150       7.911                          

 Setup time                                             -0.060       7.851                          

 Data required time                                                  7.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.851                          
 Data arrival time                                                  -7.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.369
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.694 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       6.135         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N68/I0 (GTP_LUT1)
                                   td                    0.174       6.309 f       dvi_encoder_m0/serdes_4b_10to1_m0/N68/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       7.179         dvi_encoder_m0/serdes_4b_10to1_m0/N68
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)

 Data arrival time                                                   7.179         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       5.312         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.833 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.310         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.310 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.061         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       8.061                          
 clock uncertainty                                      -0.150       7.911                          

 Setup time                                             -0.060       7.851                          

 Data required time                                                  7.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.851                          
 Data arrival time                                                  -7.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.369
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.694 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       6.135         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N86/I0 (GTP_LUT1)
                                   td                    0.174       6.309 f       dvi_encoder_m0/serdes_4b_10to1_m0/N86/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       7.179         dvi_encoder_m0/serdes_4b_10to1_m0/N86
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)

 Data arrival time                                                   7.179         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       5.312         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.833 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.310         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.310 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.061         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       8.061                          
 clock uncertainty                                      -0.150       7.911                          

 Setup time                                             -0.060       7.851                          

 Data required time                                                  7.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.851                          
 Data arrival time                                                  -7.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.369
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF)

                                   tco                   0.317       5.686 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       6.056         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[1]/I0 (GTP_LUT2)
                                   td                    0.214       6.270 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.270         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF)

 Data arrival time                                                   6.270         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.369                          
 clock uncertainty                                       0.000       5.369                          

 Hold time                                               0.023       5.392                          

 Data required time                                                  5.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.392                          
 Data arrival time                                                  -6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.369
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/CLK (GTP_DFF)

                                   tco                   0.317       5.686 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       6.056         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[3]/I0 (GTP_LUT2)
                                   td                    0.214       6.270 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[3]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.270         dvi_encoder_m0/serdes_4b_10to1_m0/N100 [3]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/D (GTP_DFF)

 Data arrival time                                                   6.270         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.369                          
 clock uncertainty                                       0.000       5.369                          

 Hold time                                               0.023       5.392                          

 Data required time                                                  5.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.392                          
 Data arrival time                                                  -6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.369
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)

                                   tco                   0.317       5.686 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       6.056         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[0]/I0 (GTP_LUT2)
                                   td                    0.214       6.270 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.270         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF)

 Data arrival time                                                   6.270         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.369                          
 clock uncertainty                                       0.000       5.369                          

 Hold time                                               0.023       5.392                          

 Data required time                                                  5.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.392                          
 Data arrival time                                                  -6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605   36226.171         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.694 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.171         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.171 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751   36228.922         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.247 r       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.617         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.239   36229.856 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.856         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                               36229.856         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605   36226.172         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.693 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.170         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.170 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.921         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.921                          
 clock uncertainty                                      -0.150   36228.771                          

 Setup time                                             -0.017   36228.754                          

 Data required time                                              36228.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.754                          
 Data arrival time                                              -36229.856                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605   36226.171         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.694 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.171         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.171 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751   36228.922         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.247 r       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.617         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.239   36229.856 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.856         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                               36229.856         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605   36226.172         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.693 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.170         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.170 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.921         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.921                          
 clock uncertainty                                      -0.150   36228.771                          

 Setup time                                             -0.017   36228.754                          

 Data required time                                              36228.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.754                          
 Data arrival time                                              -36229.856                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605   36226.171         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.694 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.171         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.171 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751   36228.922         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.247 r       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.617         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.239   36229.856 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.856         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                               36229.856         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605   36226.172         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.693 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.170         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.170 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.921         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.921                          
 clock uncertainty                                      -0.150   36228.771                          

 Setup time                                             -0.017   36228.754                          

 Data required time                                              36228.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.754                          
 Data arrival time                                              -36229.856                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.688 f       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       6.058         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.214       6.272 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.272         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                                   6.272         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.369                          
 clock uncertainty                                       0.150       5.519                          

 Hold time                                               0.023       5.542                          

 Data required time                                                  5.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.542                          
 Data arrival time                                                  -6.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.688 f       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       6.058         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.214       6.272 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.272         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                                   6.272         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.369                          
 clock uncertainty                                       0.150       5.519                          

 Hold time                                               0.023       5.542                          

 Data required time                                                  5.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.542                          
 Data arrival time                                                  -6.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  5.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.620         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.620 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.371         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.688 f       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       6.058         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.214       6.272 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.272         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                                   6.272         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.618         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.618 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.369         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.369                          
 clock uncertainty                                       0.150       5.519                          

 Hold time                                               0.023       5.542                          

 Data required time                                                  5.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.542                          
 Data arrival time                                                  -6.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/cnt_wait[6]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[1]/CE (GTP_DFF_CE)
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.698
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       0.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/cnt_wait[6]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.023 r       u_LED_IC/u_MBI5353/cnt_wait[6]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.534         u_LED_IC/u_MBI5353/cnt_wait [6]
                                                                                   u_LED_IC/u_MBI5353/N494_3/I2 (GTP_LUT3)
                                   td                    0.226       1.760 f       u_LED_IC/u_MBI5353/N494_3/Z (GTP_LUT3)
                                   net (fanout=3)        0.482       2.242         u_LED_IC/u_MBI5353/_N3823
                                                                                   u_LED_IC/u_MBI5353/N494/I0 (GTP_LUT4)
                                   td                    0.239       2.481 f       u_LED_IC/u_MBI5353/N494/Z (GTP_LUT4)
                                   net (fanout=11)       0.615       3.096         u_LED_IC/u_MBI5353/N494
                                                                                   u_LED_IC/u_MBI5353/N2710_2_3/I0 (GTP_LUT5M)
                                   td                    0.239       3.335 f       u_LED_IC/u_MBI5353/N2710_2_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       3.705         u_LED_IC/u_MBI5353/_N3887
                                                                                   u_LED_IC/u_MBI5353/N2710_2_5/I1 (GTP_LUT5M)
                                   td                    0.282       3.987 r       u_LED_IC/u_MBI5353/N2710_2_5/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       4.521         u_LED_IC/u_MBI5353/N2710
                                                                           r       u_LED_IC/u_MBI5353/flow_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.521         Logic Levels: 4  
                                                                                   Logic: 1.311ns(34.292%), Route: 2.512ns(65.708%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698    1000.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/flow_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.698                          
 clock uncertainty                                      -0.050    1000.648                          

 Setup time                                             -0.277    1000.371                          

 Data required time                                               1000.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.371                          
 Data arrival time                                                  -4.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/cnt_wait[6]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[2]/CE (GTP_DFF_CE)
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.698
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       0.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/cnt_wait[6]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.023 r       u_LED_IC/u_MBI5353/cnt_wait[6]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.534         u_LED_IC/u_MBI5353/cnt_wait [6]
                                                                                   u_LED_IC/u_MBI5353/N494_3/I2 (GTP_LUT3)
                                   td                    0.226       1.760 f       u_LED_IC/u_MBI5353/N494_3/Z (GTP_LUT3)
                                   net (fanout=3)        0.482       2.242         u_LED_IC/u_MBI5353/_N3823
                                                                                   u_LED_IC/u_MBI5353/N494/I0 (GTP_LUT4)
                                   td                    0.239       2.481 f       u_LED_IC/u_MBI5353/N494/Z (GTP_LUT4)
                                   net (fanout=11)       0.615       3.096         u_LED_IC/u_MBI5353/N494
                                                                                   u_LED_IC/u_MBI5353/N2710_2_3/I0 (GTP_LUT5M)
                                   td                    0.239       3.335 f       u_LED_IC/u_MBI5353/N2710_2_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       3.705         u_LED_IC/u_MBI5353/_N3887
                                                                                   u_LED_IC/u_MBI5353/N2710_2_5/I1 (GTP_LUT5M)
                                   td                    0.282       3.987 r       u_LED_IC/u_MBI5353/N2710_2_5/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       4.521         u_LED_IC/u_MBI5353/N2710
                                                                           r       u_LED_IC/u_MBI5353/flow_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.521         Logic Levels: 4  
                                                                                   Logic: 1.311ns(34.292%), Route: 2.512ns(65.708%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698    1000.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/flow_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.698                          
 clock uncertainty                                      -0.050    1000.648                          

 Setup time                                             -0.277    1000.371                          

 Data required time                                               1000.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.371                          
 Data arrival time                                                  -4.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/cnt_wait[6]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[4]/CE (GTP_DFF_CE)
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.698
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       0.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/cnt_wait[6]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.023 r       u_LED_IC/u_MBI5353/cnt_wait[6]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.534         u_LED_IC/u_MBI5353/cnt_wait [6]
                                                                                   u_LED_IC/u_MBI5353/N494_3/I2 (GTP_LUT3)
                                   td                    0.226       1.760 f       u_LED_IC/u_MBI5353/N494_3/Z (GTP_LUT3)
                                   net (fanout=3)        0.482       2.242         u_LED_IC/u_MBI5353/_N3823
                                                                                   u_LED_IC/u_MBI5353/N494/I0 (GTP_LUT4)
                                   td                    0.239       2.481 f       u_LED_IC/u_MBI5353/N494/Z (GTP_LUT4)
                                   net (fanout=11)       0.615       3.096         u_LED_IC/u_MBI5353/N494
                                                                                   u_LED_IC/u_MBI5353/N2710_2_3/I0 (GTP_LUT5M)
                                   td                    0.239       3.335 f       u_LED_IC/u_MBI5353/N2710_2_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       3.705         u_LED_IC/u_MBI5353/_N3887
                                                                                   u_LED_IC/u_MBI5353/N2710_2_5/I1 (GTP_LUT5M)
                                   td                    0.282       3.987 r       u_LED_IC/u_MBI5353/N2710_2_5/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       4.521         u_LED_IC/u_MBI5353/N2710
                                                                           r       u_LED_IC/u_MBI5353/flow_cnt[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.521         Logic Levels: 4  
                                                                                   Logic: 1.311ns(34.292%), Route: 2.512ns(65.708%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698    1000.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/flow_cnt[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.698                          
 clock uncertainty                                      -0.050    1000.648                          

 Setup time                                             -0.277    1000.371                          

 Data required time                                               1000.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.371                          
 Data arrival time                                                  -4.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/line[2]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/line[2]/D (GTP_DFF_CE)
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.698
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       0.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/line[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       1.015 f       u_LED_IC/u_MBI5353/line[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       1.456         nt_line[2]       
                                                                                   u_LED_IC/u_MBI5353/N229_sum2/I1 (GTP_LUT3)
                                   td                    0.229       1.685 r       u_LED_IC/u_MBI5353/N229_sum2/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       1.685         u_LED_IC/u_MBI5353/N3953 [2]
                                                                           r       u_LED_IC/u_MBI5353/line[2]/D (GTP_DFF_CE)

 Data arrival time                                                   1.685         Logic Levels: 1  
                                                                                   Logic: 0.546ns(55.319%), Route: 0.441ns(44.681%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       0.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/line[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.698                          
 clock uncertainty                                       0.000       0.698                          

 Hold time                                               0.023       0.721                          

 Data required time                                                  0.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.721                          
 Data arrival time                                                  -1.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/line[1]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/line[1]/D (GTP_DFF_CE)
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.698
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       0.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/line[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       1.015 f       u_LED_IC/u_MBI5353/line[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       1.497         nt_line[1]       
                                                                                   u_LED_IC/u_MBI5353/N229_sum1/I0 (GTP_LUT2)
                                   td                    0.192       1.689 r       u_LED_IC/u_MBI5353/N229_sum1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.689         u_LED_IC/u_MBI5353/N3953 [1]
                                                                           r       u_LED_IC/u_MBI5353/line[1]/D (GTP_DFF_CE)

 Data arrival time                                                   1.689         Logic Levels: 1  
                                                                                   Logic: 0.509ns(51.362%), Route: 0.482ns(48.638%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       0.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/line[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.698                          
 clock uncertainty                                       0.000       0.698                          

 Hold time                                               0.023       0.721                          

 Data required time                                                  0.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.721                          
 Data arrival time                                                  -1.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.968                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/line[0]/CLK (GTP_DFF_CE)
Endpoint    : u_LED_IC/u_MBI5353/line[0]/D (GTP_DFF_CE)
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.698
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       0.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/line[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       1.015 f       u_LED_IC/u_MBI5353/line[0]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       1.526         nt_line[0]       
                                                                                   u_LED_IC/u_MBI5353/line[2:0]inv/I0 (GTP_LUT1)
                                   td                    0.164       1.690 r       u_LED_IC/u_MBI5353/line[2:0]inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       1.690         u_LED_IC/u_MBI5353/N3953 [0]
                                                                           r       u_LED_IC/u_MBI5353/line[0]/D (GTP_DFF_CE)

 Data arrival time                                                   1.690         Logic Levels: 1  
                                                                                   Logic: 0.481ns(48.488%), Route: 0.511ns(51.512%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/Q (GTP_DFF_C)
                                   net (fanout=25)       0.698       0.698         u_LED_IC/DCLK_MBI5353
                                                                           r       u_LED_IC/u_MBI5353/line[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.698                          
 clock uncertainty                                       0.000       0.698                          

 Hold time                                               0.023       0.721                          

 Data required time                                                  0.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.721                          
 Data arrival time                                                  -1.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.723 r       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       6.164         s00_axi_arvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   6.164         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      12.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      13.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.398         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      15.398                          
 clock uncertainty                                      -0.150      15.248                          

 Setup time                                             -4.568      10.680                          

 Data required time                                                 10.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.680                          
 Data arrival time                                                  -6.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/AWVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.723 r       u_aq_axi_master/reg_awvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       6.164         s00_axi_awvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/AWVALID_1 (GTP_DDRC)

 Data arrival time                                                   6.164         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      12.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      13.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.398         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      15.398                          
 clock uncertainty                                      -0.150      15.248                          

 Setup time                                             -4.557      10.691                          

 Data required time                                                 10.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.691                          
 Data arrival time                                                  -6.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)

                                   tco                   0.968       6.366 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/WREADY_1 (GTP_DDRC)
                                   net (fanout=5)        0.534       6.900         s00_axi_wready   
                                                                                   u_aq_axi_master/N5_5/I2 (GTP_LUT3)
                                   td                    0.174       7.074 f       u_aq_axi_master/N5_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       7.515         u_aq_axi_master/N5
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       7.701 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.701         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1060
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.733 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.733         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1061
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.765 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.765         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1062
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.797 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.797         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1063
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.829 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.829         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1064
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.861 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.861         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1065
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.077 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_7/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       8.588         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[6]/I2 (GTP_LUT3)
                                   td                    0.174       8.762 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[6]/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       9.203         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       9.532 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.532         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.564 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.564         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [8]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.780 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.780         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   9.780         Logic Levels: 12 
                                                                                   Logic: 2.455ns(56.025%), Route: 1.927ns(43.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      12.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      13.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.398         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      15.398                          
 clock uncertainty                                      -0.150      15.248                          

 Setup time                                             -0.017      15.231                          

 Data required time                                                 15.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.231                          
 Data arrival time                                                  -9.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.317       5.715 f       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       6.156         s00_axi_arvalid  
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Hold time                                               0.141       5.539                          

 Data required time                                                  5.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.539                          
 Data arrival time                                                  -6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[23] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.715 f       u_aq_axi_master/reg_rd_adrs[23]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       6.156         s00_axi_araddr[23]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[23] (GTP_DDRC)

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Hold time                                               0.139       5.537                          

 Data required time                                                  5.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.537                          
 Data arrival time                                                  -6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.715 f       u_aq_axi_master/reg_rd_adrs[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       6.156         s00_axi_araddr[10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[10] (GTP_DDRC)

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Hold time                                               0.136       5.534                          

 Data required time                                                  5.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.534                          
 Data arrival time                                                  -6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.720 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.520         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.781 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       7.292         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3651
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       7.466 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       8.019         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/I3 (GTP_LUT4)
                                   td                    0.174       8.193 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.973         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2981
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       9.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.588         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                   9.588         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                      -0.150      25.245                          

 Setup time                                             -2.033      23.212                          

 Data required time                                                 23.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.212                          
 Data arrival time                                                  -9.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[7] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.720 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.520         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.781 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       7.292         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3651
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       7.466 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       8.019         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/I3 (GTP_LUT4)
                                   td                    0.174       8.193 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.973         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2981
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       9.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.588         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[7] (GTP_DDRC)

 Data arrival time                                                   9.588         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                      -0.150      25.245                          

 Setup time                                             -2.033      23.212                          

 Data required time                                                 23.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.212                          
 Data arrival time                                                  -9.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.720 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.520         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.781 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       7.292         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3651
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       7.466 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       8.019         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/I3 (GTP_LUT4)
                                   td                    0.174       8.193 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.973         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2981
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174       9.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.588         u_ipsl_hmic_h_top/ddrc_paddr [10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[10] (GTP_DDRC)

 Data arrival time                                                   9.588         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                      -0.150      25.245                          

 Setup time                                             -2.004      23.241                          

 Data required time                                                 23.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.241                          
 Data arrival time                                                  -9.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.712 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       6.082         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.082         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.395                          
 clock uncertainty                                       0.000       5.395                          

 Hold time                                               0.033       5.428                          

 Data required time                                                  5.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.428                          
 Data arrival time                                                  -6.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.712 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       6.082         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.082         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.395                          
 clock uncertainty                                       0.000       5.395                          

 Hold time                                               0.033       5.428                          

 Data required time                                                  5.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.428                          
 Data arrival time                                                  -6.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.712 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       6.082         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.082         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.395                          
 clock uncertainty                                       0.000       5.395                          

 Hold time                                               0.033       5.428                          

 Data required time                                                  5.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.428                          
 Data arrival time                                                  -6.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  7.078
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      17.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      18.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      18.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      19.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      19.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.482 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      23.993         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.157 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      24.668         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  24.668         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                      -0.150      25.245                          

 Setup time                                             -0.277      24.968                          

 Data required time                                                 24.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.968                          
 Data arrival time                                                 -24.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  7.078
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      17.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      18.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      18.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      19.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      19.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.482 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      23.993         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.157 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      24.668         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  24.668         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                      -0.150      25.245                          

 Setup time                                             -0.277      24.968                          

 Data required time                                                 24.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.968                          
 Data arrival time                                                 -24.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/CE (GTP_DFF_PE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  7.078
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      17.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      18.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      18.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      19.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      19.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.482 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      23.993         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.157 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      24.668         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  24.668         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                      -0.150      25.245                          

 Setup time                                             -0.277      24.968                          

 Data required time                                                 24.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.968                          
 Data arrival time                                                 -24.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  7.078
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      23.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      27.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      28.482 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      28.852         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  28.852         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                       0.150      25.545                          

 Hold time                                               0.033      25.578                          

 Data required time                                                 25.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.578                          
 Data arrival time                                                 -28.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  7.078
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      23.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      27.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      28.398 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.839         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N269/I1 (GTP_LUT2)
                                   td                    0.164      29.003 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      29.003         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N269
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/D (GTP_DFF_C)

 Data arrival time                                                  29.003         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                       0.150      25.545                          

 Hold time                                               0.023      25.568                          

 Data required time                                                 25.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.568                          
 Data arrival time                                                 -29.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  7.078
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      23.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      27.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      28.398 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.839         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      29.003 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      29.003         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3605
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/D (GTP_DFF_P)

 Data arrival time                                                  29.003         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                       0.150      25.545                          

 Hold time                                               0.023      25.568                          

 Data required time                                                 25.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.568                          
 Data arrival time                                                 -29.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.569
  Launch Clock Delay      :  4.569
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.033 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.615         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.615         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       5.120         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.641 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.082         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.388 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.069         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.069                          
 clock uncertainty                                      -0.150       6.919                          

 Setup time                                             -0.068       6.851                          

 Data required time                                                  6.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.851                          
 Data arrival time                                                  -5.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.569
  Launch Clock Delay      :  4.569
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.033 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.615         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.615         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       5.120         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.641 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.082         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.388 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.069         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.069                          
 clock uncertainty                                      -0.150       6.919                          

 Setup time                                             -0.068       6.851                          

 Data required time                                                  6.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.851                          
 Data arrival time                                                  -5.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.569
  Launch Clock Delay      :  4.569
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.033 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.615         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.615         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       5.120         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.641 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.082         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.388 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.069         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.069                          
 clock uncertainty                                      -0.150       6.919                          

 Setup time                                             -0.068       6.851                          

 Data required time                                                  6.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.851                          
 Data arrival time                                                  -5.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.569
  Launch Clock Delay      :  4.569
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.033 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.615         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.615         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.569                          
 clock uncertainty                                       0.000       4.569                          

 Hold time                                               0.001       4.570                          

 Data required time                                                  4.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.570                          
 Data arrival time                                                  -5.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.569
  Launch Clock Delay      :  4.569
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.033 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.615         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.615         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.569                          
 clock uncertainty                                       0.000       4.569                          

 Hold time                                               0.001       4.570                          

 Data required time                                                  4.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.570                          
 Data arrival time                                                  -5.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.569
  Launch Clock Delay      :  4.569
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.033 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.615         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.615         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.569                          
 clock uncertainty                                       0.000       4.569                          

 Hold time                                               0.001       4.570                          

 Data required time                                                  4.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.570                          
 Data arrival time                                                  -5.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.078
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       5.720 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       6.202         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/I1 (GTP_LUT2)
                                   td                    0.192       6.394 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.764         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   6.764         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       7.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       8.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       9.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      12.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      12.078                          
 clock uncertainty                                      -0.150      11.928                          

 Setup time                                              0.031      11.959                          

 Data required time                                                 11.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.959                          
 Data arrival time                                                  -6.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.078
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.720 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       6.090         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   6.090         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       7.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       8.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       9.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      12.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      12.078                          
 clock uncertainty                                      -0.150      11.928                          

 Setup time                                             -0.568      11.360                          

 Data required time                                                 11.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.360                          
 Data arrival time                                                  -6.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/CLK (GTP_DFF_PE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.078
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/CLK (GTP_DFF_PE)

                                   tco                   0.325       5.720 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.370       6.090         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   6.090         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       7.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       8.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       9.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      12.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      12.078                          
 clock uncertainty                                      -0.150      11.928                          

 Setup time                                             -0.564      11.364                          

 Data required time                                                 11.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.364                          
 Data arrival time                                                  -6.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.078
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.712 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       6.082         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   6.082         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       7.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       7.078                          
 clock uncertainty                                       0.150       7.228                          

 Hold time                                               0.683       7.911                          

 Data required time                                                  7.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.911                          
 Data arrival time                                                  -6.082                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.078
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.712 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       6.082         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   6.082         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       7.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       7.078                          
 clock uncertainty                                       0.150       7.228                          

 Hold time                                               0.681       7.909                          

 Data required time                                                  7.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.909                          
 Data arrival time                                                  -6.082                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.078
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.712 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       6.082         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   6.082         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.141 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.582         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.888 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.569 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       7.078         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       7.078                          
 clock uncertainty                                       0.150       7.228                          

 Hold time                                               0.674       7.902                          

 Data required time                                                  7.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.902                          
 Data arrival time                                                  -6.082                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.723 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044       6.767         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/C (GTP_DFF_C)

 Data arrival time                                                   6.767         Logic Levels: 0  
                                                                                   Logic: 0.325ns(23.740%), Route: 1.044ns(76.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      12.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      13.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.398         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      15.398                          
 clock uncertainty                                      -0.150      15.248                          

 Recovery time                                          -0.277      14.971                          

 Data required time                                                 14.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.971                          
 Data arrival time                                                  -6.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.723 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044       6.767         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   6.767         Logic Levels: 0  
                                                                                   Logic: 0.325ns(23.740%), Route: 1.044ns(76.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      12.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      13.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.398         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      15.398                          
 clock uncertainty                                      -0.150      15.248                          

 Recovery time                                          -0.277      14.971                          

 Data required time                                                 14.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.971                          
 Data arrival time                                                  -6.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.723 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044       6.767         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.767         Logic Levels: 0  
                                                                                   Logic: 0.325ns(23.740%), Route: 1.044ns(76.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      12.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      13.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.398         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      15.398                          
 clock uncertainty                                      -0.150      15.248                          

 Recovery time                                          -0.277      14.971                          

 Data required time                                                 14.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.971                          
 Data arrival time                                                  -6.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.715 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=102)      1.028       6.743         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   6.743         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.569%), Route: 1.028ns(76.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Removal time                                           -0.211       5.187                          

 Data required time                                                  5.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.187                          
 Data arrival time                                                  -6.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.556                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[11]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.715 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=102)      1.028       6.743         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[11]/C (GTP_DFF_C)

 Data arrival time                                                   6.743         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.569%), Route: 1.028ns(76.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Removal time                                           -0.211       5.187                          

 Data required time                                                  5.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.187                          
 Data arrival time                                                  -6.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.556                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.398
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.715 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=102)      1.028       6.743         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)

 Data arrival time                                                   6.743         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.569%), Route: 1.028ns(76.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       3.146 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.398         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Removal time                                           -0.211       5.187                          

 Data required time                                                  5.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.187                          
 Data arrival time                                                  -6.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.712 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.712         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.712 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       6.884         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/C (GTP_DFF_C)

 Data arrival time                                                   6.884         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                      -0.150      25.245                          

 Recovery time                                          -0.277      24.968                          

 Data required time                                                 24.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.968                          
 Data arrival time                                                  -6.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.712 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.712         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.712 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       6.884         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   6.884         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                      -0.150      25.245                          

 Recovery time                                          -0.277      24.968                          

 Data required time                                                 24.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.968                          
 Data arrival time                                                  -6.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.712 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.712         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.712 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       6.884         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   6.884         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605      22.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      23.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      25.395                          
 clock uncertainty                                      -0.150      25.245                          

 Recovery time                                          -0.277      24.968                          

 Data required time                                                 24.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.968                          
 Data arrival time                                                  -6.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.720 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.720         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.720 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       6.343         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/C (GTP_DFF_C)

 Data arrival time                                                   6.343         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.395                          
 clock uncertainty                                       0.000       5.395                          

 Removal time                                           -0.211       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                  -6.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.720 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.720         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.720 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       6.343         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   6.343         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.395                          
 clock uncertainty                                       0.000       5.395                          

 Removal time                                           -0.211       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                  -6.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.395
  Launch Clock Delay      :  5.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.720 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.720         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.720 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       6.343         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   6.343         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.620         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       3.143 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.395         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.395                          
 clock uncertainty                                       0.000       5.395                          

 Removal time                                           -0.211       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                  -6.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_p[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.721         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.242 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.719         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.719 f       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.470         video_clk5x_out  
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/RCLK (GTP_OSERDES)

                                   tco                   0.682       6.152 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       7.022         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/I (GTP_OUTBUFT)
                                   td                    2.409       9.431 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.431         nt_tmds_data_p[0]
 tmds_data_p[0]                                                            f       tmds_data_p[0] (port)

 Data arrival time                                                   9.431         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.721         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.242 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.719         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.719 f       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.470         video_clk5x_out  
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)

                                   tco                   0.682       6.152 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       7.022         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/I (GTP_OUTBUFT)
                                   td                    2.409       9.431 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.431         nt_tmds_data_n[2]
 tmds_data_n[2]                                                            f       tmds_data_n[2] (port)

 Data arrival time                                                   9.431         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr6/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=10)       0.605       2.721         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.242 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.719         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.719 f       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.470         video_clk5x_out  
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr6/RCLK (GTP_OSERDES)

                                   tco                   0.682       6.152 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr6/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       7.022         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/I (GTP_OUTBUFT)
                                   td                    2.409       9.431 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.431         nt_tmds_data_n[1]
 tmds_data_n[1]                                                            f       tmds_data_n[1] (port)

 Data arrival time                                                   9.431         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : in_hdmi_g[7] (port)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 in_hdmi_g[7]                                            0.000       0.000 r       in_hdmi_g[7] (port)
                                   net (fanout=1)        0.000       0.000         in_hdmi_g[7]     
                                                                                   in_hdmi_g_ibuf[7]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_hdmi_g_ibuf[7]/O (GTP_INBUF)
                                   net (fanout=1)        0.780       1.991         write_data[23]   
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)

 Data arrival time                                                   1.991         Logic Levels: 1  
                                                                                   Logic: 1.211ns(60.824%), Route: 0.780ns(39.176%)
====================================================================================================

====================================================================================================

Startpoint  : in_hdmi_r[7] (port)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 in_hdmi_r[7]                                            0.000       0.000 r       in_hdmi_r[7] (port)
                                   net (fanout=1)        0.000       0.000         in_hdmi_r[7]     
                                                                                   in_hdmi_r_ibuf[7]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_hdmi_r_ibuf[7]/O (GTP_INBUF)
                                   net (fanout=1)        0.780       1.991         write_data[31]   
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)

 Data arrival time                                                   1.991         Logic Levels: 1  
                                                                                   Logic: 1.211ns(60.824%), Route: 0.780ns(39.176%)
====================================================================================================

====================================================================================================

Startpoint  : in_hdmi_r[6] (port)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/DIA[6] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 in_hdmi_r[6]                                            0.000       0.000 r       in_hdmi_r[6] (port)
                                   net (fanout=1)        0.000       0.000         in_hdmi_r[6]     
                                                                                   in_hdmi_r_ibuf[6]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_hdmi_r_ibuf[6]/O (GTP_INBUF)
                                   net (fanout=1)        0.780       1.991         write_data[30]   
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/DIA[6] (GTP_DRM18K)

 Data arrival time                                                   1.991         Logic Levels: 1  
                                                                                   Logic: 1.211ns(60.824%), Route: 0.780ns(39.176%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.279       9.899           0.620           Low Pulse Width                           u_LED_IC/u_MBI5353/fre_cnt_G[4]/CLK
 9.279       9.899           0.620           Low Pulse Width                           u_LED_IC/u_sys_clk/clk/CLK
 9.279       9.899           0.620           Low Pulse Width                           u_LED_IC/u_MBI5353/fre_cnt_G[2]/CLK
====================================================================================================

{in_video_clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.001     499.899         0.898           Low Pulse Width                           frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA
 499.001     499.899         0.898           Low Pulse Width                           frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
 499.001     499.899         0.898           Low Pulse Width                           frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/CLKA
====================================================================================================

{u_LED_IC/u_sys_clk/clk/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_LED_IC/u_CLK/DCLK_MBI5353/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_LED_IC/u_CLK/DCLK_MBI5353/CLK
 499.380     500.000         0.620           High Pulse Width                          u_LED_IC/u_CLK/DCLK_SPI/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.110       6.730           0.620           High Pulse Width                          dvi_encoder_m0/encg/q_m_reg[8]/CLK
 6.110       6.730           0.620           High Pulse Width                          dvi_encoder_m0/encr/q_m_reg[7]/CLK
 6.110       6.730           0.620           High Pulse Width                          dvi_encoder_m0/encb/q_m_reg[8]/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width                          dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK
 -0.171      1.346           1.517           Low Pulse Width                           dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK
 -0.171      1.346           1.517           High Pulse Width                          dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK
====================================================================================================

{u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_LED_IC/u_MBI5353/LE/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_LED_IC/u_MBI5353/LE/CLK
 499.380     500.000         0.620           High Pulse Width                          u_LED_IC/u_MBI5353/cnt_wait[0]/CLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/CLKB
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1
 1.750       5.000           3.250           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1
 4.102       5.000           0.898           High Pulse Width                          frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK
 5.750       10.000          4.250           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK
 5.750       10.000          4.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/CLKA
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN
 1.837       2.500           0.663           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/CORE_DDRC_CORE_CLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/ICLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/ICLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/ICLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/ICLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------+
| Type       | File Name                                                             
+-------------------------------------------------------------------------------------+
| Input      | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/compile/top_comp.adf       
|            | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ddr3_ov5640_hdmi.fdc       
| Output     | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/synthesize/top_syn.adf     
|            | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/synthesize/top_syn.vm      
|            | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/synthesize/top.snr         
+-------------------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 295,145,472 bytes
Total CPU  time to synthesize completion : 49.875 sec
Total real time to synthesize completion : 51.000 sec
