Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: freq_divider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "freq_divider.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "freq_divider"
Output Format                      : NGC
Target Device                      : xa6slx9-3-ftg256

---- Source Options
Top Module Name                    : freq_divider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf" into library work
Parsing entity <CB16CE_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_freq_divider>.
Parsing entity <FJKC_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_freq_divider>.
Parsing entity <AND8_HXILINX_freq_divider>.
Parsing architecture <AND8_HXILINX_freq_divider_V> of entity <and8_hxilinx_freq_divider>.
Parsing entity <freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <freq_divider> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB16CE_HXILINX_freq_divider> (architecture <Behavioral>) from library <work>.

Elaborating entity <AND8_HXILINX_freq_divider> (architecture <AND8_HXILINX_freq_divider_V>) from library <work>.

Elaborating entity <FJKC_HXILINX_freq_divider> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <freq_divider>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf".
    Set property "HU_SET = XLXI_1_1" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_0" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_123_2" for instance <XLXI_123>.
    Set property "HU_SET = XLXI_124_3" for instance <XLXI_124>.
    Set property "HU_SET = XLXI_128_6" for instance <XLXI_128>.
    Set property "HU_SET = XLXI_149_4" for instance <XLXI_149>.
    Set property "HU_SET = XLXI_150_5" for instance <XLXI_150>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf" line 262: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf" line 270: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf" line 270: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <freq_divider> synthesized.

Synthesizing Unit <CB16CE_HXILINX_freq_divider>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_8_o_add_0_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CB16CE_HXILINX_freq_divider> synthesized.

Synthesizing Unit <AND8_HXILINX_freq_divider>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf".
    Summary:
	no macro.
Unit <AND8_HXILINX_freq_divider> synthesized.

Synthesizing Unit <FJKC_HXILINX_freq_divider>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_freq_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Registers                                            : 3
 1-bit register                                        : 1
 16-bit register                                       : 2
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB16CE_HXILINX_freq_divider>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_freq_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <freq_divider> ...

Optimizing unit <CB16CE_HXILINX_freq_divider> ...

Optimizing unit <FJKC_HXILINX_freq_divider> ...

Optimizing unit <AND8_HXILINX_freq_divider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block freq_divider, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : freq_divider.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 144
#      AND4                        : 1
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 29
#      LUT3                        : 4
#      LUT6                        : 7
#      MUXCY                       : 30
#      OR2                         : 1
#      VCC                         : 3
#      XNOR2                       : 32
#      XORCY                       : 32
# FlipFlops/Latches                : 33
#      FDC                         : 1
#      FDCE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 33
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : xa6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  11440     0%  
 Number of Slice LUTs:                   43  out of   5720     0%  
    Number used as Logic:                43  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     76
   Number with an unused Flip Flop:      43  out of     76    56%  
   Number with an unused LUT:            33  out of     76    43%  
   Number of fully used LUT-FF pairs:     0  out of     76     0%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    186    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 32    |
eq(XLXI_152:O)                     | NONE(*)(XLXI_128/q_tmp)| 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.515ns (Maximum Frequency: 133.063MHz)
   Minimum input arrival time before clock: 8.219ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 7.515ns (frequency: 133.063MHz)
  Total number of paths / destination ports: 1552 / 80
-------------------------------------------------------------------------
Delay:               7.515ns (Levels of Logic = 7)
  Source:            XLXI_1/COUNT_13 (FF)
  Destination:       XLXI_2/COUNT_0 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: XLXI_1/COUNT_13 to XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  COUNT_13 (COUNT_13)
     end scope: 'XLXI_1:Q<13>'
     XNOR2:I1->O           1   0.223   0.808  XLXI_121 (XLXN_63)
     begin scope: 'XLXI_124:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.827  O (O)
     end scope: 'XLXI_124:O'
     AND4:I2->O            2   0.320   0.981  XLXI_152 (eq)
     OR2:I0->O            32   0.203   1.291  XLXI_155 (clr)
     begin scope: 'XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      7.515ns (2.033ns logic, 5.482ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eq'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_128/q_tmp (FF)
  Destination:       XLXI_128/q_tmp (FF)
  Source Clock:      eq rising
  Destination Clock: eq rising

  Data Path: XLXI_128/q_tmp to XLXI_128/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_19_o11_INV_0 (q_tmp_q_tmp_MUX_19_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              8.219ns (Levels of Logic = 8)
  Source:            divider<31> (PAD)
  Destination:       XLXI_2/COUNT_0 (FF)
  Destination Clock: clk_in rising

  Data Path: divider<31> to XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  divider_31_IBUF (divider_31_IBUF)
     XNOR2:I0->O           1   0.203   0.808  XLXI_148 (XLXN_134)
     begin scope: 'XLXI_150:I0'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.944  O (O)
     end scope: 'XLXI_150:O'
     AND4:I0->O            2   0.203   0.981  XLXI_152 (eq)
     OR2:I0->O            32   0.203   1.291  XLXI_155 (clr)
     begin scope: 'XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      8.219ns (2.671ns logic, 5.548ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eq'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       XLXI_128/q_tmp (FF)
  Destination Clock: eq rising

  Data Path: rst to XLXI_128/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_IBUF (rst_IBUF)
     begin scope: 'XLXI_128:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.268ns (1.652ns logic, 0.616ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eq'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 2)
  Source:            XLXI_128/q_tmp (FF)
  Destination:       clk_out (PAD)
  Source Clock:      eq rising

  Data Path: XLXI_128/q_tmp to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     end scope: 'XLXI_128:Q'
     OBUF:I->O                 2.571          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    7.515|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eq
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
eq             |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.97 secs
 
--> 


Total memory usage is 604732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

