$date
	Tue Oct 11 14:23:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module adder_tb $end
$var wire 1 ! test_sum2 $end
$var wire 1 " test_cout $end
$var reg 1 # test_a $end
$var reg 1 $ test_b $end
$var reg 1 % test_cin $end
$scope module adder $end
$var wire 1 # a $end
$var wire 1 # b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum2 $end
$var wire 1 & sum1 $end
$var wire 1 ' carry2 $end
$var wire 1 ( carry1 $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 # b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2000
1$
#4000
1"
1(
0$
1#
#6000
1$
#8000
0"
0(
1!
0$
0#
1%
#10000
1$
#12000
1"
1(
0$
1#
#14000
1$
#16000
