// Seed: 307694143
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4, id_5;
  wire id_6;
  ;
  assign id_2 = id_5;
  logic id_7 = -1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd27
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  input wire _id_1;
  wire id_4;
  rpmos (-1, 1);
  wire id_5[id_1 : 1];
  wire [1 'h0 : 1] id_6;
endmodule
