t boundedskew clock steiner rout elmor delay a studi minimumcost boundedskew rout tree problem elmor delay model present two approach construct boundedskew rout tree i boundari merg embed bme method util merg point restrict boundari merg region ii interior merg embed ime algorithm employ sampl strategi dynam program consid merg point interior to rather boundari of merg region new algorithm allow accur control elmor delay skew show util merg point insid merg region b introduct layout synthesi highperform system becom increasingli import control signal delay eg clock skew minim timingdriven rout larg global net time rout solut low wire area reduc die size capacit effect perform power dissip thu zeroskew clock tree performancedriven rout literatur seen rapid growth past sever year see detail review recent work accomplish exact zero skew elmor delay model given new method singlelay planar clock rout past two year number author appli wires optim andor buffer optim minim phase delay skew sensit process variat andor power dissip work develop clock router accomplish specifi pintopin delay exact zero skew typic obtain expens increas wire area higher power dissip practic circuit still oper correctli within given skew toler inde exact zero skew never actual design requir work zhu dai pullela et al notabl use initi nonzero skew rout solut wires satisfi given skew bound construct minimumcost boundedskew rout tree bst key underli optim given anteced two recent work address bst problem propos clock steiner global rout algorithm construct bst linear ie pathlength delay model enabl concept merg region gener merg segment concept zero skew clock tree unfortun practic find bound pathlength skew afford reliabl control actual delay skew figur a show hspice delay skew pathlength delay skew rout tree gener exgdm algorithm r benchmark clock sink placement correl poor gener correl poor pathlengthbas bst solut simpli unabl meet tight skew bound of ps less hand figur b demonstr accuraci fidel elmor delay skew actual skew cf possibl convert eg zero pathlength skew rout zero elmor delay skew rout via use snake balanc wirelength approach usual entail increas total wirelength mind pursu new approach minimumcost bst problem elmor delay three main contribut are ffl first prove merg region elmor delay bound wellbehav segment skew valu piecewiselinearli increas constant piecewiselinearli decreas also prove merg region convex polygon n side n number leav tree topolog given merg region construct on time one minor caveat merg region construct complet vittal mareksadowska show minimumcost bst problem also aris power distribut topolog design hspice skew ps pathlength skew m hspice skew ps elmor skew ps hspice skew ps pathlength skew m hspice skew ps elmor skew ps hspice skew ps pathlength skew m hspice skew ps elmor skew ps hspice skew ps pathlength skew m hspice skew ps elmor skew ps hspice skew ps pathlength skew m hspice skew ps elmor skew ps figur plot a pathlength skew versu actual hspice simul delay skew bst solut obtain exg dme algorithm b elmor delay skew versu actual hspice simul skew bst solut obtain ime algorithm r benchmark clock sink placement gener dme merg segment detour wire need merg region subtre root overlap construct may return region contain minimumcost merg point ffl second develop tradeoff approach minim total wirelength given skew bound elmor delay call boundari merg embed bme method sinc merg boundari point merg region manner use new construct merg region elmor delay bme method extend extendeddm exdm fix topolog extendedgreedydm exgdm variabl topolog bound pathlength skew bound elmor delay skew ffl third note bme strategi well previou work util merg point restrict boundari merg region restrict prevent skew bound fulli exploit tree cost minim thu develop improv interior merg embed ime algorithm employ sampl strategi dynam program consid merg point interior to rather boundari of merg region rest paper organ follow section give sever basic definit formul bound skew rout tree problem also review previou dmebas method zeroskew rout boundedskew rout section develop result merg region construct elmor delay construct use bme replac merg region construct pathlength delay section present ime algorithm use sampl within set feasibl merg point base dynam program approach section summar experiment result section conclud direct futur work preliminari assum given set clock sink locat manhattan plane clock sourc locat may also given rout topolog g root binari tree n leav correspond sink s clock tree g s embed rout topolog g ie intern node v g map locat lv manhattan plane understood may simpli use ts denot clock tree root topolog node v connect parent edg e v cost edg e v wirelength denot je v j cost rout tree sum edg cost tu v denot signal delay node u v skew clock tree given recent work first address follow problem minimumcost bound skew rout tree bst problem given set sink locat skew bound b find rout topolog g minimumcost clock tree g s satisfi skewt g s b consid formul bst variant fix topolog g specifi includ clock sourc locat formul sinc method transpar accommod prescrib bst problem solv pathlength delay model ie ts sum edgelength path given poor correl pathlength delayskew actual delayskew recal figur work address bst problem elmor delay defin follow edg e v let r v c v respect denot lump resist capacit node v g use v denot subtre root v use c v denot total capacit v node u v g u ancestor v let pathuv denot uniqu path u v g then elmor model signal delay tu v given tu dme approach deferredmerg embed dme algorithm propos independ achiev exact zero skew given delay model sink delay monoton length edg clock tree eg pathlength delay elmor delay pathlength delay dme return optim solut ie tree minimum cost minimum sourcesink pathlength input sink set topolog g sinc method well propos gener dme review origin dme method greedydm variant edahiro follow notat use ds t denot manhattan distanc point t distanc two pointset p q qg i dme algorithm given set sink topolog g dme emb intern node g via i bottomup phase construct tree merg segment repres loci possibl placement intern node zeroskew tree zst ii topdown embed phase determin exact locat intern node bottomup phase node v g associ merg segment denot msv repres set possibl placement v minimumcost zst segment msv alway manhattan arc ie segment possibl zero length slope gamma let b children node v let ts ts b denot subtre merg segment root b construct msv depend msa msb henc bottomup process order seek placement v allow ts ts b merg minimum ad wire je preserv zero skew v given tree merg segment topdown phase emb intern node v g follow i v root node dme select point msv lv ii v intern node root dme choos lv point msv distanc je v j less embed locat vs parent ii greedydm algorithm note dme requir input topolog sever work thu studi topolog construct lead lowcost rout solut dme appli success greedydm method edahiro determin topolog merg tree greedi bottomup fashion let k denot set merg segment initi consist sink locat ie iter find pair nearest neighbor k is msu msv dmsumsv minimum new parent merg segment msv comput node v zeroskew merg msu msv k updat ad msv delet msu msv consist merg segment root topolog onlogn time complex achiev find sever nearestneighbor pair onc ie algorithm first construct nearestneighbor graph maintain nearest neighbor merg segment k via zeroskew merg jkjk nearestneighbor pair taken graph nondecreas order distanc k constant typic solut improv postprocess local search adjust result topolog cf cl i greedydm achiev reduct wire cost compar method previou dmebas bst heurist gener dme construct boundedskew rout enabl concept merg region intuit node v g children b merg region v correspond set locat lv subtre b join minimum wire cost still maintain skew bound b remaind section briefli outlin concept behind exdm exgdm construct defer idea section sens redevelop gener number idea within elmor delay context work show linear delay model merg region node convex polygonbound manhattan arc ie segment slope gamma rectilinear segment ie horizont vertic segment thu pathlength delay merg region eight side furthermor comput constant time case fix topologyg prescrib extendeddm exdm method essenti parallel origin dme construct optim limitingcas zero skew infinit skew ie steiner minim tree problem fix topolog g topolog variabl propos extendedgreedydm exgdm method use merg region construct gener topolog via iter cluster oper analog greedydm exgdm method provid smooth skewcost tradeoff also close match best known heurist zero skew rout notic maintain zero skew origin dme approach alway merg two subtre root howev skew bound nonzero shortest connect two subtre necessarili root reason subtre cannot merg nonroot node long result skew b exgdm version exploit flexibl stem allow nonzero skew b dynam reroot subtre merg root subtre after reroot becom closer without much chang subtre cost a r r r r b figur a exampl show given skew bound b ae chang subtre topolog merg reduc merg cost b reposit root chang topolog figur a eight sink equal space horizont line b near zero minimum tree cost obtain merg subtre root shown top exampl howev topolog highli suboptim b larg even cost two subtre minimum ideal larg b subtre topolog modifi subtre root closer and merg cost reduc bottom exampl exgdm method adjust subtre topolog chang posit root illustr figur b root reposit parent node u v u v endpoint edg current tree practic subtre cost topolog remain intact result version exgdm also close match best known heurist unboundedskew rout work also give extendedplanardm method match best known heurist rout tree must embedd singl layer howev evalu accord elmor delay skew pleas skewcost tradeoff properti exdm exgdm vanish boundari merg embed method present boundari merg embed bme method encompass straightforward gener exdm exgdm pathlength elmor delay differ lie comput merg region ie may execut previou exdm exgdm strategi achiev elmor delay skew bound simpli substitut new merg region construct state specif bme algorithm templat sinc merg region construct use variant fixedtopolog variabletopolog singlelay etc notat definit let max p min p denot maximum minimum delay valu maxdelay mindelay short point p leav subtre root p skew point p denot skewp p if point pointset ident maxdelay mindelay similarli use term max p min p skewp p move along line segment valu max p min p along skewp respect defin delay skew function segment b given skew bound slack point p denot slackp defin nonneg slackp feasibl merg point region p feasibl merg region fmrp consist feasibl merg point p minimum skew region msrp set point p minimum skew wellbehav elmor delay properti figur illustr elmor delay valu horizont line segment l connect sink b enjoy conveni properti p l delay function max p min p sum piecewiselinear function uniqu quadrat term k see thi let c c b load capacit sink b express maxdelay mindelay point p sink b xdpa min min a a min x max min min figur properti elmor delay skew straightlin segment l connect sink b piecewis linear concav piecewis linear convex a min piecewis linear concav b b b figur a delay b skew function wellbehav line segment skew turn point indic hollow circl ab function correspond function b figur coeffici similarli denot maxdelay mindelay point p sink b b figur b sum piecewiselinear function x quadrat term k delta x skewp segment ab piecewiselinear function x with linear region sink b locat horizont vertic line segment still prove similarli delayskew properti exist boundari interior segment with slope smallest rectangl contain b may formal delayskew properti follow let function f x max ideltadeltadeltan g line segment l ab wellbehav maxdelay mindelay function point p l form say n piecewis linear concav n piecewiselinear convex function sinc f linear region slope strictli increas decreas one endpoint l one ie b vice versa figur point p l call turn c l l l figur exampl shortest distanc segment shown thick dash line solid dot shortest distanc region shown dot region note three pair shortest distanc segment overlap polygon c d point slope piecewiselinear function defin l chang p lemma appendix show skewp defin line segment l npiecewiselinear concav function ie skew turn point l correspond one maxdelay mindelay turn point region p wellbehav region convex polygon whose boundari interior segment wellbehav notic given wellbehav line segment l comput fmrl msrl take time linear number skew turn point l shortest distanc segmentsregion construct merg region minimum merg cost begin defin two term first two convex polygon region p q boundari p q shortest distanc segment p q denot sdsp sdsq pair straight line segment p q closest other note p q overlap could mani pair shortest distanc segment p q see figur simplic arbitrarili take one pair sdsp sdsq given two line segment l l shortest distanc region l l denot sdrl l set point minimum sum manhattan distanc l l construct merg region within correspond shortest distanc region join segment appendix prove theorem merg region construct elmor model wellbehav thu merg region p q l must wellbehav segment howev wellbehav region either case i l l parallel manhattan arc nonconst delay function case ii delay function l l differ quadrat term method delay point sdrl l determin pair point pq long case i delay valu defin point sdrl l uniqu line segment allow multipl pair shortest distanc segment two polygon one merg region node given topolog ime method section discuss deal case within sdrl l even wellbehav case ii guarante wellbehav region defin join segment merg region construct within sdrjsp jsq ffl case ii hold jsp jsq chosen arbitrari singl point l l respect ffl otherwis merg region final given rout topolog g merg region intern node v g denot mrv defin recurs follow ffl v sink mr g ffl v intern node children b let l l b join segment mra mrb merg region mrv set possibl locat v within sdrl l b i differ elmor delay v pair sink v within skew bound ii merg cost je subject constraint point p l merg point q l b show merg region definit alway exist constraint incorpor within construct merg region merg region construct necessarili contain feasibl merg point minimum merg cost je construct merg region given merg region mra mrb vs children follow rule use construct new merg region mrv construct rule merg region similar present except join segment parallel segment slope ie besid manhattan arc rectilinear line segment see figur comput join segment l l b boundari mra mrb comput delay skew function fmrl boundari segment l sdrl l b l l b parallel segment slope gamma comput fmrl horizont line segment l pq p l q l b either p q skew turn point l l b see figur b similarli l l b parallel segment slope gamma comput fmrl vertic line segment l pq q skew turn point l l b let f set fmr comput via rule m f mrv equal smallest convex polygon region contain f otherwis b mra a mra l skew turn point skew turn point figur construct merg region mrv given merg region vs children b join segment l l b shown thick dash line parallel manhattan arc with constant maxdelay mindelay a parallel line segment b note merg region mrv heavili shade construct insid lightli shade thick solid line repres fmrl line segment l l either boundari segment sdrl l b horizont line segment incid skew turn point shown hollow circl l l b otherwis similar proof theorem show merg region mrv node v topolog g wellbehav region lemma appendix show delay function boundari segment mrv consist mpiecewiselinear function quadrat term n n number leav subtre v root node v base lemma show mrv n side thu follow theorem detail proof given appendix theorem elmor delay model merg region mrv node v g wellbehav region n side comput construct rule on time n number leav v easi see node v g children b i mra mrb overlap ii detour wire need mrv contain point minimum merg cost practic condit hold node good rout topolog thu exampl zeroskew case mrv equival merg segment construct origin dme method detour wire need thu expect perform method close dme case minimum merg cost dl l b cannot meet skew bound thu detour wire need satisfi skew bound minim detour wire mrv must msrsdrl l b shown either msrl msrl b lemma appendix experi merg region side thu merg region practic comput constant time ff p p q figur manhattan arc pq capacit f merg merg region defin two sink capacit pair coordin associ point p segment pq repres maxdelay min delay respect merg p p skew bound unit requir merg cost unit detour necessari merg pq p q skew bound requir detour merg cost unit reduct merg cost assum unit length wire unit resist unit capacit skew boundb merg region construct elmor delay model rectangl construct pathlength delay model thu perform exgdm pathlength elmor delay model same report steiner tree construct exgdm averag higher cost construct one best known steiner tree heurist interior merg embed method outlin previou section construct merg region base boundari segment children merg region interior point child merg region use construct new merg region is cours also case pathlengthbas bst algorithm howev approach produc suboptim merg cost detour occur merg exampl figur merg point p p requir detour addit merg cost unit compar merg segment pq p q therefor possibl reduc merg cost consid merg interior point furthermor even detour requir alway advis use boundari segment merg exampl instead fulli util avail slack bottom level which case bme method figur b conserv slack merg interior point thu reduc merg cost higher level figur c given consider merg interior point merg region strong potenti reduc total wire x a topolog b use boundari segment merg c use sampl merg figur exampl rout sink fill squar skew bound unit merg region indic shade region intern node fill circl embed merg region pair coordin associ point segment repres maxdelay mindelay fix topolog a b rout cost unit join segment consid merg c howev reduc merg cost merg interior point order save slack higher level use assum unit length wire unit wire resist capacit length howev merg interior point may caus ambigu delay function point p new merg region point may merg point infinit mani pair interior point child merg region may therefor differ maxdelay mindelay valu sinc maxdelay mindelay inform requir construct merg region higher level ambigu which avoid nearest boundari segment consid bme algorithm caus difficulti merg process overcom ambigu yet exploit interior merg region propos interior merg embed ime algorithm employ sampl strategi dynam program consid merg point interior to rather boundari of merg region remaind section describ use sampl merg region construct next layer merg region focu attent use manhattan arc sampl merg region ie repres merg region set manhattan arc interior merg region howev idea extend easili handl sampl segment horizont vertic fact mixtur type sampl segment merg region long wellbehav overview ime algorithm ime algorithm bottomup construct merg region intern node similar bme algorithm present previou section key differ ime algorithm node v topolog g associ set merg region interior point two set merg region use construct merg region parent node via use sampl merg region r sampl set wellbehav line segment or sampl segment denot ss r denot sampl set r ssr sampl set r denot ssr k mention focu attent use manhattan arc sampl merg region slope manhattan arc chosen gamma point manhattan arc merg region constant maxdelay mindelay consid merg two node u v g let r u r v set merg region associ u v respect parent u v g mani jssr u j theta jssr v j possibl merg region due merg sampl segment ssr u sampl segment ssr v sinc sampl segment manhattan arc merg oper straightforward discuss earlier gener speak given merg region infinit number sampl segment furthermor even select constant number sampl segment region size overal number merg region may grow exponenti bottomup construct merg region word even region sampl sampl segment number merg region root rout topolog os n n total number sink achiev effici implement limit number merg region intern node constant say k region turn sampl exactli sampl segment region merg region sibl node merg two sampl set k delta sampl segment use dynam program method comput best possibl sampl region new node use k region key step ime algorithm lie choos best k merg region new node follow requir follow terminolog merg region r associ three valu i capr total capacit subtre root r ii min skewr minimum skew possibl within merg region iii skewr maximum skew possibl within merg region ime algorithm merg region construct way i capr capss capss b c c b constant point r construct merg two sampl segment say ss ss b children b merg cost je respect ii max skewr kept within skew bound b plot graph horizont axi repres skew vertic axi repres capacit merg region r node v horizont line segment ycoordin capr xcoordin left right endpoint respect consid node v g set k merg region associ merg two children merg region r v said redund exist anoth merg region r v min skewr redund merg region skew bound skew capacit a set merg region skew bound skew capacit b set irredund merg region skew bound skew capacit c staircas skew bound skew capacit d staircas step remov step remov error new staircas irredund merg region areav min_skewr extend figur a set merg region b set irredundantmerg region extend maxskew b c form staircas min skewr merg region r igamma d remov intermedi step result new staircas error depict shade region capr capr see figur a let denot set irredund merg region v arrang descend order capr min skewr set irredund merg region form staircas step shown figur first extend line segment repres irredund merg region touch vertic line repres skew bound b figur b henc irredund merg region extend maxskew equal b skew bound creat step height ofcapr capr igamma m staircas start min skewrm shown figur c area staircas set merg region node v denot areav defin area staircas skew min skewr min skewr k fmin skewr remov one intermedi step say r m obtain m gamma step staircas approxim origin staircas error min skewr therefor order retain good spectrum k merg region step solv follow problem optim mksampl problem given set irredund merg region find subset k k m merg region remov merg region total error result staircas imr ae imr minimum or equival areaimr areaimr minim strictli monoton increas function note r rm retain imr optim solut mksampl problem develop optim algorithm mksampl problem use dynam program approach effect comput optim m sampl solut choos best k sampl merg region fr condit r r im gamma k sampl minimum error optim m sampl solut show theorem m optim m sampl solut is proof case i select merg region therefor err m case ii forc retain region r r im gamma therefor optim error optim error error optim solut retain plu error incur remov r im gamma case iii choos anoth k region fr besid two mandatori region r r im suppos index region optim solut error new staircas skew min skewr min skewr comput case ii now select optim solut m region fr note r retain subsolut i therefor iter comput optim error err smallest among sum err i skew bound skew capacit err m figur lightli shade region area error optim solut darker region skewcapacit product term case ii eqn skew bound skew cap err ii err miik figur lightli shade region area error optim solut two darker region account error optim solut case iii eqn straightforward implement comput give ok delta time optim mksampl algorithm care prune solut space achiev better time complex first note case i ii eqn solut straightforward comput m condit state case i ii eqn om time followingw assum m k interest obtainingth optimalsolut mk determin index region r optim solut comput err mk err i err assum appli case iii eqn solv err use err i continu recurs observ pattern share error err mk on denot error gener err m observ case therefor comput err m everi valid combin i k optim mksampl algorithm k next next k st st next st err i next figur optim mksampl algorithm note m k respect rang instead error err m requir optim mksampl algorithm given figur matrix next m algorithm record index mergion region immedi r optim subset of size k set fr g first initi first two case eqn then k appli case iii eqn comput minimum error err therefor follow result theorem time complex optim mksampl algorithm ok summari ime algorithm summar ime algorithm still retain flow dmebas algorithm name comput tree merg region bottomup fashion perform embed topdown manner key differ ime boundarybas algorithm set k irredund merg region associ node importantli merg region due merg interior point implement sampl set node obtain repres irredund merg region use set parallel manhattan arc slope manhattan arc chosen maxdelay mindelay two ime merg procedur let u v children w use manhattan arc let rw set merg region w initi segment ssr u segment ssr v merg produc merg region w put rw sort rw descend order region capacit w scan rw one pass weed redund merg region appli optim mksampl algorithm imr w necessari figur outlin merg oper ime algorithm point manhattan arc merg region same therefor merg oper perform manhattan arc straightforward illustr figur sort result merg region descend order capacit redund region weed result irredund merg region sampl optim mksampl algorithm outlin merg process given figur observ expens oper merg process due optim mksampl algorithm polynomi term constant merg process perform constant time time complex clock tree construct algorithm still order experiment result implement bme ime algorithm ansi c sun sparc machin benchmark test case rr use evalu algorithm skew bound rang ns tabl compar zeroskew clock rout cost best known algorithm cli variou boundedskew rout cost obtain algorithm also includ tabl cpu time bme ime experi ime algorithm keep merg region intern node slice merg region sampl segment merg node method compar result appear ime produc better result larger circuit skew bound larg expens longer run time gener see decreas total wirelength skew increas howev result compar favor come zero skew believ due fact cli algorithm perform local optim use exhaust search calcul optimum sequenc implement algorithm reason use best result eight differ valu k paramet rang recal discuss greedydm algorithm section set one valu k paramet alo compar perform bme ime use topolog gener bme ime respec tive result shown tabl zeroskew bound ime equival dme bme equival skew bound r r r r r ps wirelength cpu time hrminsec tabl costskew tradeoff run time bme ime algorithm benchmark circuit r mark case ime outperform bme dme detour wire requir thu ime expect better perform bme howev nonzero skew bound ime compet favor bme unless ime use larg sampl set ie expens larger cpu time instanc tabl show bme outperform ime nonzero skew bound ime use hand tabl show close match bme perform albeit much longer cpu time skew r r r r r boundp wirelength cpu time minsec tabl perform comparison bme ime use topolog gener ime total wirelength ime differ skew bound tabl bme result better ime case except mark detail experi benchmark circuit conduct investig tradeoff total wirelength skew tradeoff power dissip skew realist skew bound rang gamma ps use hspice simul measur power dissip benchmark r mhz r mhz due risefal time constraint result ime benchmark circuit rr shown figur skew bound relax zero ps achiev averag power reduct also achiev averag wirelength reduct easi modifi construct rule mm exampl node v children b mra mrb manhattan arc constant delay skew b mrv merg segment construct use dme method skew r r r r r boundp wirelength cpu time hrminsec tabl perform comparison bme ime use topolog gener bme total wire length bme differ skew bound given tabl mark case ime outperform bme compar best report zeroskew solut by cli algorithm conclus futur work conclus present new boundedskew rout tree approach elmor delay model prove sever key properti merg region elmor delay model first approach call bme util merg point restrict boundari merg region second approach call ime employ sampl strategi dynam program consid merg point interior merg region recal section ime algorithm handl gener sampl segment manhattan arc current implement use manhattan arc sampl futur work includ extend ime approach includ wellbehav sampl segment manhattan arc also studi better sampl strategi speedup ime method final goal combin techniqu bst topolog gener recent work optim size interconnect driver develop practic clock rout algorithm carri simultan topolog gener buffer insert wires achiev bound skew minimum power dissip variou layout constraint r a symmetr clockdistribut tree optim highspe interconnect reduc clock skew ulsi wsi circuit zeroskew clock rout tree minimum wirelength nearoptim critic sink rout tree construct an edgebas heurist rectilinear steiner tree zero skew clock net rout zero skew clock rout minimum wirelength a buffer distribut algorithm highspe clock rout skew sensit minim buffer clock tree simultan driver wire size perform power optim minimumcostboundedskewclock rout optim wires elmor delay model matchingbasedmethod highperform clock rout minimum skew minimum path length rout vlsi layout design minimum pathlength equidist rout a clusteringbas optim algorithm zeroskew rout delay minim zeroskew rout clock distribut design vlsi circuit overview buffer placement distribut rctree network minim elmor delay on boundedskewrout tree problem clock rout high perform ic a new class iter steiner tree heurist good perform optim interconnect vlsi planardm improv planar zeroskew clock rout minimum pathlength delay lowcost singlelay clock tree exact zero elmor delay skew processvariationtoler clock skew minim skew reduct clock tree use wire width optim reliabl nonzero skew clock tree use wire width optim skew delay optim reliabl buffer clock tree a specifi delay accomplish clock router use multipl layer exact zero skew power distribut topolog design perfectbal planar clock rout minim pathlength delay bound minimum steiner tree algorithm performancedriven rout tr zero skew clock net rout clusteringbas optim algorithm zeroskew rout lowcost singlelay clock tree exact zero elmor delay skew simultan driver wire size perform power optim boundedskew clock steiner rout problem perfectbal planar clock rout minim pathlength ctr nan guofang li minqiang kou jisong multilevel genet algorithm mlga construct clock binari tree proceed confer genet evolutionari comput june washington dc usa joe g xi wayn wm dai jittertoler clock rout twophas synchron system proceed ieeeacm intern confer computeraid design p novemb san jose california unit state andrew b kahng cw albert tsao practic boundedskew clock rout proceed th annual confer design autom p june anaheim california unit state joe g xi wayn wm dai usefulskew clock rout gate size low power design proceed rd annual confer design autom p june la vega nevada unit state uday padmanabhan janet m wang jiang hu statist clock tree rout robust process variat proceed intern symposium physic design april san jose california usa anand rajaram bing lu wei guo rabi mahapatra jiang hu analyt bound unwant clock skew due wire width variat proceed ieeeacm intern confer computeraid design p novemb andrew b kahng cw albert tsao practic boundedskew clock rout journal vlsi signal process system v n p junejuli hailin jiang kai wang malgorzata mareksadowska clock skew bound estim power suppli process variat proceed th acm great lake symposium vlsi april chicago illinoi usa m saitoh m azuma a takahashi cluster base fast clock schedul light clocktre proceed confer design autom test europ p march munich germani atsushi takahashi kazunori inou yoji kajitani clocktre rout realiz clockschedul semisynchron circuit proceed ieeeacm intern confer computeraid design p novemb san jose california unit state jason cong andrew b kahng chengkok koh cw albert tsao boundedskew clock steiner rout acm transact design autom electron system toda v n p juli imin liu tanli chou adnan aziz d f wong zeroskew clock tree construct simultan rout wire size buffer insert proceed intern symposium physic design p may san diego california unit state joe gufeng xi wayn weim dai usefulskew clock rout gate size low power design journal vlsi signal process system v n p junejuli arif ishaq abouseido brian nowak chri chu fit elmor delay simpl accur interconnect delay model ieee transact larg scale integr vlsi system v n p juli yehea i ismail ebi g friedman jose l neve equival elmor delay rlc