[0m[[0m[0mdebug[0m] [0m[0mPackaging /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/root-01_warm-up_2.12-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	src[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/FullAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/FullAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/HalfAdder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/HalfAdder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/BasicAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/BasicAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/Counter$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/Counter$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/Verilog_Gen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/Verilog_Gen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/Counter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/Counter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/ReadSerial.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/ReadSerial.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/Controller.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/Controller.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/Verilog_Gen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/Verilog_Gen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/FourBitAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/FourBitAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/FullAdder$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/FullAdder$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/HalfAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/HalfAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/Controller$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/Controller$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/BasicAdder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/BasicAdder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/ShiftRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/ShiftRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/ReadSerial$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/ReadSerial$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/FourBitAdder$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/FourBitAdder$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	src/main/scala/ShiftRegister$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/01_warm-up/target/scala-2.12/classes/src/main/scala/ShiftRegister$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
