INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/d_flipflop/rtl_srcs/d_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/d_flipflop/sim_srcs/tb_d_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_d_flipflop
