

================================================================
== Vitis HLS Report for 'pps_synchronizer_control'
================================================================
* Date:           Tue Aug 22 16:56:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pps-synchronizer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.91 ns|  1.000 ns|     1.05 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     480|     760|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     480|     760|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  480|  760|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  480|  760|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+-----------------------+-----+-----+--------------+--------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|                   control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|                   control|       pointer|
|s_axi_control_AWADDR   |   in|    8|         s_axi|                   control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|                   control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|                   control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|                   control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|                   control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|                   control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|                   control|       pointer|
|s_axi_control_ARADDR   |   in|    8|         s_axi|                   control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|                   control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|                   control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|                   control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|                   control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|                   control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|                   control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|                   control|       pointer|
|load_secs_ctl          |  out|   32|       ap_none|             load_secs_ctl|       pointer|
|load_ns_ctl            |  out|   32|       ap_none|               load_ns_ctl|       pointer|
|load_subns_ctl         |  out|    8|       ap_none|            load_subns_ctl|       pointer|
|ns_per_clk_ctl         |  out|    6|       ap_none|            ns_per_clk_ctl|       pointer|
|subns_per_clk_ctl      |  out|    8|       ap_none|         subns_per_clk_ctl|       pointer|
|delay_ns_ctl           |  out|   32|       ap_none|              delay_ns_ctl|       pointer|
|lockout_ctl            |  out|   16|       ap_none|               lockout_ctl|       pointer|
|rollover_thresh_ctl    |  out|   32|       ap_none|       rollover_thresh_ctl|       pointer|
|mode_ctl               |  out|    4|       ap_none|                  mode_ctl|       pointer|
|capture_mode_ctl       |  out|    2|       ap_none|          capture_mode_ctl|       pointer|
|sanity_mode_ctl        |  out|    3|       ap_none|           sanity_mode_ctl|       pointer|
|pps_sel_ctl            |  out|    3|       ap_none|               pps_sel_ctl|       pointer|
|captured_secs_in       |   in|   32|       ap_none|          captured_secs_in|       pointer|
|captured_ns_in         |   in|   32|       ap_none|            captured_ns_in|       pointer|
|captured_subns_in      |   in|    8|       ap_none|         captured_subns_in|       pointer|
|running_in             |   in|    1|       ap_none|                running_in|       pointer|
|secs_in                |   in|   32|       ap_none|                   secs_in|       pointer|
|ns_in                  |   in|   32|       ap_none|                     ns_in|       pointer|
|subns_in               |   in|    8|       ap_none|                  subns_in|       pointer|
|captured_in            |   in|    1|       ap_none|               captured_in|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_none|  pps_synchronizer_control|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|  pps_synchronizer_control|  return value|
+-----------------------+-----+-----+--------------+--------------------------+--------------+

