unsigned int\r\nF_1 (\r\nunsigned char V_1 ,\r\nunsigned char V_2 ,\r\nunsigned int V_3 ,\r\nunsigned short V_4\r\n)\r\n{\r\nunsigned int V_5 ;\r\nunsigned int V_6 ;\r\nunsigned int V_7 ;\r\nunsigned int V_8 = ( unsigned int ) V_4 ;\r\nunsigned int V_9 = 0 ;\r\nif ( V_8 > V_10 )\r\nreturn 0 ;\r\nV_9 = ( unsigned int ) V_11 [ V_8 ] ;\r\nif ( V_8 <= 3 ) {\r\nif ( V_1 == 1 )\r\nV_6 = 96 ;\r\nelse\r\nV_6 = 192 ;\r\nV_5 = ( V_3 * 80 ) / V_9 ;\r\nV_7 = ( V_5 * V_9 ) / 80 ;\r\nif ( V_3 != V_7 )\r\nV_5 ++ ;\r\nreturn V_6 + V_5 ;\r\n}\r\nV_5 = ( V_3 * 8 + 22 ) / V_9 ;\r\nV_7 = ( ( V_5 * V_9 ) - 22 ) / 8 ;\r\nif ( V_3 != V_7 )\r\nV_5 ++ ;\r\nV_5 = V_5 * 4 ;\r\nif ( V_2 != V_12 )\r\nV_5 += 6 ;\r\nreturn 20 + V_5 ;\r\n}\r\nvoid F_2 ( struct V_13 * V_14 , T_1 V_15 ,\r\nT_2 V_16 , T_3 V_17 , struct V_18 * V_19 )\r\n{\r\nT_1 V_20 ;\r\nT_1 V_21 = 0 ;\r\nT_1 V_22 ;\r\nint V_23 ;\r\nT_3 V_24 = V_14 -> V_1 ;\r\nV_20 = V_15 * 8 ;\r\nV_23 = false ;\r\nswitch ( V_16 ) {\r\ncase V_25 :\r\nV_21 = V_20 ;\r\nV_19 -> signal = 0x00 ;\r\nbreak;\r\ncase V_26 :\r\nV_21 = V_20 / 2 ;\r\nif ( V_24 == 1 )\r\nV_19 -> signal = 0x09 ;\r\nelse\r\nV_19 -> signal = 0x01 ;\r\nbreak;\r\ncase V_27 :\r\nV_21 = ( V_20 * 10 ) / 55 ;\r\nV_22 = ( V_21 * 55 ) / 10 ;\r\nif ( V_22 != V_20 )\r\nV_21 ++ ;\r\nif ( V_24 == 1 )\r\nV_19 -> signal = 0x0a ;\r\nelse\r\nV_19 -> signal = 0x02 ;\r\nbreak;\r\ncase V_28 :\r\nV_21 = V_20 / 11 ;\r\nV_22 = V_21 * 11 ;\r\nif ( V_22 != V_20 ) {\r\nV_21 ++ ;\r\nif ( ( V_20 - V_22 ) <= 3 )\r\nV_23 = true ;\r\n}\r\nif ( V_24 == 1 )\r\nV_19 -> signal = 0x0b ;\r\nelse\r\nV_19 -> signal = 0x03 ;\r\nbreak;\r\ncase V_29 :\r\nif ( V_17 == V_12 )\r\nV_19 -> signal = 0x9b ;\r\nelse\r\nV_19 -> signal = 0x8b ;\r\nbreak;\r\ncase V_30 :\r\nif ( V_17 == V_12 )\r\nV_19 -> signal = 0x9f ;\r\nelse\r\nV_19 -> signal = 0x8f ;\r\nbreak;\r\ncase V_31 :\r\nif ( V_17 == V_12 )\r\nV_19 -> signal = 0x9a ;\r\nelse\r\nV_19 -> signal = 0x8a ;\r\nbreak;\r\ncase V_32 :\r\nif ( V_17 == V_12 )\r\nV_19 -> signal = 0x9e ;\r\nelse\r\nV_19 -> signal = 0x8e ;\r\nbreak;\r\ncase V_33 :\r\nif ( V_17 == V_12 )\r\nV_19 -> signal = 0x99 ;\r\nelse\r\nV_19 -> signal = 0x89 ;\r\nbreak;\r\ncase V_34 :\r\nif ( V_17 == V_12 )\r\nV_19 -> signal = 0x9d ;\r\nelse\r\nV_19 -> signal = 0x8d ;\r\nbreak;\r\ncase V_35 :\r\nif ( V_17 == V_12 )\r\nV_19 -> signal = 0x98 ;\r\nelse\r\nV_19 -> signal = 0x88 ;\r\nbreak;\r\ncase V_10 :\r\nif ( V_17 == V_12 )\r\nV_19 -> signal = 0x9c ;\r\nelse\r\nV_19 -> signal = 0x8c ;\r\nbreak;\r\ndefault:\r\nif ( V_17 == V_12 )\r\nV_19 -> signal = 0x9c ;\r\nelse\r\nV_19 -> signal = 0x8c ;\r\nbreak;\r\n}\r\nif ( V_17 == V_36 ) {\r\nV_19 -> V_37 = 0x00 ;\r\nif ( V_23 )\r\nV_19 -> V_37 |= 0x80 ;\r\nV_19 -> V_38 = F_3 ( ( T_2 ) V_21 ) ;\r\n} else {\r\nV_19 -> V_37 = 0x00 ;\r\nV_19 -> V_38 = F_3 ( ( T_2 ) V_15 ) ;\r\n}\r\n}\r\nbool F_4 ( struct V_13 * V_14 ,\r\nunsigned char V_39 , unsigned char * V_40 )\r\n{\r\nvoid T_4 * V_41 = V_14 -> V_42 ;\r\nunsigned short V_43 ;\r\nunsigned char V_44 ;\r\nF_5 ( V_41 + V_45 , V_39 ) ;\r\nF_6 ( V_41 , V_46 , V_47 ) ;\r\nfor ( V_43 = 0 ; V_43 < V_48 ; V_43 ++ ) {\r\nF_7 ( V_41 + V_46 , & V_44 ) ;\r\nif ( V_44 & V_49 )\r\nbreak;\r\n}\r\nF_7 ( V_41 + V_50 , V_40 ) ;\r\nif ( V_43 == V_48 ) {\r\nF_8 ( L_1 ) ;\r\nreturn false ;\r\n}\r\nreturn true ;\r\n}\r\nbool F_9 ( struct V_13 * V_14 ,\r\nunsigned char V_39 , unsigned char V_51 )\r\n{\r\nvoid T_4 * V_41 = V_14 -> V_42 ;\r\nunsigned short V_43 ;\r\nunsigned char V_44 ;\r\nF_5 ( V_41 + V_45 , V_39 ) ;\r\nF_5 ( V_41 + V_50 , V_51 ) ;\r\nF_6 ( V_41 , V_46 , V_52 ) ;\r\nfor ( V_43 = 0 ; V_43 < V_48 ; V_43 ++ ) {\r\nF_7 ( V_41 + V_46 , & V_44 ) ;\r\nif ( V_44 & V_49 )\r\nbreak;\r\n}\r\nif ( V_43 == V_48 ) {\r\nF_8 ( L_2 ) ;\r\nreturn false ;\r\n}\r\nreturn true ;\r\n}\r\nbool F_10 ( struct V_13 * V_14 )\r\n{\r\nbool V_53 = true ;\r\nint V_54 ;\r\nvoid T_4 * V_41 = V_14 -> V_42 ;\r\nunsigned char V_55 = V_14 -> V_55 ;\r\nunsigned char V_56 = V_14 -> V_56 ;\r\nif ( V_55 == V_57 ) {\r\nif ( V_56 <= V_58 ) {\r\nfor ( V_54 = 0 ; V_54 < V_59 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_60 [ V_54 ] [ 0 ] ,\r\nV_60 [ V_54 ] [ 1 ] ) ;\r\n} else {\r\nfor ( V_54 = 0 ; V_54 < V_61 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_62 [ V_54 ] [ 0 ] ,\r\nV_62 [ V_54 ] [ 1 ] ) ;\r\nfor ( V_54 = 0 ; V_54 < V_63 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_64 [ V_54 ] [ 0 ] ,\r\nV_64 [ V_54 ] [ 1 ] ) ;\r\nF_11 ( V_41 + V_65 , 0x23 ) ;\r\nF_6 ( V_41 , V_66 , F_12 ( 0 ) ) ;\r\n}\r\nV_14 -> V_67 [ 0 ] = 0x18 ;\r\nV_14 -> V_67 [ 1 ] = 0x0A ;\r\nV_14 -> V_67 [ 2 ] = 0x0 ;\r\nV_14 -> V_67 [ 3 ] = 0x0 ;\r\nV_14 -> V_68 [ 0 ] = - 70 ;\r\nV_14 -> V_68 [ 1 ] = - 50 ;\r\nV_14 -> V_68 [ 2 ] = 0 ;\r\nV_14 -> V_68 [ 3 ] = 0 ;\r\n} else if ( ( V_55 == V_69 ) || ( V_55 == V_70 ) ) {\r\nfor ( V_54 = 0 ; V_54 < V_71 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_72 [ V_54 ] [ 0 ] ,\r\nV_72 [ V_54 ] [ 1 ] ) ;\r\nfor ( V_54 = 0 ; V_54 < V_73 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_74 [ V_54 ] [ 0 ] , V_74 [ V_54 ] [ 1 ] ) ;\r\nV_14 -> V_67 [ 0 ] = 0x1C ;\r\nV_14 -> V_67 [ 1 ] = 0x10 ;\r\nV_14 -> V_67 [ 2 ] = 0x0 ;\r\nV_14 -> V_67 [ 3 ] = 0x0 ;\r\nV_14 -> V_68 [ 0 ] = - 70 ;\r\nV_14 -> V_68 [ 1 ] = - 48 ;\r\nV_14 -> V_68 [ 2 ] = 0 ;\r\nV_14 -> V_68 [ 3 ] = 0 ;\r\n} else if ( V_55 == V_75 ) {\r\nfor ( V_54 = 0 ; V_54 < V_76 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_77 [ V_54 ] [ 0 ] ,\r\nV_77 [ V_54 ] [ 1 ] ) ;\r\nfor ( V_54 = 0 ; V_54 < V_73 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_74 [ V_54 ] [ 0 ] ,\r\nV_74 [ V_54 ] [ 1 ] ) ;\r\nF_5 ( V_41 + V_65 , 0x23 ) ;\r\nF_6 ( V_41 , V_66 , F_12 ( 0 ) ) ;\r\nV_14 -> V_67 [ 0 ] = 0x14 ;\r\nV_14 -> V_67 [ 1 ] = 0x0A ;\r\nV_14 -> V_67 [ 2 ] = 0x0 ;\r\nV_14 -> V_67 [ 3 ] = 0x0 ;\r\nV_14 -> V_68 [ 0 ] = - 60 ;\r\nV_14 -> V_68 [ 1 ] = - 50 ;\r\nV_14 -> V_68 [ 2 ] = 0 ;\r\nV_14 -> V_68 [ 3 ] = 0 ;\r\n} else if ( V_55 == V_78 ) {\r\nfor ( V_54 = 0 ; V_54 < V_76 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_77 [ V_54 ] [ 0 ] ,\r\nV_77 [ V_54 ] [ 1 ] ) ;\r\nV_53 &= F_9 ( V_14 , 0xd7 , 0x06 ) ;\r\nV_53 &= F_9 ( V_14 , 0x90 , 0x20 ) ;\r\nV_53 &= F_9 ( V_14 , 0x97 , 0xeb ) ;\r\nV_53 &= F_9 ( V_14 , 0xa6 , 0x00 ) ;\r\nV_53 &= F_9 ( V_14 , 0xa8 , 0x30 ) ;\r\nV_53 &= F_9 ( V_14 , 0xb0 , 0x58 ) ;\r\nfor ( V_54 = 0 ; V_54 < V_73 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_74 [ V_54 ] [ 0 ] , V_74 [ V_54 ] [ 1 ] ) ;\r\nV_14 -> V_67 [ 0 ] = 0x14 ;\r\nV_14 -> V_67 [ 1 ] = 0x0A ;\r\nV_14 -> V_67 [ 2 ] = 0x0 ;\r\nV_14 -> V_67 [ 3 ] = 0x0 ;\r\nV_14 -> V_68 [ 0 ] = - 60 ;\r\nV_14 -> V_68 [ 1 ] = - 50 ;\r\nV_14 -> V_68 [ 2 ] = 0 ;\r\nV_14 -> V_68 [ 3 ] = 0 ;\r\n} else if ( V_55 == V_79 ) {\r\nfor ( V_54 = 0 ; V_54 < V_71 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_72 [ V_54 ] [ 0 ] ,\r\nV_72 [ V_54 ] [ 1 ] ) ;\r\nfor ( V_54 = 0 ; V_54 < V_73 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_74 [ V_54 ] [ 0 ] , V_74 [ V_54 ] [ 1 ] ) ;\r\nV_14 -> V_67 [ 0 ] = 0x1C ;\r\nV_14 -> V_67 [ 1 ] = 0x10 ;\r\nV_14 -> V_67 [ 2 ] = 0x0 ;\r\nV_14 -> V_67 [ 3 ] = 0x0 ;\r\nV_14 -> V_68 [ 0 ] = - 70 ;\r\nV_14 -> V_68 [ 1 ] = - 48 ;\r\nV_14 -> V_68 [ 2 ] = 0 ;\r\nV_14 -> V_68 [ 3 ] = 0 ;\r\nF_13 ( V_41 ) ;\r\n} else if ( V_55 == V_80 ) {\r\nfor ( V_54 = 0 ; V_54 < V_71 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_72 [ V_54 ] [ 0 ] ,\r\nV_72 [ V_54 ] [ 1 ] ) ;\r\nV_53 &= F_9 ( V_14 , 0xd7 , 0x06 ) ;\r\nfor ( V_54 = 0 ; V_54 < V_73 ; V_54 ++ )\r\nV_53 &= F_9 ( V_14 ,\r\nV_74 [ V_54 ] [ 0 ] , V_74 [ V_54 ] [ 1 ] ) ;\r\nV_14 -> V_67 [ 0 ] = 0x1C ;\r\nV_14 -> V_67 [ 1 ] = 0x10 ;\r\nV_14 -> V_67 [ 2 ] = 0x0 ;\r\nV_14 -> V_67 [ 3 ] = 0x0 ;\r\nV_14 -> V_68 [ 0 ] = - 70 ;\r\nV_14 -> V_68 [ 1 ] = - 48 ;\r\nV_14 -> V_68 [ 2 ] = 0 ;\r\nV_14 -> V_68 [ 3 ] = 0 ;\r\n} else {\r\nV_14 -> V_81 = false ;\r\nV_14 -> V_67 [ 0 ] = 0x1C ;\r\n}\r\nif ( V_56 > V_58 ) {\r\nF_9 ( V_14 , 0x04 , 0x7F ) ;\r\nF_9 ( V_14 , 0x0D , 0x01 ) ;\r\n}\r\nreturn V_53 ;\r\n}\r\nvoid\r\nF_14 ( struct V_13 * V_14 )\r\n{\r\nunsigned char V_82 = 0 ;\r\nunsigned char V_83 = 0 ;\r\nF_4 ( V_14 , 0x0A , & V_82 ) ;\r\nif ( V_14 -> V_84 )\r\nV_82 &= 0xDF ;\r\nelse\r\nV_82 |= 0x20 ;\r\nF_4 ( V_14 , 0xE7 , & V_83 ) ;\r\nif ( V_83 == V_14 -> V_67 [ 0 ] )\r\nV_82 |= 0x20 ;\r\nF_9 ( V_14 , 0x0A , V_82 ) ;\r\n}\r\nvoid F_15 ( struct V_13 * V_14 , unsigned char V_51 )\r\n{\r\nunsigned char V_82 = 0 ;\r\nF_9 ( V_14 , 0xE7 , V_51 ) ;\r\nF_4 ( V_14 , 0x0A , & V_82 ) ;\r\nif ( V_51 == V_14 -> V_67 [ 0 ] )\r\nV_82 |= 0x20 ;\r\nelse if ( V_14 -> V_84 )\r\nV_82 &= 0xDF ;\r\nelse\r\nV_82 |= 0x20 ;\r\nV_14 -> V_85 = V_51 ;\r\nF_9 ( V_14 , 0x0A , V_82 ) ;\r\n}\r\nvoid\r\nF_16 ( struct V_13 * V_14 )\r\n{\r\nF_9 ( V_14 , 0x50 , 0x40 ) ;\r\nF_9 ( V_14 , 0x50 , 0 ) ;\r\nF_9 ( V_14 , 0x9C , 0x01 ) ;\r\nF_9 ( V_14 , 0x9C , 0 ) ;\r\n}\r\nvoid\r\nF_17 ( struct V_13 * V_14 )\r\n{\r\nunsigned char V_86 ;\r\nF_4 ( V_14 , 0x0D , & V_86 ) ;\r\nV_86 |= F_12 ( 0 ) ;\r\nF_9 ( V_14 , 0x0D , V_86 ) ;\r\n}\r\nvoid\r\nF_18 ( struct V_13 * V_14 )\r\n{\r\nunsigned char V_86 ;\r\nF_4 ( V_14 , 0x0D , & V_86 ) ;\r\nV_86 &= ~ ( F_12 ( 0 ) ) ;\r\nF_9 ( V_14 , 0x0D , V_86 ) ;\r\n}\r\nvoid\r\nF_19 ( struct V_13 * V_14 , unsigned char V_87 )\r\n{\r\nunsigned char V_88 ;\r\nF_4 ( V_14 , 0x09 , & V_88 ) ;\r\nif ( V_87 == V_89 ) {\r\nV_88 |= 0x02 ;\r\n} else if ( V_87 == V_90 ) {\r\nV_88 &= 0xF9 ;\r\n} else if ( V_87 == V_91 ) {\r\nV_88 &= 0xFD ;\r\nV_88 |= 0x04 ;\r\n}\r\nF_9 ( V_14 , 0x09 , V_88 ) ;\r\n}\r\nvoid\r\nF_20 ( struct V_13 * V_14 , unsigned char V_87 )\r\n{\r\nunsigned char V_82 ;\r\nF_4 ( V_14 , 0x0A , & V_82 ) ;\r\nif ( V_87 == V_89 ) {\r\nV_82 |= 0x01 ;\r\n} else if ( V_87 == V_90 ) {\r\nV_82 &= 0xFC ;\r\n} else if ( V_87 == V_91 ) {\r\nV_82 &= 0xFE ;\r\nV_82 |= 0x02 ;\r\n}\r\nF_9 ( V_14 , 0x0A , V_82 ) ;\r\n}\r\nvoid\r\nF_21 ( struct V_13 * V_14 , unsigned char V_56 )\r\n{\r\nF_9 ( V_14 , 0x0C , 0x17 ) ;\r\nF_9 ( V_14 , 0x0D , 0xB9 ) ;\r\n}\r\nvoid\r\nF_22 ( struct V_13 * V_14 , unsigned char V_56 )\r\n{\r\nF_9 ( V_14 , 0x0C , 0x00 ) ;\r\nF_9 ( V_14 , 0x0D , 0x01 ) ;\r\n}
