| Wirelist created using version 5.2.
V 5.2
DESIGN_MAY_CONTAIN_RIPPERS__RECOMPILATION_AND_RELINKING_WITH_RIPPER_VERSION_OF_VIEWBASE_REQUIRED
K 224033052000 D690F
DW rd_ctrl
SA @SHEET=6 
SA @NAME=RD_CTRL 
SA @DATETIME=12-19-2005_13:31 
|Q virtex:fdc 1
AS virtex:fdc LIBVER=2.0.0
AS virtex:fdc LEVEL=XILINX
AS virtex:fdc @INIT=0
AS virtex:fdc DEVICE=DFF
AS virtex:fdc PINORDER=C CLR D Q
AP virtex:fdc 1 PINTYPE=IN
AP virtex:fdc 2 PINTYPE=IN
AP virtex:fdc 3 PINTYPE=IN
AP virtex:fdc 4 PINTYPE=OUT
|Q virtex:and2 1
AS virtex:and2 LEVEL=XILINX
AS virtex:and2 DEVICE=AND
AS virtex:and2 LIBVER=2.0.0
AS virtex:and2 PINORDER=I0 I1 O
AP virtex:and2 1 PINTYPE=IN
AP virtex:and2 2 PINTYPE=IN
AP virtex:and2 3 PINTYPE=OUT
|Q virtex:buf 1
AS virtex:buf LIBVER=2.0.0
AS virtex:buf DEVICE=BUF
AS virtex:buf LEVEL=XILINX
AS virtex:buf PINORDER=I O
AP virtex:buf 1 PINTYPE=IN
AP virtex:buf 2 PINTYPE=OUT
|Q virtex:gnd 1
AS virtex:gnd LIBVER=2.0.0
AS virtex:gnd LEVEL=XILINX
AS virtex:gnd PINORDER=G
AP virtex:gnd 1 PINTYPE=OUT
|Q virtex2p:buf 1
AS virtex2p:buf LIBVER=2.0.0
AS virtex2p:buf DEVICE=BUF
AS virtex2p:buf LEVEL=XILINX
AS virtex2p:buf PINORDER=I O
AP virtex2p:buf 1 PINTYPE=IN
AP virtex2p:buf 2 PINTYPE=OUT
|Q virtex2p:and2b1 1
AS virtex2p:and2b1 LEVEL=XILINX
AS virtex2p:and2b1 DEVICE=AND
AS virtex2p:and2b1 LIBVER=2.0.0
AS virtex2p:and2b1 PINORDER=I0 I1 O
AP virtex2p:and2b1 1 PINTYPE=IN
AP virtex2p:and2b1 1 PARAM=INV
AP virtex2p:and2b1 2 PINTYPE=IN
AP virtex2p:and2b1 3 PINTYPE=OUT
|Q virtex2p:sop4b1 1
AS virtex2p:sop4b1 LEVEL=MXILINX
AS virtex2p:sop4b1 LIBVER=2.0.0
AS virtex2p:sop4b1 PINORDER=I0 I1 I2 I3 O
AP virtex2p:sop4b1 1 PINTYPE=IN
AP virtex2p:sop4b1 2 PINTYPE=IN
AP virtex2p:sop4b1 3 PINTYPE=IN
AP virtex2p:sop4b1 4 PINTYPE=IN
AP virtex2p:sop4b1 5 PINTYPE=OUT
|Q fd4ce 1
AS fd4ce LEVEL=MXILINX
AS fd4ce @NAME=FD4CE
AS fd4ce PINORDER=C CE CLR D[3:0] Q[3:0]
AP fd4ce 1 PINTYPE=IN
AP fd4ce 2 PINTYPE=IN
AP fd4ce 3 PINTYPE=IN
AP fd4ce 4 PINTYPE=IN
AP fd4ce 5 PINTYPE=OUT
|Q 4or2 1
AS 4or2 LEVEL=MXILINX
AS 4or2 @NAME=4OR2
AS 4or2 PINORDER=A[3:0] B[3:0] O[3:0]
AP 4or2 1 PINTYPE=IN
AP 4or2 2 PINTYPE=IN
AP 4or2 3 PINTYPE=OUT
|Q 4and2 1
AS 4and2 LEVEL=MXILINX
AS 4and2 @NAME=4AND2
AS 4and2 PINORDER=A[3:0] B[3:0] O[3:0]
AP 4and2 1 PINTYPE=IN
AP 4and2 2 PINTYPE=IN
AP 4and2 3 PINTYPE=OUT
|Q or4_bus 1
AS or4_bus LEVEL=MXILINX
AS or4_bus @NAME=OR4_BUS
AS or4_bus PINORDER=I[3:0] O
AP or4_bus 1 PINTYPE=IN
AP or4_bus 2 PINTYPE=OUT
AN ML1ERR[3:0] VLBUSISONSHEET=6
AN LD_ML1ERR[3:0] VLBUSISONSHEET=6
AN DMB_ERR_UPD[3:0] VLBUSISONSHEET=6
AN LDMB_ERR[3:0] VLBUSISONSHEET=6
AN LLREN[3:0] VLBUSISONSHEET=6
AN L1ERRORS[3:0] VLBUSISONSHEET=6
AN L1A_ERR_UPDATE[3:0] VLBUSISONSHEET=6
AN LLREN[3:0] VLBUSISONSHEET=6
AN LIE_ERR_UPD[3:0] VLBUSISONSHEET=6
AN LID_ERR_UPD[3:0] VLBUSISONSHEET=6
AN LID_ERR[3:0] VLBUSISONSHEET=6
AN LIE_ERR[3:0] VLBUSISONSHEET=6
AN ENDBUSY_ERR_UPD[3:0] VLBUSISONSHEET=6
AN ENDWAIT_ERR_UPD[3:0] VLBUSISONSHEET=6
AN STARTIME_ERR[3:0] VLBUSISONSHEET=6
AN ENDWAIT_ERR[3:0] VLBUSISONSHEET=6
AN ENDBUSY_ERR[3:0] VLBUSISONSHEET=6
AN STUCK_ERR_UPD[3:0] VLBUSISONSHEET=6
AN STUCK_ERR[3:0] VLBUSISONSHEET=6
AN STARTIME_ERR_UPD[3:0] VLBUSISONSHEET=6
AN LLREN[3:0] VLBUSISONSHEET=6
AN LLREN[3:0] VLBUSISONSHEET=6
AN LLREN[3:0] VLBUSISONSHEET=6
AN RDY_F[3:0] VLBUSISONSHEET=6
AN NRDY_F[3:0] VLBUSISONSHEET=6
AN LLREN[3:0] VLBUSISONSHEET=6
AN L1ERRORS[3:0] VLBUSISONSHEET=6
AN SEL_L1ERR[3:0] VLBUSISONSHEET=6
AN ML1ERR[3:0] VLBUSISONSHEET=6
AN LLREN[3:0] VLBUSISONSHEET=6
W virtex:fdc $6I2826
I $6I2826 virtex:fdc CLK RST DMBERR LDMBERR 
W virtex:and2 $6I2824
I $6I2824 virtex:and2 GOOD_L1A+1 L1AMISMATCH+1 2L1ERR_LD 
W virtex:buf $6I2807
I $6I2807 virtex:buf STATUS6 LOSTINEVT 
W virtex:gnd $6I2809
I $6I2809 virtex:gnd STATUS6 
W virtex2p:buf $6I2791
I $6I2791 virtex2p:buf NRDY1 NRDY_F1 
W virtex2p:and2b1 $6I2793
I $6I2793 virtex2p:and2b1 FPGA_ID NRDY3 NRDY_F3 
W virtex2p:sop4b1 $6I2779
I $6I2779 virtex2p:sop4b1 FPGA_ID RDY2 RDY3 FPGA_ID RDY_F2 
W virtex2p:and2b1 $6I2782
I $6I2782 virtex2p:and2b1 FPGA_ID RDY3 RDY_F3 
W virtex2p:buf $6I2785
I $6I2785 virtex2p:buf RDY0 RDY_F0 
W virtex2p:buf $6I2786
I $6I2786 virtex2p:buf RDY1 RDY_F1 
W fd4ce $6I2711
I $6I2711 fd4ce CLK STUCK_DATA RST STUCK_ERR_UPD[3:0] STUCK_ERR[3:0] 
W fd4ce $6I2499
I $6I2499 fd4ce CLK START_TIMEOUT RST STARTIME_ERR_UPD[3:0] STARTIME_ERR[3:0] 
W fd4ce $6I2491
I $6I2491 fd4ce CLK ENDTIME_WAIT RST ENDWAIT_ERR_UPD[3:0] ENDWAIT_ERR[3:0] 
W fd4ce $6I2484
I $6I2484 fd4ce CLK ENDTIME_BUSY RST ENDBUSY_ERR_UPD[3:0] ENDBUSY_ERR[3:0] 
W fd4ce $6I2601
I $6I2601 fd4ce CLK LOSTINEVT RST LIE_ERR_UPD[3:0] LIE_ERR[3:0] 
W fd4ce $6I2735
I $6I2735 fd4ce CLK LOSTINDATA RST LID_ERR_UPD[3:0] LID_ERR[3:0] 
W 4or2 $6I2715
I $6I2715 4or2 STUCK_ERR[3:0] RDY_F[3:0] STUCK_ERR_UPD[3:0] 
W 4or2 $6I2503
I $6I2503 4or2 STARTIME_ERR[3:0] NRDY_F[3:0] STARTIME_ERR_UPD[3:0] 
W 4or2 $6I2490
I $6I2490 4or2 ENDWAIT_ERR[3:0] LLREN[3:0] ENDWAIT_ERR_UPD[3:0] 
W 4or2 $6I2485
I $6I2485 4or2 ENDBUSY_ERR[3:0] LLREN[3:0] ENDBUSY_ERR_UPD[3:0] 
W 4or2 $6I2600
I $6I2600 4or2 LIE_ERR[3:0] LLREN[3:0] LIE_ERR_UPD[3:0] 
W 4or2 $6I2738
I $6I2738 4or2 LID_ERR[3:0] LLREN[3:0] LID_ERR_UPD[3:0] 
W virtex:gnd $6I2726
I $6I2726 virtex:gnd STATUS7 
W virtex:buf $6I2736
I $6I2736 virtex:buf STATUS7 LOSTINDATA 
W fd4ce $6I2578
I $6I2578 fd4ce CLK LDMBERR RST DMB_ERR_UPD[3:0] LDMB_ERR[3:0] 
W virtex2p:buf $6I2792
I $6I2792 virtex2p:buf NRDY0 NRDY_F0 
W 4or2 $6I2577
I $6I2577 4or2 LDMB_ERR[3:0] LLREN[3:0] DMB_ERR_UPD[3:0] 
W fd4ce $6I2528
I $6I2528 fd4ce CLK L1ERR_LD RST L1A_ERR_UPDATE[3:0] L1ERRORS[3:0] 
W fd4ce $6I2816
I $6I2816 fd4ce CLK 2L1ERR_LD RST LD_ML1ERR[3:0] ML1ERR[3:0] 
W 4or2 $6I2529
I $6I2529 4or2 L1ERRORS[3:0] LLREN[3:0] L1A_ERR_UPDATE[3:0] 
W 4or2 $6I2819
I $6I2819 4or2 ML1ERR[3:0] SEL_L1ERR[3:0] LD_ML1ERR[3:0] 
W 4and2 $6I2753
I $6I2753 4and2 L1ERRORS[3:0] LLREN[3:0] SEL_L1ERR[3:0] 
W virtex:and2 $6I2527
I $6I2527 virtex:and2 GOOD_L1A+1 L1AMISMATCH+1 L1ERR_LD 
W or4_bus $6I2817
I $6I2817 or4_bus ML1ERR[3:0] MULT_L1A_ERR 
W virtex2p:sop4b1 $6I2794
I $6I2794 virtex2p:sop4b1 FPGA_ID NRDY2 NRDY3 FPGA_ID NRDY_F2 
W virtex:fdc $6I2526
I $6I2526 virtex:fdc CLK RST GOOD_L1A GOOD_L1A+1 
P ? RST
I RST ? RST
P ? CLK
I CLK ? CLK
P ? FPGA_ID
I FPGA_ID ? FPGA_ID
P ? MULT_L1A_ERR
I MULT_L1A_ERR ? MULT_L1A_ERR
P ? ML1ERR[3:0]
I ML1ERR[3:0] ? ML1ERR[3:0]
P ? LDMB_ERR[3:0]
I LDMB_ERR[3:0] ? LDMB_ERR[3:0]
P ? L1ERRORS[3:0]
I L1ERRORS[3:0] ? L1ERRORS[3:0]
P ? LID_ERR[3:0]
I LID_ERR[3:0] ? LID_ERR[3:0]
P ? LIE_ERR[3:0]
I LIE_ERR[3:0] ? LIE_ERR[3:0]
P ? START_TIMEOUT
I START_TIMEOUT ? START_TIMEOUT
P ? STARTIME_ERR[3:0]
I STARTIME_ERR[3:0] ? STARTIME_ERR[3:0]
P ? ENDWAIT_ERR[3:0]
I ENDWAIT_ERR[3:0] ? ENDWAIT_ERR[3:0]
P ? ENDBUSY_ERR[3:0]
I ENDBUSY_ERR[3:0] ? ENDBUSY_ERR[3:0]
P ? STUCK_ERR[3:0]
I STUCK_ERR[3:0] ? STUCK_ERR[3:0]
P ? NRDY_F[3:0]
I NRDY_F[3:0] ? NRDY_F[3:0]
EW
| Sch_Warning - Pin/Net disassociation at location (555,975).
| Sch_Warning - Pin/Net disassociation at location (370,140).
| Sch_Warning - Pin/Net disassociation at location (370,310).
| Sch_Warning - Pin/Net disassociation at location (1340,505).
| Sch_Warning - Pin/Net disassociation at location (375,790).
| Sch_Warning - Pin/Net disassociation at location (370,450).
| Sch_Warning - Pin/Net disassociation at location (1120,150).
| Sch_Warning - Pin/Net disassociation at location (220,1000).
