module IF #(
    parameter PC_WIDTH = 32,
	 parameter INS_WIDTH = 64
)(
	input clk, reset,
	input      [PC_WIDTH-1:0] read_address,
	output reg [PC_WIDTH-1:0] instruction_out
	);
reg [PC_WIDTH-1:0] Imemory [INS_WIDTH-1:0];
integer k;
assign instruction_out = Imemory[read_address];

always @(posedge clk) begin 
	if(reset == 1'b1) begin
		for (k=0; k<64; k=k+1)
		 Imemory[k]=32'h0;
	end 
	else if (reset == 1'b1)begin
		Imemory[0] = 32'b0000000_11001_01010_000_01010_0110011;
	end
end
endmodule 
