//! V extension

#[cfg(test)]
mod tests;
pub mod zvexx;

use crate::instructions::Instruction;
use crate::registers::general_purpose::{RegType, Register};
use core::any::TypeId;
use core::hint::{assert_unchecked, cold_path};
use core::marker::ConstParamTy;
use core::ops::RangeInclusive;
use core::{cmp, fmt};

/// Vector start element index
#[derive(Debug, Clone, Copy)]
#[derive_const(Default, PartialEq, Eq, Ord, PartialOrd)]
pub struct Vstart(u16);

impl fmt::Display for Vstart {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, "{}", self.0)
    }
}

const impl From<u16> for Vstart {
    #[inline(always)]
    fn from(value: u16) -> Self {
        Self(value)
    }
}

const impl From<Vstart> for u16 {
    #[inline(always)]
    fn from(value: Vstart) -> Self {
        value.0
    }
}

impl PartialEq<Vl> for Vstart {
    fn eq(&self, other: &Vl) -> bool {
        u32::from(self.0) == u32::from(*other)
    }
}

impl PartialOrd<Vl> for Vstart {
    #[inline(always)]
    fn partial_cmp(&self, other: &Vl) -> Option<cmp::Ordering> {
        Some(u32::from(self.0).cmp(&u32::from(*other)))
    }
}

impl Vstart {
    /// Zero vector start element index
    pub const ZERO: Self = Self(0);

    /// Returns a range of vector offsets from `self` to `vl`.
    ///
    /// Note: the range might be empty if `vl` is zero.
    #[inline(always)]
    pub const fn range_to(self, vl: Vl) -> RangeInclusive<u16> {
        let vl = u32::from(vl);
        if vl == 0 {
            // Empty range
            #[expect(clippy::reversed_empty_ranges, reason = "Intentional empty range")]
            {
                1..=0
            }
        } else {
            self.0..=(vl - 1) as u16
        }
    }
}

/// Vector length
#[derive(Debug, Clone, Copy)]
#[derive_const(Default, PartialEq, Eq, Ord, PartialOrd)]
pub struct Vl(u32);

impl fmt::Display for Vl {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, "{}", self.0)
    }
}

const impl From<u8> for Vl {
    #[inline(always)]
    fn from(value: u8) -> Self {
        Self(u32::from(value))
    }
}

const impl From<u16> for Vl {
    #[inline(always)]
    fn from(value: u16) -> Self {
        Self(u32::from(value))
    }
}

const impl From<Vl> for u32 {
    #[inline(always)]
    fn from(value: Vl) -> Self {
        value.0
    }
}

const impl From<Vl> for u64 {
    #[inline(always)]
    fn from(value: Vl) -> Self {
        u64::from(value.0)
    }
}

impl PartialEq<Vstart> for Vl {
    fn eq(&self, other: &Vstart) -> bool {
        self.0 == u32::from(u16::from(*other))
    }
}

impl PartialOrd<Vstart> for Vl {
    #[inline(always)]
    fn partial_cmp(&self, other: &Vstart) -> Option<cmp::Ordering> {
        Some(self.0.cmp(&u32::from(u16::from(*other))))
    }
}

impl Vl {
    /// Zero vector length
    pub const ZERO: Self = Self(0);

    /// Create a new vector length from a value.
    ///
    /// Returns `None` if the value is greater than the maximum vector length.
    #[inline(always)]
    pub const fn new(n: u32) -> Option<Self> {
        if n > u32::from(Vlen::L65_536) {
            None
        } else {
            Some(Self(n))
        }
    }

    /// Create a new vector length from a value with saturation
    #[inline(always)]
    pub const fn new_saturating(n: u32) -> Self {
        let n = u32::from(Vlen::L65_536).min(n);
        Self(n)
    }

    /// Returns the vector length in bytes
    #[inline(always)]
    pub const fn bytes(self) -> u16 {
        self.0.div_ceil(u8::BITS) as u16
    }
}

/// Element length
#[derive(ConstParamTy, Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq, PartialOrd, Ord)]
#[repr(u32)]
pub enum Elen {
    /// Element length is 8 bits
    L8 = 8,
    /// Element length is 16 bits
    L16 = 16,
    /// Element length is 32 bits
    L32 = 32,
    /// Element length is 64 bits
    L64 = 64,
    /// Element length is 128 bits
    L128 = 128,
    /// Element length is 256 bits
    L256 = 256,
    /// Element length is 512 bits
    L512 = 512,
    /// Element length is 1024 bits
    L1024 = 1024,
    /// Element length is 2048 bits
    L2048 = 2048,
    /// Element length is 4096 bits
    L4096 = 4096,
    /// Element length is 8192 bits
    L8192 = 8192,
    /// Element length is 16_384 bits
    L16_384 = 16_384,
    /// Element length is 32_768 bits
    L32_768 = 32_768,
    /// Element length is 65_536 bits
    L65_536 = 65_536,
}

const impl From<Elen> for u32 {
    #[inline(always)]
    fn from(value: Elen) -> Self {
        value as u32
    }
}

/// Vector length
#[derive(ConstParamTy, Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq, PartialOrd, Ord)]
#[repr(u32)]
pub enum Vlen {
    /// Vector length is 8 bits
    L8 = 8,
    /// Vector length is 16 bits
    L16 = 16,
    /// Vector length is 32 bits
    L32 = 32,
    /// Vector length is 64 bits
    L64 = 64,
    /// Vector length is 128 bits
    L128 = 128,
    /// Vector length is 256 bits
    L256 = 256,
    /// Vector length is 512 bits
    L512 = 512,
    /// Vector length is 1024 bits
    L1024 = 1024,
    /// Vector length is 2048 bits
    L2048 = 2048,
    /// Vector length is 4096 bits
    L4096 = 4096,
    /// Vector length is 8192 bits
    L8192 = 8192,
    /// Vector length is 16_384 bits
    L16_384 = 16_384,
    /// Vector length is 32_768 bits
    L32_768 = 32_768,
    /// Vector length is 65_536 bits
    L65_536 = 65_536,
}

const impl From<Vlen> for u32 {
    #[inline(always)]
    fn from(value: Vlen) -> Self {
        value as u32
    }
}

impl Vlen {
    /// Vlen in bytes
    #[inline(always)]
    pub const fn bytes(self) -> u32 {
        self as u32 / u8::BITS
    }
}

/// Vector lengths of an implementation
pub trait VectorLengths {
    /// Maximum vector element width `ELEN` in bits
    const ELEN: Elen;
    /// Vector register width `VLEN` in bits
    const VLEN: Vlen;
}

/// Assertion for supported ELEN + VLEN combinations, to be used in `where` bounds (panics on
/// invalid input)
pub const SUPPORTED_ELEN_VLEN<const ELEN: Elen, const VLEN: Vlen>: usize = {
    assert!(
        u32::from(ELEN) <= u32::from(VLEN),
        "ELEN must be <= VLEN"
    );
    0
};

/// `mstatus.VS` / `sstatus.VS` / `vsstatus.VS` field encoding.
///
/// Context status for the vector extension, analogous to `mstatus.FS`.
/// Located at bits `[10:9]` in the respective status registers.
#[derive(Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
#[repr(u8)]
pub enum VsStatus {
    /// Vector unit is off; any vector instruction or CSR access raises illegal instruction
    Off = 0,
    /// Vector state is known to be in its initial state
    Initial = 1,
    /// Vector state is potentially modified but matches the last saved state
    Clean = 2,
    /// Vector state has been modified since the last save
    Dirty = 3,
}

impl VsStatus {
    /// Decode from a 2-bit field value
    #[inline(always)]
    pub const fn from_bits(bits: u8) -> Self {
        match bits & 0b11 {
            0 => Self::Off,
            1 => Self::Initial,
            2 => Self::Clean,
            _ => Self::Dirty,
        }
    }

    /// Encode to a 2-bit field value
    #[inline(always)]
    pub const fn to_bits(self) -> u8 {
        self as u8
    }
}

/// Vector length multiplier (LMUL) setting.
///
/// Encoded in `vtype[2:0]` as a signed 3-bit value.
/// `LMUL = 2^vlmul` where `vlmul` is sign-extended. Positive values give integer multipliers,
/// negative values give fractional.
#[derive(Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
#[repr(u8)]
pub enum Vlmul {
    /// LMUL = 1 (`vlmul` encoding 0b000)
    M1 = 0b000,
    /// LMUL = 2 (`vlmul` encoding 0b001)
    M2 = 0b001,
    /// LMUL = 4 (`vlmul` encoding 0b010)
    M4 = 0b010,
    /// LMUL = 8 (`vlmul` encoding 0b011)
    M8 = 0b011,
    /// LMUL = 1/8 (`vlmul` encoding 0b101)
    Mf8 = 0b101,
    /// LMUL = 1/4 (`vlmul` encoding 0b110)
    Mf4 = 0b110,
    /// LMUL = 1/2 (`vlmul` encoding 0b111)
    Mf2 = 0b111,
}

impl Vlmul {
    /// Decode from the 3-bit `vlmul` field. Returns `None` for reserved encoding 0b100.
    #[inline(always)]
    pub const fn from_bits(bits: u8) -> Option<Self> {
        match bits & 0b111 {
            0b000 => Some(Self::M1),
            0b001 => Some(Self::M2),
            0b010 => Some(Self::M4),
            0b011 => Some(Self::M8),
            0b101 => Some(Self::Mf8),
            0b110 => Some(Self::Mf4),
            0b111 => Some(Self::Mf2),
            _ => None,
        }
    }

    /// Encode to the 3-bit `vlmul` field
    #[inline(always)]
    pub const fn to_bits(self) -> u8 {
        self as u8
    }

    /// Compute `VLMAX = LMUL * VLEN / SEW`.
    ///
    /// For fractional LMUL, this is `VLEN / (SEW * denominator)`.
    /// Returns `Vl::ZERO` when the result would be less than 1 (insufficient bits).
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn vlmax<const VLEN: Vlen>(self, sew: Vsew) -> Vl {
        let sew_bits = u32::from(sew.bits_width());
        let vl = match self {
            Self::M1 => u32::from(VLEN) / sew_bits,
            Self::M2 => (u32::from(VLEN) * 2) / sew_bits,
            Self::M4 => (u32::from(VLEN) * 4) / sew_bits,
            Self::M8 => (u32::from(VLEN) * 8) / sew_bits,
            Self::Mf2 => u32::from(VLEN) / (sew_bits * 2),
            Self::Mf4 => u32::from(VLEN) / (sew_bits * 4),
            Self::Mf8 => u32::from(VLEN) / (sew_bits * 8),
        };
        Vl::new(vl).expect(
            "At most `8 * VLEN / 8` (`LMUL = 8`, `SEW = 8`), which never exceeds the maximum \
            vector length; qed",
        )
    }

    /// Number of vector registers occupied by one register group at this `LMUL`.
    ///
    /// Fractional `LMUL` values (`Mf2`, `Mf4`, `Mf8`) each occupy exactly 1 register.
    /// Integer `LMUL` values occupy 1, 2, 4, or 8 registers respectively.
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn register_count(self) -> VRegGroupSize {
        match self {
            Self::Mf8 | Self::Mf4 | Self::Mf2 | Self::M1 => VRegGroupSize::R1,
            Self::M2 => VRegGroupSize::R2,
            Self::M4 => VRegGroupSize::R4,
            Self::M8 => VRegGroupSize::R8,
        }
    }

    /// Whether this is a fractional multiplier, so a register group is a part of one register
    #[inline(always)]
    pub const fn is_fractional(self) -> bool {
        matches!(self, Self::Mf8 | Self::Mf4 | Self::Mf2)
    }

    /// Twice this multiplier, `None` above `M8`
    #[inline(always)]
    pub const fn double(self) -> Option<Self> {
        match self {
            Self::Mf8 => Some(Self::Mf4),
            Self::Mf4 => Some(Self::Mf2),
            Self::Mf2 => Some(Self::M1),
            Self::M1 => Some(Self::M2),
            Self::M2 => Some(Self::M4),
            Self::M4 => Some(Self::M8),
            Self::M8 => {
                cold_path();
                None
            }
        }
    }

    /// `LMUL` in eighths, so that fractional multipliers are integers too
    #[inline(always)]
    const fn eighths(self) -> u32 {
        let eighths: u32 = match self {
            Self::Mf8 => 1,
            Self::Mf4 => 2,
            Self::Mf2 => 4,
            Self::M1 => 8,
            Self::M2 => 16,
            Self::M4 => 32,
            Self::M8 => 64,
        };
        // TODO: Remove once rustc stops folding this `match` into a cast, which hides the
        //  power of two from LLVM: https://github.com/rust-lang/rust/issues/162513
        // SAFETY: Every variant is a power of two
        unsafe {
            assert_unchecked(eighths.is_power_of_two());
        }
        eighths
    }

    /// Inverse of [`Self::eighths()`], `None` outside the legal range `[1/8, 8]`
    #[inline(always)]
    const fn from_eighths(eighths: u32) -> Option<Self> {
        match eighths {
            1 => Some(Self::Mf8),
            2 => Some(Self::Mf4),
            4 => Some(Self::Mf2),
            8 => Some(Self::M1),
            16 => Some(Self::M2),
            32 => Some(Self::M4),
            64 => Some(Self::M8),
            _ => {
                cold_path();
                None
            }
        }
    }

    /// Effective multiplier `EMUL = LMUL * EEW / SEW` of an operand with element width `eew`
    /// under this `LMUL` and `sew`.
    ///
    /// Returns `None` when `EMUL` falls outside the legal range `[1/8, 8]`.
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn emul(self, eew: Eew, sew: Vsew) -> Option<Self> {
        let eighths = self.eighths() * u32::from(eew.bits_width()) / u32::from(sew.bits_width());
        Self::from_eighths(eighths)
    }

    /// Number of vector registers occupied by the destination group of a widening instruction,
    /// whose `EMUL = 2 * LMUL`.
    ///
    /// Returns `None` for `M8`, where `EMUL` would be `16`.
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn widening_register_count(self) -> Option<VRegGroupSize> {
        Some(self.double()?.register_count())
    }

    /// Compute `EMUL` for an indexed load: `EMUL = (index_eew / sew) * LMUL`.
    ///
    /// Returns the register count for the index register group, or `None` when `EMUL` falls
    /// outside the legal range `[1/8, 8]`.
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn index_register_count(self, index_eew: Eew, sew: Vsew) -> Option<VRegGroupSize> {
        Some(self.emul(index_eew, sew)?.register_count())
    }

    /// Compute EMUL for a data operand of a memory instruction with a given effective element
    /// width: `EMUL = (eew / sew) * LMUL`.
    ///
    /// Mathematically identical to [`Self::index_register_count`], but exposed under a distinct
    /// name for call sites where the EEW describes the *data* being loaded or stored rather than an
    /// index. Keeping the two entry points separate avoids accidental semantic drift if
    /// one of them is later specialised.
    ///
    /// Returns `None` when the resulting EMUL falls outside the legal range `[1/8, 8]`.
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn data_register_count(self, eew: Eew, sew: Vsew) -> Option<VRegGroupSize> {
        self.index_register_count(eew, sew)
    }
}

impl fmt::Display for Vlmul {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            Self::M1 => write!(f, "m1"),
            Self::M2 => write!(f, "m2"),
            Self::M4 => write!(f, "m4"),
            Self::M8 => write!(f, "m8"),
            Self::Mf8 => write!(f, "mf8"),
            Self::Mf4 => write!(f, "mf4"),
            Self::Mf2 => write!(f, "mf2"),
        }
    }
}

/// Number of vector registers in a register group.
///
/// Register groups always consist of a power of two number of registers, whether from
/// `LMUL`, `EMUL` of a memory operand or a whole-register move.
#[derive(Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
#[repr(u8)]
pub enum VRegGroupSize {
    /// A single register
    R1 = 1,
    /// Two registers
    R2 = 2,
    /// Four registers
    R4 = 4,
    /// Eight registers
    R8 = 8,
}

impl VRegGroupSize {
    /// Number of registers in the group
    #[inline(always)]
    pub const fn get(self) -> u8 {
        let count = self as u8;
        // TODO: Remove once rustc tells LLVM which values an enum can have rather than their
        //  range, which hides the power of two: https://github.com/rust-lang/rust/issues/162513
        // SAFETY: Every variant is a power of two
        unsafe {
            assert_unchecked(count.is_power_of_two());
        }
        count
    }

    /// Size of a group with `factor` times fewer registers, at least one.
    ///
    /// This is the source group of a `vzext`/`vsext`, whose `EMUL = LMUL / factor`.
    #[inline(always)]
    pub const fn divide_by_factor(self, factor: VsewFactor) -> Self {
        match self.get() / factor.factor() {
            2 => Self::R2,
            4 => Self::R4,
            _ => Self::R1,
        }
    }
}

impl fmt::Display for VRegGroupSize {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, "{}", self.get())
    }
}

/// Factor by which Vsew width is divided
#[derive(Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
#[repr(u8)]
pub enum VsewFactor {
    /// Divide width by 2
    F2 = 2,
    /// Divide width by 4
    F4 = 4,
    /// Divide width by 8
    F8 = 8,
}

impl VsewFactor {
    /// Return the numeric divisor used to scale down a [`Vsew`] bit-width
    #[inline(always)]
    pub const fn factor(self) -> u8 {
        let factor = self as u8;
        // TODO: Remove once rustc tells LLVM which values an enum can have rather than their
        //  range, which hides the power of two: https://github.com/rust-lang/rust/issues/162513
        // SAFETY: Every variant is a power of two
        unsafe {
            assert_unchecked(factor.is_power_of_two());
        }
        factor
    }
}

/// Selected element width (SEW).
///
/// Encoded in `vtype[5:3]` as `vsew`. `SEW = 8 * 2^vsew`.
#[derive(ConstParamTy, Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
#[repr(u8)]
pub enum Vsew {
    /// SEW = 8 bits (vsew = 0b000)
    E8 = 8,
    /// SEW = 16 bits (vsew = 0b001)
    E16 = 16,
    /// SEW = 32 bits (vsew = 0b010)
    E32 = 32,
    /// SEW = 64 bits (vsew = 0b011)
    E64 = 64,
}

impl Vsew {
    /// Decode from the 3-bit vsew field. Returns `None` for reserved encodings.
    #[inline(always)]
    pub const fn from_bits(bits: u8) -> Option<Self> {
        match bits & 0b111 {
            0b000 => Some(Self::E8),
            0b001 => Some(Self::E16),
            0b010 => Some(Self::E32),
            0b011 => Some(Self::E64),
            _ => {
                cold_path();
                None
            }
        }
    }

    /// Create a selected element width that matches the register width
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn from_xlen<Reg>() -> Self
    where
        Reg: [const] Register,
    {
        const {
            match Reg::XLEN {
                32 => Self::E32,
                64 => Self::E64,
                _ => {
                    // TODO: Should have been `unreachable!()`:
                    //  https://github.com/rust-lang/rust/issues/159645
                    panic!("Invalid register width")
                }
            }
        }
    }

    /// Encode to the 3-bit vsew field
    #[inline(always)]
    pub const fn to_bits(self) -> u8 {
        match self {
            Vsew::E8 => 0b000,
            Vsew::E16 => 0b001,
            Vsew::E32 => 0b010,
            Vsew::E64 => 0b011,
        }
    }

    /// Get the double element width, if available
    #[inline(always)]
    pub const fn double_width(self) -> Option<Self> {
        match self {
            Self::E8 => Some(Self::E16),
            Self::E16 => Some(Self::E32),
            Self::E32 => Some(Self::E64),
            Self::E64 => {
                cold_path();
                None
            }
        }
    }

    /// Divide Vsew width by a given factor
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn divide_by_factor(self, factor: VsewFactor) -> Option<Self> {
        let Some(divide_by_factor) = self.bits_width().div_exact(factor.factor()) else {
            cold_path();
            return None;
        };
        match divide_by_factor {
            8 => Some(Self::E8),
            16 => Some(Self::E16),
            32 => Some(Self::E32),
            _ => {
                cold_path();
                None
            }
        }
    }

    /// Element width in bits
    #[inline(always)]
    pub const fn bits_width(self) -> u8 {
        let bits: u8 = match self {
            Self::E8 => 8,
            Self::E16 => 16,
            Self::E32 => 32,
            Self::E64 => 64,
        };
        // TODO: Remove once rustc stops folding this `match` into a cast, which hides the
        //  power of two from LLVM: https://github.com/rust-lang/rust/issues/162513
        // SAFETY: Every variant is a power of two
        unsafe {
            assert_unchecked(bits.is_power_of_two());
        }
        bits
    }

    /// Element width in bytes
    #[inline(always)]
    pub const fn bytes_width(self) -> u8 {
        let bytes: u8 = match self {
            Self::E8 => 1,
            Self::E16 => 2,
            Self::E32 => 4,
            Self::E64 => 8,
        };
        // TODO: Remove once rustc stops folding this `match` into a cast, which hides the
        //  power of two from LLVM: https://github.com/rust-lang/rust/issues/162513
        // SAFETY: Every variant is a power of two
        unsafe {
            assert_unchecked(bytes.is_power_of_two());
        }
        bytes
    }

    /// Convert to the corresponding `Eew` variant.
    ///
    /// Every valid `Vsew` value has a directly corresponding `Eew` value because both
    /// enumerate the same set of widths (8/16/32/64 bits). The conversion is always
    /// successful.
    #[inline(always)]
    pub const fn as_eew(self) -> Eew {
        match self {
            Self::E8 => Eew::E8,
            Self::E16 => Eew::E16,
            Self::E32 => Eew::E32,
            Self::E64 => Eew::E64,
        }
    }
}

impl fmt::Display for Vsew {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            Self::E8 => write!(f, "e8"),
            Self::E16 => write!(f, "e16"),
            Self::E32 => write!(f, "e32"),
            Self::E64 => write!(f, "e64"),
        }
    }
}

/// Effective element width of a vector operand.
///
/// Memory operands carry it in the instruction, register operands derive it from `SEW`.
#[derive(ConstParamTy, Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
#[repr(u8)]
pub enum Eew {
    /// 8-bit elements
    E8 = 1,
    /// 16-bit elements
    E16 = 2,
    /// 32-bit elements
    E32 = 4,
    /// 64-bit elements
    E64 = 8,
}

impl Eew {
    /// Max element width in bytes
    pub const MAX_BYTES: u8 = Self::E64.bytes_width();

    /// Decode the width field into an element width
    #[inline(always)]
    pub const fn from_width(width: u8) -> Option<Self> {
        match width {
            0b000 => Some(Self::E8),
            0b101 => Some(Self::E16),
            0b110 => Some(Self::E32),
            0b111 => Some(Self::E64),
            _ => {
                cold_path();
                None
            }
        }
    }

    /// Encode to the 3-bit Eew field
    #[inline(always)]
    pub const fn to_bits(self) -> u8 {
        match self {
            Eew::E8 => 0b000,
            Eew::E16 => 0b101,
            Eew::E32 => 0b110,
            Eew::E64 => 0b111,
        }
    }

    /// Element width in bits
    #[inline(always)]
    pub const fn bits_width(self) -> u8 {
        let bits: u8 = match self {
            Self::E8 => 8,
            Self::E16 => 16,
            Self::E32 => 32,
            Self::E64 => 64,
        };
        // TODO: Remove once rustc stops folding this `match` into a cast, which hides the
        //  power of two from LLVM: https://github.com/rust-lang/rust/issues/162513
        // SAFETY: Every variant is a power of two
        unsafe {
            assert_unchecked(bits.is_power_of_two());
        }
        bits
    }

    /// Element width in bytes.
    ///
    /// Guaranteed to be `<= Self::MAX_BYTES`.
    #[inline(always)]
    pub const fn bytes_width(self) -> u8 {
        let bytes: u8 = match self {
            Self::E8 => 1,
            Self::E16 => 2,
            Self::E32 => 4,
            Self::E64 => 8,
        };
        // TODO: Remove once rustc stops folding this `match` into a cast, which hides the
        //  power of two from LLVM: https://github.com/rust-lang/rust/issues/162513
        // SAFETY: Every variant is a power of two
        unsafe {
            assert_unchecked(bytes.is_power_of_two());
        }
        bytes
    }
}

const impl From<Vsew> for Eew {
    #[inline(always)]
    fn from(sew: Vsew) -> Self {
        sew.as_eew()
    }
}

impl fmt::Display for Eew {
    #[inline]
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        fmt::Display::fmt(&self.bits_width(), f)
    }
}

/// Vector fixed-point rounding mode.
///
/// Encoded in the `vxrm` CSR bits `[1:0]` and mirrored in `vcsr[2:1]`.
#[derive(Debug, Clone, Copy)]
#[derive_const(Default, PartialEq, Eq)]
#[repr(u8)]
pub enum Vxrm {
    /// Round-to-nearest-up (rnu)
    #[default]
    Rnu = 0b00,
    /// Round-to-nearest-even (rne)
    Rne = 0b01,
    /// Round-down / truncate (rdn)
    Rdn = 0b10,
    /// Round-to-odd (rod)
    Rod = 0b11,
}

impl Vxrm {
    /// Decode from a 2-bit field
    #[inline(always)]
    pub const fn from_bits(bits: u8) -> Self {
        match bits & 0b11 {
            0b00 => Self::Rnu,
            0b01 => Self::Rne,
            0b10 => Self::Rdn,
            _ => Self::Rod,
        }
    }

    /// Encode to a 2-bit field
    #[inline(always)]
    pub const fn to_bits(self) -> u8 {
        self as u8
    }
}

/// Decoded `vtype` register contents.
///
/// The vtype CSR controls the interpretation of the vector register file: element width, register
/// grouping, and tail/mask agnostic policies.
///
/// The raw encoding is XLEN-dependent (vill is at bit XLEN-1), but this decoded form is
/// XLEN-independent.
#[derive(Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
pub struct Vtype<const ELEN: Elen, const VLEN: Vlen>
where
    [(); SUPPORTED_ELEN_VLEN::<ELEN, VLEN>]:,
{
    /// Vector mask agnostic policy (bit `7`)
    vma: bool,
    /// Vector tail agnostic policy (bit `6`)
    vta: bool,
    /// Selected element width (bits `[5:3]`)
    vsew: Vsew,
    /// Vector length multiplier (bits `[2:0]`)
    vlmul: Vlmul,
}

impl<const ELEN: Elen, const VLEN: Vlen> Vtype<ELEN, VLEN>
where
    [(); SUPPORTED_ELEN_VLEN::<ELEN, VLEN>]:,
{
    /// Vector mask agnostic policy (bit `7`)
    pub const fn vma(&self) -> bool {
        self.vma
    }

    /// Vector tail agnostic policy (bit `6`)
    pub const fn vta(&self) -> bool {
        self.vta
    }

    /// Selected element width (bits `[5:3]`)
    pub const fn vsew(&self) -> Vsew {
        self.vsew
    }

    /// Vector length multiplier (bits `[2:0]`)
    pub const fn vlmul(&self) -> Vlmul {
        self.vlmul
    }

    /// Number of registers in a group of elements with effective element width `eew`, where
    /// `EMUL = (EEW / SEW) * LMUL`.
    ///
    /// Returns `None` when `EEW` exceeds `ELEN` or `EMUL` falls outside the legal range
    /// `[1/8, 8]`, both of which are reserved.
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn eew_register_count(&self, eew: Eew) -> Option<VRegGroupSize> {
        if u32::from(eew.bits_width()) > u32::from(ELEN) {
            cold_path();
            return None;
        }
        self.vlmul.index_register_count(eew, self.vsew)
    }

    /// `VLMAX = LMUL * VLEN / SEW`, which is at least 1 for any valid `vtype`
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn vlmax(&self) -> Vl {
        self.vlmul.vlmax::<VLEN>(self.vsew)
    }

    /// Decode from raw register value.
    ///
    /// The `XLEN` is taken from `Reg::XLEN` and must be 32 for RV32 or 64 for RV64. The `vill` bit
    /// is placed at bit position `Reg::XLEN - 1`.
    ///
    /// All bits in `[Reg::XLEN-1:8]` must be zero; non-zero bits indicate an unrecognized
    /// encoding and cause `None` to be returned (this includes `vill`).
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn from_raw<Reg>(raw: Reg::Type) -> Option<Self>
    where
        Reg: [const] Register,
    {
        let raw = raw.as_u64();

        // All bits in [XLEN-1:8] must be zero
        if (raw >> 8u8) != 0 {
            cold_path();
            return None;
        }

        let vlmul_bits = (raw & 0b111) as u8;
        let vsew_bits = ((raw >> 3u8) & 0b111) as u8;
        let vta = ((raw >> 6u8) & 1) != 0;
        let vma = ((raw >> 7u8) & 1) != 0;

        let Some(vlmul) = Vlmul::from_bits(vlmul_bits) else {
            cold_path();
            return None;
        };
        let Some(vsew) = Vsew::from_bits(vsew_bits) else {
            cold_path();
            return None;
        };

        let sew = vsew.bits_width();
        if u32::from(sew) > u32::from(ELEN) {
            cold_path();
            return None;
        }

        // Only `SEW <= LMUL * ELEN` must be supported for fractional `LMUL`, anything beyond that
        // is reserved and treated as `vill` like in the Sail model. Since `ELEN <= VLEN`,
        // this also guarantees that at least one element fits and `VLMAX` is non-zero.
        if u32::from(sew) * 8 > u32::from(ELEN) * vlmul.eighths() {
            cold_path();
            return None;
        }

        Some(Self {
            vma,
            vta,
            vsew,
            vlmul,
        })
    }

    /// Encode to a raw `vtype` register value of type `Reg::Type`.
    ///
    /// The encoded value contains `vlmul`, `vsew`, `vta`, and `vma` in bits `[7:0]` with
    /// `vill = 0`. To construct a raw value with `vill = 1` (illegal configuration), use
    /// [`Self::illegal_raw`].
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn to_raw<Reg>(self) -> Reg::Type
    where
        Reg: [const] Register,
    {
        let mut raw = 0u8;
        raw |= self.vlmul.to_bits();
        raw |= self.vsew.to_bits() << 3u8;

        if self.vta {
            raw |= 1 << 6u8;
        }

        if self.vma {
            raw |= 1 << 7u8;
        }

        Reg::Type::from(raw)
    }

    /// Construct a raw value for `vtype` with `vill=1` (illegal configuration).
    ///
    /// Per spec: when `vill` is set, the remaining bits are zero and `vl` is also set to zero. Any
    /// subsequent vector instruction that depends on `vtype` will raise an illegal-instruction
    /// exception.
    #[inline(always)]
    #[cfg_attr(feature = "no-panic", no_panic_const::no_panic)]
    pub const fn illegal_raw<Reg>() -> Reg::Type
    where
        Reg: [const] Register,
    {
        let vill_bit = Reg::XLEN - 1;
        Reg::Type::from(1u8) << vill_bit
    }
}

/// RISC-V V instruction (placeholder)
#[derive(Debug, Clone, Copy)]
#[derive_const(PartialEq, Eq)]
#[doc(hidden)]
pub enum V<Reg> {
    V(Reg, !),
}

const impl<Reg> Instruction for V<Reg>
where
    Reg: [const] Register,
{
    const IMPLEMENTED_EXTENSIONS: &'static [TypeId] = &[];

    const ALIGNMENT: u8 = align_of::<u32>() as u8;

    type Reg = Reg;

    #[inline(always)]
    fn try_decode(_instruction: u32) -> Option<Self> {
        None
    }

    #[inline(always)]
    fn size(&self) -> u8 {
        size_of::<u32>() as u8
    }
}

impl<Reg> fmt::Display for V<Reg>
where
    Reg: fmt::Display,
{
    fn fmt(&self, _f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            V::V(_, _) => {
                unreachable!("Impossible to construct V instruction")
            }
        }
    }
}
