###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:36:22 2023
#  Design:            system_top
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix system_top_postRoute -outDir timingReports
###############################################################
Path 1: MET Removal Check with Pin U_UART_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[1]/RN (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: reset                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time          0.541
+ Removal                      -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.565
  Arrival Time                  0.668
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                            |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------------+-----------+-------+---------+----------| 
     | reset                                 |  ^   | reset                      |           |       |   0.000 |   -0.102 | 
     | U_reset_multiplexer/U1/A              |  ^   | reset                      | MX2XLM    | 0.000 |   0.000 |   -0.102 | 
     | U_reset_multiplexer/U1/Y              |  ^   | multiplexed_reset          | MX2XLM    | 0.200 |   0.200 |    0.098 | 
     | FE_PHC14_multiplexed_reset/A          |  ^   | multiplexed_reset          | DLY4X1M   | 0.000 |   0.200 |    0.098 | 
     | FE_PHC14_multiplexed_reset/Y          |  ^   | FE_PHN14_multiplexed_reset | DLY4X1M   | 0.467 |   0.668 |    0.565 | 
     | U_UART_reset_synchronizer/Q_reg[1]/RN |  ^   | FE_PHN14_multiplexed_reset | SDFFRQX1M | 0.000 |   0.668 |    0.565 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                             |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk                    |            |       |   0.000 |    0.102 | 
     | UART_clk__L1_I0/A                     |  ^   | UART_clk                    | CLKINVX40M | 0.000 |   0.000 |    0.102 | 
     | UART_clk__L1_I0/Y                     |  v   | UART_clk__L1_N0             | CLKINVX40M | 0.016 |   0.016 |    0.118 | 
     | UART_clk__L2_I0/A                     |  v   | UART_clk__L1_N0             | CLKINVX32M | 0.000 |   0.016 |    0.118 | 
     | UART_clk__L2_I0/Y                     |  ^   | UART_clk__L2_N0             | CLKINVX32M | 0.014 |   0.030 |    0.132 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk__L2_N0             | MX2X8M     | 0.000 |   0.030 |    0.132 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.087 |   0.117 |    0.219 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |   0.117 |    0.219 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.174 |    0.276 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |   0.175 |    0.277 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.052 |   0.227 |    0.329 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |   0.229 |    0.331 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |   0.279 |    0.381 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.279 |    0.381 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |   0.328 |    0.430 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.328 |    0.430 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |   0.379 |    0.481 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |   0.380 |    0.483 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |   0.441 |    0.543 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |   0.442 |    0.544 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |   0.465 |    0.567 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |   0.465 |    0.567 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |   0.483 |    0.585 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |   0.483 |    0.585 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |   0.539 |    0.642 | 
     | U_UART_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |   0.541 |    0.643 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin U_UART_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[0]/RN (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: reset                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time          0.541
+ Removal                      -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.565
  Arrival Time                  0.668
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                            |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------------+-----------+-------+---------+----------| 
     | reset                                 |  ^   | reset                      |           |       |   0.000 |   -0.102 | 
     | U_reset_multiplexer/U1/A              |  ^   | reset                      | MX2XLM    | 0.000 |   0.000 |   -0.102 | 
     | U_reset_multiplexer/U1/Y              |  ^   | multiplexed_reset          | MX2XLM    | 0.200 |   0.200 |    0.098 | 
     | FE_PHC14_multiplexed_reset/A          |  ^   | multiplexed_reset          | DLY4X1M   | 0.000 |   0.200 |    0.098 | 
     | FE_PHC14_multiplexed_reset/Y          |  ^   | FE_PHN14_multiplexed_reset | DLY4X1M   | 0.467 |   0.668 |    0.565 | 
     | U_UART_reset_synchronizer/Q_reg[0]/RN |  ^   | FE_PHN14_multiplexed_reset | SDFFRQX1M | 0.000 |   0.668 |    0.565 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                             |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk                    |            |       |   0.000 |    0.102 | 
     | UART_clk__L1_I0/A                     |  ^   | UART_clk                    | CLKINVX40M | 0.000 |   0.000 |    0.102 | 
     | UART_clk__L1_I0/Y                     |  v   | UART_clk__L1_N0             | CLKINVX40M | 0.016 |   0.016 |    0.118 | 
     | UART_clk__L2_I0/A                     |  v   | UART_clk__L1_N0             | CLKINVX32M | 0.000 |   0.016 |    0.118 | 
     | UART_clk__L2_I0/Y                     |  ^   | UART_clk__L2_N0             | CLKINVX32M | 0.014 |   0.030 |    0.132 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk__L2_N0             | MX2X8M     | 0.000 |   0.030 |    0.132 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.087 |   0.117 |    0.219 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |   0.117 |    0.219 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |   0.174 |    0.276 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |   0.175 |    0.277 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.052 |   0.227 |    0.329 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |   0.229 |    0.331 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |   0.279 |    0.381 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.279 |    0.381 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |   0.328 |    0.430 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.328 |    0.430 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |   0.379 |    0.481 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |   0.380 |    0.483 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |   0.441 |    0.543 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |   0.442 |    0.544 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |   0.465 |    0.567 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |   0.465 |    0.567 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |   0.483 |    0.585 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |   0.483 |    0.585 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |   0.539 |    0.642 | 
     | U_UART_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |   0.541 |    0.643 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin U_reference_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[0]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time         12.252
+ Removal                      -0.074
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.722
  Arrival Time                  0.200
  Slack Time                   12.922
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |  -12.922 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |  -12.922 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.200 |   0.200 |  -12.722 | 
     | U_reference_reset_synchronizer/Q_reg[0]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.000 |   0.200 |  -12.722 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk                    |            |       |  12.000 |   24.922 | 
     | reference_clk__L1_I0/A                     |  ^   | reference_clk                    | CLKINVX40M | 0.000 |  12.000 |   24.922 | 
     | reference_clk__L1_I0/Y                     |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.016 |  12.016 |   24.938 | 
     | reference_clk__L2_I0/A                     |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.000 |  12.016 |   24.938 | 
     | reference_clk__L2_I0/Y                     |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.013 |  12.029 |   24.951 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.029 |   24.951 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  12.097 |   25.019 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.097 |   25.019 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  12.160 |   25.082 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.161 |   25.083 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  12.198 |   25.120 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.200 |   25.122 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  12.249 |   25.171 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  12.252 |   25.174 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin U_reference_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[1]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time         12.252
+ Removal                      -0.074
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.722
  Arrival Time                  0.200
  Slack Time                   12.922
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |  -12.922 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |  -12.922 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.200 |   0.200 |  -12.722 | 
     | U_reference_reset_synchronizer/Q_reg[1]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.000 |   0.200 |  -12.722 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk                    |            |       |  12.000 |   24.922 | 
     | reference_clk__L1_I0/A                     |  ^   | reference_clk                    | CLKINVX40M | 0.000 |  12.000 |   24.922 | 
     | reference_clk__L1_I0/Y                     |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.016 |  12.016 |   24.939 | 
     | reference_clk__L2_I0/A                     |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.000 |  12.016 |   24.939 | 
     | reference_clk__L2_I0/Y                     |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.013 |  12.029 |   24.951 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.029 |   24.951 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  12.097 |   25.020 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.097 |   25.020 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  12.160 |   25.083 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.161 |   25.083 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  12.198 |   25.120 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.200 |   25.122 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  12.249 |   25.171 | 
     | U_reference_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  12.252 |   25.174 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U_register_file/memory_reg[10][2]/CK 
Endpoint:   U_register_file/memory_reg[10][2]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: SI[0]                                (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.382
+ Hold                         -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.580
  Arrival Time                  0.000
  Slack Time                   49.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                      |      |       |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[0]                                |  ^   | SI[0] |           |       |   0.000 |  -49.580 | 
     | U_register_file/memory_reg[10][2]/SI |  ^   | SI[0] | SDFFRQX1M | 0.000 |   0.000 |  -49.580 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk                         |            |       |  50.000 |   99.580 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.580 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.598 | 
     | scan_clk__L2_I1/A                    |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.598 | 
     | scan_clk__L2_I1/Y                    |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |   99.649 | 
     | scan_clk__L3_I0/A                    |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |   99.649 | 
     | scan_clk__L3_I0/Y                    |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |   99.714 | 
     | scan_clk__L4_I0/A                    |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |   99.715 | 
     | scan_clk__L4_I0/Y                    |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |   99.736 | 
     | U_reference_clock_multiplexer/U1/B   |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |   99.736 | 
     | U_reference_clock_multiplexer/U1/Y   |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |   99.805 | 
     | multiplexed_reference_clk__L1_I0/A   |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |   99.805 | 
     | multiplexed_reference_clk__L1_I0/Y   |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |   99.868 | 
     | multiplexed_reference_clk__L2_I0/A   |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |   99.868 | 
     | multiplexed_reference_clk__L2_I0/Y   |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |   99.905 | 
     | multiplexed_reference_clk__L3_I2/A   |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  50.328 |   99.908 | 
     | multiplexed_reference_clk__L3_I2/Y   |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.046 |  50.374 |   99.954 | 
     | U_register_file/memory_reg[10][2]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.007 |  50.382 |   99.962 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U_UART_transmitter_data_synchronizer/U_bus_
synchronizer/U0_register/Q_reg[0]/CK 
Endpoint:   U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/
Q_reg[0]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: SI[2]                                                               
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.289
+ Hold                         -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.673
  Arrival Time                  0.000
  Slack Time                   49.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[2]                                              |  ^   | SI[2] |           |       |   0.000 |  -49.673 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | SI[2] | SDFFRQX1M | 0.000 |   0.000 |  -49.673 | 
     | nizer/U0_register/Q_reg[0]/SI                      |      |       |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |  50.000 |   99.673 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |  50.000 |   99.673 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.018 |  50.018 |   99.691 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                         | CLKBUFX20M | 0.000 |  50.019 |   99.692 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.050 |  50.069 |   99.742 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.000 |  50.069 |   99.742 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                         | CLKBUFX20M | 0.065 |  50.134 |   99.807 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                         | CLKINVX40M | 0.001 |  50.135 |   99.809 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                         | CLKINVX40M | 0.021 |  50.156 |   99.830 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                         | MX2X4M     | 0.000 |  50.156 |   99.830 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk        | MX2X4M     | 0.065 |  50.222 |   99.895 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk        | CLKBUFX20M | 0.000 |  50.222 |   99.895 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | CLKBUFX20M | 0.067 |  50.288 |   99.961 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | SDFFRQX1M  | 0.000 |  50.289 |   99.962 | 
     | nizer/U0_register/Q_reg[0]/CK                      |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U_clock_divider/counter_reg[4]/CK 
Endpoint:   U_clock_divider/counter_reg[4]/SI (^) checked with trailing edge of 
'SCAN_CLK'
Beginpoint: SI[1]                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.178
+ Hold                         -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.784
  Arrival Time                  0.000
  Slack Time                   49.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                   |      |       |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[1]                             |  ^   | SI[1] |           |       |   0.000 |  -49.784 | 
     | U_clock_divider/counter_reg[4]/SI |  ^   | SI[1] | SDFFRQX1M | 0.000 |   0.000 |  -49.784 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk                                       |            |       |  50.000 |   99.784 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk                                       | CLKINVX40M | 0.000 |  50.000 |   99.784 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0                                | CLKINVX40M | 0.018 |  50.018 |   99.802 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0                                | CLKINVX32M | 0.001 |  50.019 |   99.803 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0                                | CLKINVX32M | 0.014 |  50.033 |   99.817 | 
     | U_UART_clock_multiplexer/U1/B                    |  ^   | scan_clk__L2_N0                                | MX2X8M     | 0.000 |  50.033 |   99.817 | 
     | U_UART_clock_multiplexer/U1/Y                    |  ^   | multiplexed_UART_clk                           | MX2X8M     | 0.085 |  50.118 |   99.902 | 
     | U_clock_divider/multiplexed_UART_clk__Fence_I0/A |  ^   | multiplexed_UART_clk                           | CLKBUFX40M | 0.000 |  50.118 |   99.902 | 
     | U_clock_divider/multiplexed_UART_clk__Fence_I0/Y |  ^   | U_clock_divider/multiplexed_UART_clk__Fence_N0 | CLKBUFX40M | 0.058 |  50.177 |   99.961 | 
     | U_clock_divider/counter_reg[4]/CK                |  ^   | U_clock_divider/multiplexed_UART_clk__Fence_N0 | SDFFRQX1M  | 0.001 |  50.178 |   99.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.421
  Arrival Time                  0.376
  Slack Time                   49.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.797 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.797 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.424 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.002 |   0.376 |  -49.421 | 
     | a_reg[2]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.797 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.797 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.815 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.816 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.830 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.830 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.915 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.915 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.972 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.973 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.026 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.027 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.077 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.077 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.178 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.179 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.239 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.241 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.264 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.264 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.281 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.281 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.338 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.339 | 
     | a_reg[2]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[3]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.421
  Arrival Time                  0.376
  Slack Time                   49.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.797 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.797 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.424 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.003 |   0.376 |  -49.421 | 
     | a_reg[3]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.797 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.797 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.815 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.816 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.830 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.830 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.915 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.915 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.973 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.974 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.026 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.027 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.077 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.077 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.178 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.179 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.239 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.241 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.264 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.264 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.281 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.281 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.338 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.339 | 
     | a_reg[3]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[4]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.421
  Arrival Time                  0.379
  Slack Time                   49.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.800 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.800 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.426 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.005 |   0.379 |  -49.421 | 
     | a_reg[4]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.800 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.800 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.818 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.819 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.833 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.833 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.918 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.918 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.975 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.177 |   99.976 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.029 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.030 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.080 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.080 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.129 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.129 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.181 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.182 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.242 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.244 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.267 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.267 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.284 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.284 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.341 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.342 | 
     | a_reg[4]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[5]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.421
  Arrival Time                  0.379
  Slack Time                   49.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.800 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.800 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.427 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.006 |   0.379 |  -49.421 | 
     | a_reg[5]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.800 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.800 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.818 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.819 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.833 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.833 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.918 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.918 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.976 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.977 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.029 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.030 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.081 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.081 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.130 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.130 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.181 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.182 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.243 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.244 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.267 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.267 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.284 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.284 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.341 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.342 | 
     | a_reg[5]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin U_UART/U_UART_receiver/U_parity_bit_checker/
parity_bit_error_reg/CK 
Endpoint:   U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.541
+ Removal                      -0.059
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.418
  Arrival Time                  0.384
  Slack Time                   49.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.802 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.802 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.428 | 
     | U_UART/U_UART_receiver/U_parity_bit_checker/parity |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX2M | 0.010 |   0.384 |  -49.418 | 
     | _bit_error_reg/RN                                  |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.802 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.802 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.820 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.821 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.835 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.835 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.920 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.920 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.977 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.177 |   99.978 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.031 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.032 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.082 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.082 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.131 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.131 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.183 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.184 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.244 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.246 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.269 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.269 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.286 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.286 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.343 | 
     | U_UART/U_UART_receiver/U_parity_bit_checker/parity |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX2M  | 0.000 |  50.541 |  100.343 | 
     | _bit_error_reg/CK                                  |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[6]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.421
  Arrival Time                  0.381
  Slack Time                   49.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.803 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.803 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.429 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.008 |   0.381 |  -49.421 | 
     | a_reg[6]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.803 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.803 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.821 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.822 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.836 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.836 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.921 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.921 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.978 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.979 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.032 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.033 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.083 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.083 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.132 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.132 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.184 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.185 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.245 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.270 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.270 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.287 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.287 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.344 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.345 | 
     | a_reg[6]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[7]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.541
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.382
  Slack Time                   49.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.804 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.804 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.431 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.009 |   0.382 |  -49.422 | 
     | a_reg[7]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.804 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.804 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.822 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.823 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.837 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.837 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.922 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.922 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.979 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.981 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.033 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.034 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.084 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.084 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.134 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.134 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.185 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.246 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.345 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.541 |  100.345 | 
     | a_reg[7]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.541
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.383
  Slack Time                   49.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.806 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.806 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.432 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.010 |   0.383 |  -49.422 | 
     | a_reg[1]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.806 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.806 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.824 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.825 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.838 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.838 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.924 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.924 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.981 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.982 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.035 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.036 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.086 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.086 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.135 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.135 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.188 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.249 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.290 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.290 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.347 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.541 |  100.347 | 
     | a_reg[1]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
data_transmission_state_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_
reg[0]/RN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.386
  Slack Time                   49.808
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.808 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.808 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.435 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.013 |   0.386 |  -49.422 | 
     | ansmission_state_reg[0]/RN                         |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.808 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.808 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.826 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.827 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.841 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.841 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.926 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.926 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.983 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.138 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.138 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.189 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.190 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.250 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.275 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.275 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.292 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.292 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.349 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.542 |  100.350 | 
     | ansmission_state_reg[0]/CK                         |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
data_transmission_state_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_
reg[1]/RN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.386
  Slack Time                   49.808
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.808 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.808 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.435 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.013 |   0.386 |  -49.422 | 
     | ansmission_state_reg[1]/RN                         |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.808 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.808 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.826 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.827 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.841 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.841 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.926 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.926 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.984 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.138 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.138 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.189 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.190 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.250 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.275 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.275 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.292 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.292 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.349 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.350 | 
     | ansmission_state_reg[1]/CK                         |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
data_transmission_state_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_
reg[2]/RN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.387
  Slack Time                   49.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.435 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.387 |  -49.422 | 
     | ansmission_state_reg[2]/RN                         |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.809 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.809 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.827 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.828 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.984 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.177 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.089 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.089 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.138 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.138 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.190 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.251 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.350 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.542 |  100.350 | 
     | ansmission_state_reg[2]/CK                         |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
current_state_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                         
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.387
  Slack Time                   49.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.435 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.387 |  -49.422 | 
     | _state_reg[1]/RN                                   |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.809 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.809 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.827 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.828 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.984 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.089 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.089 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.190 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.251 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.350 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.542 |  100.350 | 
     | _state_reg[1]/CK                                   |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
data_transmission_state_reg[3]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_
reg[3]/RN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.387
  Slack Time                   49.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.436 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.387 |  -49.422 | 
     | ansmission_state_reg[3]/RN                         |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.809 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.809 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.827 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.828 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.190 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.350 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.541 |  100.351 | 
     | ansmission_state_reg[3]/CK                         |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
current_state_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                         
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.388
  Slack Time                   49.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.436 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.388 |  -49.422 | 
     | _state_reg[2]/RN                                   |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.809 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.809 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.827 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.828 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.190 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.350 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.351 | 
     | _state_reg[2]/CK                                   |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[3]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.388
  Slack Time                   49.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.436 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.388 |  -49.422 | 
     | eg[3]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.809 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.809 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.828 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.190 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.293 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.350 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.542 |  100.351 | 
     | eg[3]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.541
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.387
  Slack Time                   49.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.809 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.436 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.387 |  -49.422 | 
     | a_reg[0]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.809 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.809 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.828 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.842 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.190 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.276 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.350 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.541 |  100.351 | 
     | a_reg[0]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.541
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.388
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.436 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.388 |  -49.422 | 
     | eg[0]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.177 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.541 |  100.351 | 
     | eg[0]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin U_UART/U_UART_receiver/U_data_sampler/
samples_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/RN (^) checked 
with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                              (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.388
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.436 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.388 |  -49.422 | 
     | 2]/RN                                              |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.139 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.542 |  100.351 | 
     | 2]/CK                                              |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin U_UART/U_UART_receiver/U_stop_bit_checker/
stop_bit_error_reg/CK 
Endpoint:   U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.388
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.437 | 
     | U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.388 |  -49.422 | 
     | _error_reg/RN                                      |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.352 | 
     | _error_reg/CK                                      |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin U_UART/U_UART_receiver/U_data_sampler/
sample_enable_reg/CK 
Endpoint:   U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.541
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.388
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.437 | 
     | U_UART/U_UART_receiver/U_data_sampler/sample_enabl |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.388 |  -49.422 | 
     | e_reg/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_data_sampler/sample_enabl |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.541 |  100.351 | 
     | e_reg/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin U_UART/U_UART_receiver/U_start_bit_checker/
start_bit_error_reg/CK 
Endpoint:   U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                        
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.388
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.437 | 
     | U_UART/U_UART_receiver/U_start_bit_checker/start_b |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.388 |  -49.422 | 
     | it_error_reg/RN                                    |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_start_bit_checker/start_b |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.352 | 
     | it_error_reg/CK                                    |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
current_state_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                         
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.388
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.437 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.388 |  -49.422 | 
     | _state_reg[0]/RN                                   |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.542 |  100.352 | 
     | _state_reg[0]/CK                                   |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[4]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.541
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.388
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.437 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.388 |  -49.422 | 
     | eg[4]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.987 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.090 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.252 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.541 |  100.352 | 
     | eg[4]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin U_UART/U_UART_receiver/U_data_sampler/
samples_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/RN (^) checked 
with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                              (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.389
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.437 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.389 |  -49.422 | 
     | 0]/RN                                              |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.987 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.091 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.091 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.542 |  100.352 | 
     | 0]/CK                                              |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin U_UART/U_UART_receiver/U_data_sampler/
samples_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/RN (^) checked 
with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                              (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.389
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.437 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.389 |  -49.422 | 
     | 1]/RN                                              |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.987 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.091 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.091 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.294 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.542 |  100.352 | 
     | 1]/CK                                              |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.389
  Slack Time                   49.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.810 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.437 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.389 |  -49.422 | 
     | eg[1]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.810 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.810 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.829 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.987 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.041 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.091 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.091 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.191 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.193 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.254 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.277 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.295 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.295 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.351 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.542 |  100.352 | 
     | eg[1]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.542
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.422
  Arrival Time                  0.389
  Slack Time                   49.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.811 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.811 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.437 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.389 |  -49.422 | 
     | eg[2]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.811 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.811 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.829 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.830 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.033 |   99.844 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.033 |   99.844 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |  50.118 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.118 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.057 |  50.175 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.176 |   99.987 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.053 |  50.229 |  100.040 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.230 |  100.041 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.050 |  50.280 |  100.091 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.280 |  100.091 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.330 |  100.140 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.051 |  50.381 |  100.192 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.382 |  100.193 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.060 |  50.442 |  100.253 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.444 |  100.255 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.467 |  100.278 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.467 |  100.278 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.017 |  50.484 |  100.295 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.484 |  100.295 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.057 |  50.541 |  100.352 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.542 |  100.352 | 
     | eg[2]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin U_register_file/memory_reg[3][2]/CK 
Endpoint:   U_register_file/memory_reg[3][2]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                       0.067
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.454
  Arrival Time                  0.385
  Slack Time                   49.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |            |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |            |       |   0.000 |  -49.838 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M     | 0.000 |   0.000 |  -49.838 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M     | 0.373 |   0.373 |  -49.466 | 
     | U_register_file/memory_reg[3][2]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRHQX4M | 0.012 |   0.385 |  -49.454 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.838 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.838 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.857 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.857 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |   99.907 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |   99.907 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |   99.972 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |   99.974 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |   99.995 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |   99.995 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.063 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.063 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.126 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.127 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.164 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.166 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.214 | 
     | U_register_file/memory_reg[3][2]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRHQX4M | 0.003 |  50.379 |  100.218 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin U_register_file/memory_reg[3][3]/CK 
Endpoint:   U_register_file/memory_reg[3][3]/SN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.380
+ Removal                       0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.458
  Arrival Time                  0.385
  Slack Time                   49.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.842 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.842 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.470 | 
     | U_register_file/memory_reg[3][3]/SN |  ^   | multiplexed_reference_reset_synchronized | SDFFSQX1M | 0.012 |   0.385 |  -49.458 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.842 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.842 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.861 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.861 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |   99.911 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |   99.911 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |   99.976 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |   99.978 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |   99.999 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |   99.999 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.067 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.067 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.130 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.131 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.168 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.170 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.049 |  50.376 |  100.218 | 
     | U_register_file/memory_reg[3][3]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFSQX1M  | 0.004 |  50.380 |  100.222 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin U_UART/U_UART_transmitter/U_UART_
transmitter_FSM/current_state_reg[2]/CK 
Endpoint:   U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_
reg[2]/SN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.289
+ Removal                       0.061
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.551
  Arrival Time                  0.389
  Slack Time                   49.940
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.940 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.940 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.373 |   0.373 |  -49.566 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_reset_synchronized | SDFFSQX1M | 0.015 |   0.389 |  -49.551 | 
     | urrent_state_reg[2]/SN                             |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |  50.000 |   99.940 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |  50.000 |   99.940 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.018 |  50.018 |   99.958 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                         | CLKBUFX20M | 0.000 |  50.019 |   99.958 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.050 |  50.069 |  100.008 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.000 |  50.069 |  100.008 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                         | CLKBUFX20M | 0.065 |  50.134 |  100.073 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                         | CLKINVX40M | 0.001 |  50.135 |  100.075 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                         | CLKINVX40M | 0.021 |  50.156 |  100.096 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                         | MX2X4M     | 0.000 |  50.156 |  100.096 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk        | MX2X4M     | 0.065 |  50.222 |  100.161 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk        | CLKBUFX20M | 0.000 |  50.222 |  100.161 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | CLKBUFX20M | 0.067 |  50.288 |  100.228 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | SDFFSQX1M  | 0.000 |  50.289 |  100.228 | 
     | urrent_state_reg[2]/CK                             |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin U_register_file/memory_reg[2][1]/CK 
Endpoint:   U_register_file/memory_reg[2][1]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.378
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.585
  Arrival Time                  0.374
  Slack Time                   49.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.959 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.959 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.586 | 
     | U_register_file/memory_reg[2][1]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.001 |   0.374 |  -49.585 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.959 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.959 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.977 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.977 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.028 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.028 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.093 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.094 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.115 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.115 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.184 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.184 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.247 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.247 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.284 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.286 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.335 | 
     | U_register_file/memory_reg[2][1]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.378 |  100.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin U_register_file/memory_reg[2][2]/CK 
Endpoint:   U_register_file/memory_reg[2][2]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.378
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.585
  Arrival Time                  0.374
  Slack Time                   49.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.959 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.959 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.586 | 
     | U_register_file/memory_reg[2][2]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.001 |   0.374 |  -49.585 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.959 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.959 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.977 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.978 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.028 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.028 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.093 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.094 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.115 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.115 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.184 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.184 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.247 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.284 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.286 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.335 | 
     | U_register_file/memory_reg[2][2]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  50.378 |  100.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin U_register_file/memory_reg[2][5]/CK 
Endpoint:   U_register_file/memory_reg[2][5]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.585
  Arrival Time                  0.375
  Slack Time                   49.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.587 | 
     | U_register_file/memory_reg[2][5]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.002 |   0.375 |  -49.585 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.960 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.960 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.978 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.978 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.029 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.029 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.094 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.095 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.116 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.116 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.247 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.285 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.287 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.336 | 
     | U_register_file/memory_reg[2][5]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.379 |  100.338 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin U_register_file/memory_reg[2][3]/CK 
Endpoint:   U_register_file/memory_reg[2][3]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.585
  Arrival Time                  0.375
  Slack Time                   49.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.587 | 
     | U_register_file/memory_reg[2][3]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.002 |   0.375 |  -49.585 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.960 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.960 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.978 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.978 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.029 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.029 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.094 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.095 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.116 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.116 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.285 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.287 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.336 | 
     | U_register_file/memory_reg[2][3]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.379 |  100.338 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin U_register_file/memory_reg[2][4]/CK 
Endpoint:   U_register_file/memory_reg[2][4]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.585
  Arrival Time                  0.375
  Slack Time                   49.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.587 | 
     | U_register_file/memory_reg[2][4]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.002 |   0.375 |  -49.585 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.960 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.960 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.978 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.978 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.029 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.029 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.094 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.095 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.116 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.116 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.285 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.287 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.336 | 
     | U_register_file/memory_reg[2][4]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.379 |  100.338 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin U_register_file/memory_reg[3][0]/CK 
Endpoint:   U_register_file/memory_reg[3][0]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.584
  Arrival Time                  0.376
  Slack Time                   49.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.588 | 
     | U_register_file/memory_reg[3][0]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.003 |   0.376 |  -49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.960 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.960 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.979 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.979 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.029 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.029 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.094 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.096 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.117 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.117 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.249 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.286 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.288 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.336 | 
     | U_register_file/memory_reg[3][0]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.379 |  100.339 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin U_register_file/memory_reg[2][7]/CK 
Endpoint:   U_register_file/memory_reg[2][7]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.584
  Arrival Time                  0.378
  Slack Time                   49.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.962 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.962 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.590 | 
     | U_register_file/memory_reg[2][7]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.005 |   0.378 |  -49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.962 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.962 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.981 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.981 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.031 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.031 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.096 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.098 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.119 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.119 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.187 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.187 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.250 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.251 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.288 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.290 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.338 | 
     | U_register_file/memory_reg[2][7]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.379 |  100.341 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin U_register_file/memory_reg[2][6]/CK 
Endpoint:   U_register_file/memory_reg[2][6]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.584
  Arrival Time                  0.380
  Slack Time                   49.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.964 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.964 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.591 | 
     | U_register_file/memory_reg[2][6]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.007 |   0.380 |  -49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.964 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.964 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.982 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.983 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.033 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.033 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.098 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.099 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.120 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.120 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.189 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.189 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.252 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.253 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.289 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.291 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.340 | 
     | U_register_file/memory_reg[2][6]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.379 |  100.343 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin U_register_file/memory_reg[3][1]/CK 
Endpoint:   U_register_file/memory_reg[3][1]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.584
  Arrival Time                  0.381
  Slack Time                   49.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.965 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.965 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.592 | 
     | U_register_file/memory_reg[3][1]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.008 |   0.381 |  -49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.965 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.965 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.983 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.983 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.034 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.034 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.099 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.100 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.121 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.121 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.190 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.190 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.252 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.253 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.290 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.292 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.341 | 
     | U_register_file/memory_reg[3][1]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.379 |  100.344 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin U_register_file/memory_reg[3][6]/CK 
Endpoint:   U_register_file/memory_reg[3][6]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.584
  Arrival Time                  0.382
  Slack Time                   49.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.966 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.966 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.593 | 
     | U_register_file/memory_reg[3][6]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.009 |   0.382 |  -49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.966 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.966 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.984 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.984 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.034 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.034 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.100 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.101 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.122 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.122 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.190 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.190 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.253 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.254 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.291 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.293 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.341 | 
     | U_register_file/memory_reg[3][6]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.379 |  100.345 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin U_register_file/memory_reg[3][7]/CK 
Endpoint:   U_register_file/memory_reg[3][7]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.379
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.584
  Arrival Time                  0.384
  Slack Time                   49.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.968 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.968 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.595 | 
     | U_register_file/memory_reg[3][7]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.011 |   0.384 |  -49.584 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.968 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.968 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.986 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.986 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.036 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.036 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.102 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.103 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.124 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.124 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.192 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.192 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.255 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.256 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.293 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.295 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.048 |  50.376 |  100.343 | 
     | U_register_file/memory_reg[3][7]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.379 |  100.347 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin U_register_file/memory_reg[4][1]/CK 
Endpoint:   U_register_file/memory_reg[4][1]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.380
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.583
  Arrival Time                  0.385
  Slack Time                   49.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.968 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.968 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.595 | 
     | U_register_file/memory_reg[4][1]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.012 |   0.385 |  -49.583 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.968 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.968 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.986 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.019 |   99.986 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.037 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.037 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.102 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.103 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.124 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.124 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.193 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.193 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.255 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.256 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.293 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.295 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.049 |  50.376 |  100.344 | 
     | U_register_file/memory_reg[4][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.004 |  50.380 |  100.348 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin U_register_file/memory_reg[3][4]/CK 
Endpoint:   U_register_file/memory_reg[3][4]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.380
+ Removal                      -0.063
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.583
  Arrival Time                  0.385
  Slack Time                   49.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.968 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.968 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.373 |   0.373 |  -49.595 | 
     | U_register_file/memory_reg[3][4]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.012 |   0.385 |  -49.583 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.968 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.968 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.986 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.986 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.069 |  100.037 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.069 |  100.037 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.065 |  50.134 |  100.102 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.135 |  100.103 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.021 |  50.156 |  100.124 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.156 |  100.124 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.225 |  100.193 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.225 |  100.193 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.063 |  50.288 |  100.256 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.288 |  100.256 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.037 |  50.325 |  100.293 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.327 |  100.295 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.049 |  50.376 |  100.344 | 
     | U_register_file/memory_reg[3][4]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.004 |  50.380 |  100.348 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

