These are the lab assignments from CSE 140L, Digital Systems Laboratory,
Winter 2015 at UCSD. They are implementations of various modules in 
Verilog using 'Xilinx'software (ISE Design Suite 14.7).  