{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733069294221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733069294221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 00:08:14 2024 " "Processing started: Mon Dec  2 00:08:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733069294221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069294221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069294221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733069294399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733069294399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733069298802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_adder " "Found entity 1: four_adder" {  } { { "Verilog2.v" "" { Text "C:/Verilog/1/Verilog2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733069298803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Verilog3.v" "" { Text "C:/Verilog/1/Verilog3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733069298804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adder " "Elaborating entity \"full_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733069298817 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a full_adder.v(41) " "Verilog HDL Always Construct warning at full_adder.v(41): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733069298817 "|full_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b full_adder.v(41) " "Verilog HDL Always Construct warning at full_adder.v(41): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733069298817 "|full_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iscal full_adder.v(41) " "Verilog HDL Always Construct warning at full_adder.v(41): inferring latch(es) for variable \"iscal\", which holds its previous value in one or more paths through the always construct" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733069298817 "|full_adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 full_adder.v(11) " "Net \"seg.data_a\" at full_adder.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733069298817 "|full_adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 full_adder.v(11) " "Net \"seg.waddr_a\" at full_adder.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 full_adder.v(11) " "Net \"seg.we_a\" at full_adder.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iscal full_adder.v(55) " "Inferred latch for \"iscal\" at full_adder.v(55)" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] full_adder.v(51) " "Inferred latch for \"b\[0\]\" at full_adder.v(51)" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] full_adder.v(51) " "Inferred latch for \"b\[1\]\" at full_adder.v(51)" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] full_adder.v(51) " "Inferred latch for \"b\[2\]\" at full_adder.v(51)" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] full_adder.v(51) " "Inferred latch for \"b\[3\]\" at full_adder.v(51)" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] full_adder.v(47) " "Inferred latch for \"a\[0\]\" at full_adder.v(47)" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] full_adder.v(47) " "Inferred latch for \"a\[1\]\" at full_adder.v(47)" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] full_adder.v(47) " "Inferred latch for \"a\[2\]\" at full_adder.v(47)" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] full_adder.v(47) " "Inferred latch for \"a\[3\]\" at full_adder.v(47)" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 "|full_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_adder four_adder:u5 " "Elaborating entity \"four_adder\" for hierarchy \"four_adder:u5\"" {  } { { "full_adder.v" "u5" { Text "C:/Verilog/1/full_adder.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733069298818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder four_adder:u5\|adder:u0 " "Elaborating entity \"adder\" for hierarchy \"four_adder:u5\|adder:u0\"" {  } { { "Verilog2.v" "u0" { Text "C:/Verilog/1/Verilog2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733069298819 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "seg " "RAM logic \"seg\" is uninferred because MIF is not supported for the selected family" {  } { { "full_adder.v" "seg" { Text "C:/Verilog/1/full_adder.v" 11 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1733069298893 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1733069298893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[0\] " "Latch a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_confirm_1 " "Ports D and ENA on the latch are fed by the same signal key_confirm_1" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733069298980 ""}  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733069298980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[0\] " "Latch b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_confirm_2 " "Ports D and ENA on the latch are fed by the same signal key_confirm_2" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733069298980 ""}  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733069298980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[1\] " "Latch a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_confirm_1 " "Ports D and ENA on the latch are fed by the same signal key_confirm_1" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733069298980 ""}  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733069298980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[1\] " "Latch b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_confirm_2 " "Ports D and ENA on the latch are fed by the same signal key_confirm_2" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733069298980 ""}  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733069298980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[2\] " "Latch a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_confirm_1 " "Ports D and ENA on the latch are fed by the same signal key_confirm_1" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733069298980 ""}  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733069298980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[2\] " "Latch b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_confirm_2 " "Ports D and ENA on the latch are fed by the same signal key_confirm_2" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733069298980 ""}  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733069298980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[3\] " "Latch a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_confirm_1 " "Ports D and ENA on the latch are fed by the same signal key_confirm_1" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733069298981 ""}  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733069298981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[3\] " "Latch b\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_confirm_2 " "Ports D and ENA on the latch are fed by the same signal key_confirm_2" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733069298981 ""}  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733069298981 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led1\[7\] GND " "Pin \"seg_led1\[7\]\" is stuck at GND" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733069298989 "|full_adder|seg_led1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led1\[8\] GND " "Pin \"seg_led1\[8\]\" is stuck at GND" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733069298989 "|full_adder|seg_led1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led2\[7\] GND " "Pin \"seg_led2\[7\]\" is stuck at GND" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733069298989 "|full_adder|seg_led2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led2\[8\] GND " "Pin \"seg_led2\[8\]\" is stuck at GND" {  } { { "full_adder.v" "" { Text "C:/Verilog/1/full_adder.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733069298989 "|full_adder|seg_led2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733069298989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733069299013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733069299186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733069299186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733069299201 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733069299201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733069299201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733069299201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733069299207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 00:08:19 2024 " "Processing ended: Mon Dec  2 00:08:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733069299207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733069299207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733069299207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733069299207 ""}
