{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669670378112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669670378113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 18:19:37 2022 " "Processing started: Mon Nov 28 18:19:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669670378113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669670378113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CicloUnicoCompleto -c CicloUnicoCompleto --analyze_file=C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off CicloUnicoCompleto -c CicloUnicoCompleto --analyze_file=C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/CicloUnicoCompleto.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669670378113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669670379032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669670379032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"0\"\";  expecting \";\" unidadeControle.vhd(11) " "VHDL syntax error at unidadeControle.vhd(11) near text \"X\"0\"\";  expecting \";\"" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControle.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392127 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"23\"\";  expecting \";\" unidadeControle.vhd(13) " "VHDL syntax error at unidadeControle.vhd(13) near text \"X\"23\"\";  expecting \";\"" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControle.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392128 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"2B\"\";  expecting \";\" unidadeControle.vhd(14) " "VHDL syntax error at unidadeControle.vhd(14) near text \"X\"2B\"\";  expecting \";\"" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControle.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392128 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"04\"\";  expecting \";\" unidadeControle.vhd(15) " "VHDL syntax error at unidadeControle.vhd(15) near text \"X\"04\"\";  expecting \";\"" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControle.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392128 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"02\"\";  expecting \";\" unidadeControle.vhd(17) " "VHDL syntax error at unidadeControle.vhd(17) near text \"X\"02\"\";  expecting \";\"" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/unidadeControle.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392128 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"23\"\";  expecting \";\" decoderOpCodeULA.vhd(16) " "VHDL syntax error at decoderOpCodeULA.vhd(16) near text \"X\"23\"\";  expecting \";\"" {  } { { "decoderOpCodeULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderOpCodeULA.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392167 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"2B\"\";  expecting \";\" decoderOpCodeULA.vhd(17) " "VHDL syntax error at decoderOpCodeULA.vhd(17) near text \"X\"2B\"\";  expecting \";\"" {  } { { "decoderOpCodeULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderOpCodeULA.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392167 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"04\"\";  expecting \";\" decoderOpCodeULA.vhd(18) " "VHDL syntax error at decoderOpCodeULA.vhd(18) near text \"X\"04\"\";  expecting \";\"" {  } { { "decoderOpCodeULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderOpCodeULA.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392167 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"24\"\";  expecting \";\" decoderFunctULA.vhd(19) " "VHDL syntax error at decoderFunctULA.vhd(19) near text \"X\"24\"\";  expecting \";\"" {  } { { "decoderFunctULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderFunctULA.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"25\"\";  expecting \";\" decoderFunctULA.vhd(20) " "VHDL syntax error at decoderFunctULA.vhd(20) near text \"X\"25\"\";  expecting \";\"" {  } { { "decoderFunctULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderFunctULA.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"20\"\";  expecting \";\" decoderFunctULA.vhd(21) " "VHDL syntax error at decoderFunctULA.vhd(21) near text \"X\"20\"\";  expecting \";\"" {  } { { "decoderFunctULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderFunctULA.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"22\"\";  expecting \";\" decoderFunctULA.vhd(22) " "VHDL syntax error at decoderFunctULA.vhd(22) near text \"X\"22\"\";  expecting \";\"" {  } { { "decoderFunctULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderFunctULA.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"2A\"\";  expecting \";\" decoderFunctULA.vhd(23) " "VHDL syntax error at decoderFunctULA.vhd(23) near text \"X\"2A\"\";  expecting \";\"" {  } { { "decoderFunctULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/decoderFunctULA.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"00\"\";  expecting \";\" bancoReg.vhd(39) " "VHDL syntax error at bancoReg.vhd(39) near text \"X\"00\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/bancoReg.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392177 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"0A\"\";  expecting \";\" bancoReg.vhd(40) " "VHDL syntax error at bancoReg.vhd(40) near text \"X\"0A\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/bancoReg.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392177 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"0B\"\";  expecting \";\" bancoReg.vhd(41) " "VHDL syntax error at bancoReg.vhd(41) near text \"X\"0B\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/bancoReg.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392177 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"0C\"\";  expecting \";\" bancoReg.vhd(42) " "VHDL syntax error at bancoReg.vhd(42) near text \"X\"0C\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/bancoReg.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392177 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"0D\"\";  expecting \";\" bancoReg.vhd(43) " "VHDL syntax error at bancoReg.vhd(43) near text \"X\"0D\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/bancoReg.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392178 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"16\"\";  expecting \";\" bancoReg.vhd(44) " "VHDL syntax error at bancoReg.vhd(44) near text \"X\"16\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/ciclo_unico_AB/bancoReg.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1669670392178 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 19 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669670392226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 18:19:52 2022 " "Processing ended: Mon Nov 28 18:19:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669670392226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669670392226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669670392226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669670392226 ""}
