top.do -> launch top.sv, testing an adder
top_FPU.do -> launch top_FPU.sv, the one with the shift register in the DUT
top_FPU_nodelay.do -> launch top_FPU_nodelay.sv, the one with the filtering in the monitor_out
top_FPU_senzafifo.do -> launch top_FPU_senzafifo.sv, the one with the delay inserted in the DUT
top_FPU_extraregs.do -> to test the FPmul with some extra registers in the stage2
top_MBE.do -> to test the MBE multiplier
