0.6
2019.1
May 24 2019
15:06:07
C:/Users/isufi/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/isufi/project_1/project_1.srcs/sim_1/new/ha_testbench.v,1664560033,verilog,,,,ha_testbench,,,,,,,,
C:/Users/isufi/project_1/project_1.srcs/sources_1/new/half_adder.v,1664560951,verilog,,C:/Users/isufi/project_1/project_1.srcs/sim_1/new/ha_testbench.v,,half_adder,,,,,,,,
