Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/32-openroad-repairdesignpostgpl/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            4913.2 u
legalized HPWL           5025.5 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 108 instances
[INFO DPL-0021] HPWL before            5025.5 u
[INFO DPL-0022] HPWL after             4913.2 u
[INFO DPL-0023] HPWL delta               -2.2 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     63     745.72
  Inverter                                 15      85.28
  Sequential cell                           9     440.90
  Multi-Input combinational cell          153    1422.49
  Total                                   240    2694.38
Writing OpenROAD database to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/34-openroad-detailedplacement/DigitalSine.odb'…
Writing netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/34-openroad-detailedplacement/DigitalSine.nl.v'…
Writing powered netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/34-openroad-detailedplacement/DigitalSine.pnl.v'…
Writing layout to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/34-openroad-detailedplacement/DigitalSine.def'…
Writing timing constraints to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/34-openroad-detailedplacement/DigitalSine.sdc'…
