Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : counter
Version: H-2013.03-SP3
Date   : Thu Jul 31 18:12:02 2025
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: out_reg[0] (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: out_reg[3] (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                     0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  out_reg[0]/CLK (DFFPOSX1)                0.00      0.00       0.00 r
  out_reg[0]/Q (DFFPOSX1)                  0.02      0.10       0.10 f
  n20 (net)                      2                   0.00       0.10 f
  U27/Y (AND2X2)                           0.01      0.05       0.15 f
  n5 (net)                       3                   0.00       0.15 f
  U20/Y (INVX1)                            0.00      0.00       0.16 r
  n14 (net)                      1                   0.00       0.16 r
  U21/Y (NOR3X1)                           0.02      0.02       0.17 f
  n13 (net)                      1                   0.00       0.17 f
  U22/Y (INVX1)                            0.00      0.01       0.18 r
  n7 (net)                       1                   0.00       0.18 r
  U12/Y (AOI21X1)                          0.02      0.02       0.20 f
  N10 (net)                      1                   0.00       0.20 f
  U23/Y (BUFX2)                            0.00      0.03       0.23 f
  n15 (net)                      1                   0.00       0.23 f
  out_reg[3]/D (DFFPOSX1)                  0.00      0.00       0.23 f
  data arrival time                                             0.23

  clock ideal_clock1 (rise edge)                     0.30       0.30
  clock network delay (ideal)                        0.00       0.30
  out_reg[3]/CLK (DFFPOSX1)                          0.00       0.30 r
  library setup time                                -0.06       0.24
  data required time                                            0.24
  ---------------------------------------------------------------------------------------
  data required time                                            0.24
  data arrival time                                            -0.23
  ---------------------------------------------------------------------------------------
  slack (MET)                                                   0.01


1
