// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="equalizer_pilot_removal_equalizer_pilot_removal,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.203000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=41995,HLS_SYN_LUT=27717,HLS_VERSION=2021_1}" *)

module equalizer_pilot_removal (
        ap_clk,
        ap_rst_n,
        data_in_TDATA,
        data_in_TVALID,
        data_in_TREADY,
        data_in_TKEEP,
        data_in_TSTRB,
        data_in_TUSER,
        data_in_TLAST,
        data_in_TID,
        data_in_TDEST,
        data_out_TDATA,
        data_out_TVALID,
        data_out_TREADY,
        data_out_TKEEP,
        data_out_TSTRB,
        data_out_TUSER,
        data_out_TLAST,
        data_out_TID,
        data_out_TDEST
);

parameter    ap_ST_fsm_state1 = 54'd1;
parameter    ap_ST_fsm_state2 = 54'd2;
parameter    ap_ST_fsm_state3 = 54'd4;
parameter    ap_ST_fsm_state4 = 54'd8;
parameter    ap_ST_fsm_state5 = 54'd16;
parameter    ap_ST_fsm_state6 = 54'd32;
parameter    ap_ST_fsm_state7 = 54'd64;
parameter    ap_ST_fsm_state8 = 54'd128;
parameter    ap_ST_fsm_state9 = 54'd256;
parameter    ap_ST_fsm_state10 = 54'd512;
parameter    ap_ST_fsm_state11 = 54'd1024;
parameter    ap_ST_fsm_state12 = 54'd2048;
parameter    ap_ST_fsm_state13 = 54'd4096;
parameter    ap_ST_fsm_state14 = 54'd8192;
parameter    ap_ST_fsm_state15 = 54'd16384;
parameter    ap_ST_fsm_state16 = 54'd32768;
parameter    ap_ST_fsm_state17 = 54'd65536;
parameter    ap_ST_fsm_state18 = 54'd131072;
parameter    ap_ST_fsm_state19 = 54'd262144;
parameter    ap_ST_fsm_state20 = 54'd524288;
parameter    ap_ST_fsm_state21 = 54'd1048576;
parameter    ap_ST_fsm_state22 = 54'd2097152;
parameter    ap_ST_fsm_state23 = 54'd4194304;
parameter    ap_ST_fsm_state24 = 54'd8388608;
parameter    ap_ST_fsm_state25 = 54'd16777216;
parameter    ap_ST_fsm_state26 = 54'd33554432;
parameter    ap_ST_fsm_state27 = 54'd67108864;
parameter    ap_ST_fsm_state28 = 54'd134217728;
parameter    ap_ST_fsm_state29 = 54'd268435456;
parameter    ap_ST_fsm_state30 = 54'd536870912;
parameter    ap_ST_fsm_state31 = 54'd1073741824;
parameter    ap_ST_fsm_state32 = 54'd2147483648;
parameter    ap_ST_fsm_state33 = 54'd4294967296;
parameter    ap_ST_fsm_state34 = 54'd8589934592;
parameter    ap_ST_fsm_state35 = 54'd17179869184;
parameter    ap_ST_fsm_state36 = 54'd34359738368;
parameter    ap_ST_fsm_state37 = 54'd68719476736;
parameter    ap_ST_fsm_state38 = 54'd137438953472;
parameter    ap_ST_fsm_state39 = 54'd274877906944;
parameter    ap_ST_fsm_state40 = 54'd549755813888;
parameter    ap_ST_fsm_state41 = 54'd1099511627776;
parameter    ap_ST_fsm_state42 = 54'd2199023255552;
parameter    ap_ST_fsm_state43 = 54'd4398046511104;
parameter    ap_ST_fsm_state44 = 54'd8796093022208;
parameter    ap_ST_fsm_state45 = 54'd17592186044416;
parameter    ap_ST_fsm_state46 = 54'd35184372088832;
parameter    ap_ST_fsm_state47 = 54'd70368744177664;
parameter    ap_ST_fsm_state48 = 54'd140737488355328;
parameter    ap_ST_fsm_state49 = 54'd281474976710656;
parameter    ap_ST_fsm_state50 = 54'd562949953421312;
parameter    ap_ST_fsm_state51 = 54'd1125899906842624;
parameter    ap_ST_fsm_state52 = 54'd2251799813685248;
parameter    ap_ST_fsm_state53 = 54'd4503599627370496;
parameter    ap_ST_fsm_state54 = 54'd9007199254740992;

input   ap_clk;
input   ap_rst_n;
input  [63:0] data_in_TDATA;
input   data_in_TVALID;
output   data_in_TREADY;
input  [7:0] data_in_TKEEP;
input  [7:0] data_in_TSTRB;
input  [0:0] data_in_TUSER;
input  [0:0] data_in_TLAST;
input  [0:0] data_in_TID;
input  [0:0] data_in_TDEST;
output  [63:0] data_out_TDATA;
output   data_out_TVALID;
input   data_out_TREADY;
output  [7:0] data_out_TKEEP;
output  [7:0] data_out_TSTRB;
output  [0:0] data_out_TUSER;
output  [0:0] data_out_TLAST;
output  [0:0] data_out_TID;
output  [0:0] data_out_TDEST;

 reg    ap_rst_n_inv;
wire   [6:0] trunc_ln36_fu_162_p1;
reg   [6:0] trunc_ln36_reg_268;
(* fsm_encoding = "none" *) reg   [53:0] ap_CS_fsm;
wire    ap_CS_fsm_state4;
wire   [31:0] mul_fu_178_p2;
wire    ap_CS_fsm_state16;
wire   [31:0] add_fu_208_p2;
reg   [31:0] add_reg_284;
wire    ap_CS_fsm_state51;
wire   [63:0] bound_fu_221_p2;
reg   [63:0] bound_reg_289;
wire   [31:0] sub62_fu_232_p2;
reg   [31:0] sub62_reg_294;
wire    ap_CS_fsm_state52;
wire   [21:0] conv_i_i_i_fu_239_p3;
reg   [21:0] conv_i_i_i_reg_299;
wire   [21:0] data_V_0_q1;
wire   [21:0] data_V_1_q1;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_start;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_done;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_idle;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_ready;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TREADY;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_in_TREADY;
wire   [63:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TDATA;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID;
wire   [7:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TKEEP;
wire   [7:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TSTRB;
wire   [0:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TUSER;
wire   [0:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TLAST;
wire   [0:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TID;
wire   [0:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TDEST;
wire  signed [31:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_sym_num_2_out;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_sym_num_2_out_ap_vld;
wire  signed [31:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_DATA_LEN_1_out;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_DATA_LEN_1_out_ap_vld;
wire   [31:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_pilot_width_4_out;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_pilot_width_4_out_ap_vld;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_start;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_done;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_idle;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_ready;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TREADY;
wire   [3:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_address0;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_ce0;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_we0;
wire   [21:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_d0;
wire   [3:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_address1;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_ce1;
wire   [3:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_address0;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_ce0;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_we0;
wire   [21:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_d0;
wire   [3:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_address1;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_ce1;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_in_TREADY;
wire   [63:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TDATA;
wire    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID;
wire   [7:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TKEEP;
wire   [7:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TSTRB;
wire   [0:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TUSER;
wire   [0:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TLAST;
wire   [0:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TID;
wire   [0:0] grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TDEST;
reg    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_start_reg;
wire    ap_CS_fsm_state53;
wire   [8:0] grp_fu_166_p0;
wire   [7:0] grp_fu_166_p2;
wire   [7:0] empty_21_fu_184_p1;
wire  signed [8:0] div_cast_cast_fu_188_p1;
wire  signed [8:0] sub22_fu_192_p2;
wire   [31:0] grp_fu_202_p2;
wire   [31:0] bound_fu_221_p0;
wire   [31:0] bound_fu_221_p1;
wire   [31:0] empty_22_fu_227_p2;
reg    grp_fu_166_ap_start;
wire    grp_fu_166_ap_done;
reg    grp_fu_202_ap_start;
wire    grp_fu_202_ap_done;
reg   [53:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
wire    regslice_both_data_out_V_data_V_U_apdone_blk;
wire    ap_CS_fsm_state54;
wire    regslice_both_data_in_V_data_V_U_apdone_blk;
wire   [63:0] data_in_TDATA_int_regslice;
wire    data_in_TVALID_int_regslice;
reg    data_in_TREADY_int_regslice;
wire    regslice_both_data_in_V_data_V_U_ack_in;
wire    regslice_both_data_in_V_keep_V_U_apdone_blk;
wire   [7:0] data_in_TKEEP_int_regslice;
wire    regslice_both_data_in_V_keep_V_U_vld_out;
wire    regslice_both_data_in_V_keep_V_U_ack_in;
wire    regslice_both_data_in_V_strb_V_U_apdone_blk;
wire   [7:0] data_in_TSTRB_int_regslice;
wire    regslice_both_data_in_V_strb_V_U_vld_out;
wire    regslice_both_data_in_V_strb_V_U_ack_in;
wire    regslice_both_data_in_V_user_V_U_apdone_blk;
wire   [0:0] data_in_TUSER_int_regslice;
wire    regslice_both_data_in_V_user_V_U_vld_out;
wire    regslice_both_data_in_V_user_V_U_ack_in;
wire    regslice_both_data_in_V_last_V_U_apdone_blk;
wire   [0:0] data_in_TLAST_int_regslice;
wire    regslice_both_data_in_V_last_V_U_vld_out;
wire    regslice_both_data_in_V_last_V_U_ack_in;
wire    regslice_both_data_in_V_id_V_U_apdone_blk;
wire   [0:0] data_in_TID_int_regslice;
wire    regslice_both_data_in_V_id_V_U_vld_out;
wire    regslice_both_data_in_V_id_V_U_ack_in;
wire    regslice_both_data_in_V_dest_V_U_apdone_blk;
wire   [0:0] data_in_TDEST_int_regslice;
wire    regslice_both_data_in_V_dest_V_U_vld_out;
wire    regslice_both_data_in_V_dest_V_U_ack_in;
reg   [63:0] data_out_TDATA_int_regslice;
reg    data_out_TVALID_int_regslice;
wire    data_out_TREADY_int_regslice;
wire    regslice_both_data_out_V_data_V_U_vld_out;
wire    regslice_both_data_out_V_keep_V_U_apdone_blk;
reg   [7:0] data_out_TKEEP_int_regslice;
wire    regslice_both_data_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_keep_V_U_vld_out;
wire    regslice_both_data_out_V_strb_V_U_apdone_blk;
reg   [7:0] data_out_TSTRB_int_regslice;
wire    regslice_both_data_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_strb_V_U_vld_out;
wire    regslice_both_data_out_V_user_V_U_apdone_blk;
reg   [0:0] data_out_TUSER_int_regslice;
wire    regslice_both_data_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_user_V_U_vld_out;
wire    regslice_both_data_out_V_last_V_U_apdone_blk;
reg   [0:0] data_out_TLAST_int_regslice;
wire    regslice_both_data_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_last_V_U_vld_out;
wire    regslice_both_data_out_V_id_V_U_apdone_blk;
reg   [0:0] data_out_TID_int_regslice;
wire    regslice_both_data_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_id_V_U_vld_out;
wire    regslice_both_data_out_V_dest_V_U_apdone_blk;
reg   [0:0] data_out_TDEST_int_regslice;
wire    regslice_both_data_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_dest_V_U_vld_out;
wire   [63:0] bound_fu_221_p00;
wire   [63:0] bound_fu_221_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 54'd1;
#0 grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_start_reg = 1'b0;
#0 grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_start_reg = 1'b0;
end

equalizer_pilot_removal_data_V_0 #(
    .DataWidth( 22 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
data_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_address0),
    .ce0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_ce0),
    .we0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_we0),
    .d0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_d0),
    .address1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_address1),
    .ce1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_ce1),
    .q1(data_V_0_q1)
);

equalizer_pilot_removal_data_V_0 #(
    .DataWidth( 22 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
data_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_address0),
    .ce0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_ce0),
    .we0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_we0),
    .d0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_d0),
    .address1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_address1),
    .ce1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_ce1),
    .q1(data_V_1_q1)
);

equalizer_pilot_removal_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1 grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_start),
    .ap_done(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_done),
    .ap_idle(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_idle),
    .ap_ready(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_ready),
    .data_in_TVALID(data_in_TVALID_int_regslice),
    .data_out_TREADY(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TREADY),
    .data_in_TDATA(data_in_TDATA_int_regslice),
    .data_in_TREADY(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_in_TREADY),
    .data_in_TKEEP(data_in_TKEEP_int_regslice),
    .data_in_TSTRB(data_in_TSTRB_int_regslice),
    .data_in_TUSER(data_in_TUSER_int_regslice),
    .data_in_TLAST(data_in_TLAST_int_regslice),
    .data_in_TID(data_in_TID_int_regslice),
    .data_in_TDEST(data_in_TDEST_int_regslice),
    .data_out_TDATA(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TDATA),
    .data_out_TVALID(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID),
    .data_out_TKEEP(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TKEEP),
    .data_out_TSTRB(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TSTRB),
    .data_out_TUSER(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TUSER),
    .data_out_TLAST(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TLAST),
    .data_out_TID(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TID),
    .data_out_TDEST(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TDEST),
    .sym_num_2_out(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_sym_num_2_out),
    .sym_num_2_out_ap_vld(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_sym_num_2_out_ap_vld),
    .DATA_LEN_1_out(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_DATA_LEN_1_out),
    .DATA_LEN_1_out_ap_vld(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_DATA_LEN_1_out_ap_vld),
    .pilot_width_4_out(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_pilot_width_4_out),
    .pilot_width_4_out_ap_vld(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_pilot_width_4_out_ap_vld)
);

equalizer_pilot_removal_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3 grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_start),
    .ap_done(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_done),
    .ap_idle(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_idle),
    .ap_ready(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_ready),
    .data_in_TVALID(data_in_TVALID_int_regslice),
    .data_out_TREADY(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TREADY),
    .data_V_1_address0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_address0),
    .data_V_1_ce0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_ce0),
    .data_V_1_we0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_we0),
    .data_V_1_d0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_d0),
    .data_V_1_address1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_address1),
    .data_V_1_ce1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_1_ce1),
    .data_V_1_q1(data_V_1_q1),
    .data_V_0_address0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_address0),
    .data_V_0_ce0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_ce0),
    .data_V_0_we0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_we0),
    .data_V_0_d0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_d0),
    .data_V_0_address1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_address1),
    .data_V_0_ce1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_V_0_ce1),
    .data_V_0_q1(data_V_0_q1),
    .add(add_reg_284),
    .bound(bound_reg_289),
    .pilot_width_4_reload(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_pilot_width_4_out),
    .data_in_TDATA(data_in_TDATA_int_regslice),
    .data_in_TREADY(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_in_TREADY),
    .data_in_TKEEP(data_in_TKEEP_int_regslice),
    .data_in_TSTRB(data_in_TSTRB_int_regslice),
    .data_in_TUSER(data_in_TUSER_int_regslice),
    .data_in_TLAST(data_in_TLAST_int_regslice),
    .data_in_TID(data_in_TID_int_regslice),
    .data_in_TDEST(data_in_TDEST_int_regslice),
    .sub62(sub62_reg_294),
    .data_out_TDATA(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TDATA),
    .data_out_TVALID(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID),
    .data_out_TKEEP(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TKEEP),
    .data_out_TSTRB(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TSTRB),
    .data_out_TUSER(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TUSER),
    .data_out_TLAST(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TLAST),
    .data_out_TID(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TID),
    .data_out_TDEST(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TDEST),
    .trunc_ln(trunc_ln36_reg_268),
    .conv_i575(conv_i_i_i_reg_299)
);

equalizer_pilot_removal_sdiv_9ns_32ns_8_13_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
sdiv_9ns_32ns_8_13_seq_1_U71(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_166_ap_start),
    .done(grp_fu_166_ap_done),
    .din0(grp_fu_166_p0),
    .din1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_pilot_width_4_out),
    .ce(1'b1),
    .dout(grp_fu_166_p2)
);

equalizer_pilot_removal_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U72(
    .din0(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_sym_num_2_out),
    .din1(grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_DATA_LEN_1_out),
    .dout(mul_fu_178_p2)
);

equalizer_pilot_removal_sdiv_32ns_9s_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
sdiv_32ns_9s_32_36_seq_1_U73(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_202_ap_start),
    .done(grp_fu_202_ap_done),
    .din0(mul_fu_178_p2),
    .din1(sub22_fu_192_p2),
    .ce(1'b1),
    .dout(grp_fu_202_p2)
);

equalizer_pilot_removal_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(bound_fu_221_p0),
    .din1(bound_fu_221_p1),
    .dout(bound_fu_221_p2)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TDATA),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_data_V_U_ack_in),
    .data_out(data_in_TDATA_int_regslice),
    .vld_out(data_in_TVALID_int_regslice),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_data_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TKEEP),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_keep_V_U_ack_in),
    .data_out(data_in_TKEEP_int_regslice),
    .vld_out(regslice_both_data_in_V_keep_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_keep_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TSTRB),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_strb_V_U_ack_in),
    .data_out(data_in_TSTRB_int_regslice),
    .vld_out(regslice_both_data_in_V_strb_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_strb_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TUSER),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_user_V_U_ack_in),
    .data_out(data_in_TUSER_int_regslice),
    .vld_out(regslice_both_data_in_V_user_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_user_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TLAST),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_last_V_U_ack_in),
    .data_out(data_in_TLAST_int_regslice),
    .vld_out(regslice_both_data_in_V_last_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_last_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TID),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_id_V_U_ack_in),
    .data_out(data_in_TID_int_regslice),
    .vld_out(regslice_both_data_in_V_id_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_id_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TDEST),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_dest_V_U_ack_in),
    .data_out(data_in_TDEST_int_regslice),
    .vld_out(regslice_both_data_in_V_dest_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_dest_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TDATA_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(data_out_TREADY_int_regslice),
    .data_out(data_out_TDATA),
    .vld_out(regslice_both_data_out_V_data_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_data_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TKEEP_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_keep_V_U_ack_in_dummy),
    .data_out(data_out_TKEEP),
    .vld_out(regslice_both_data_out_V_keep_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_keep_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TSTRB_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_strb_V_U_ack_in_dummy),
    .data_out(data_out_TSTRB),
    .vld_out(regslice_both_data_out_V_strb_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_strb_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TUSER_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_user_V_U_ack_in_dummy),
    .data_out(data_out_TUSER),
    .vld_out(regslice_both_data_out_V_user_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_user_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TLAST_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_last_V_U_ack_in_dummy),
    .data_out(data_out_TLAST),
    .vld_out(regslice_both_data_out_V_last_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_last_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TID_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_id_V_U_ack_in_dummy),
    .data_out(data_out_TID),
    .vld_out(regslice_both_data_out_V_id_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_id_V_U_apdone_blk)
);

equalizer_pilot_removal_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TDEST_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_dest_V_U_ack_in_dummy),
    .data_out(data_out_TDEST),
    .vld_out(regslice_both_data_out_V_dest_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_start_reg <= 1'b1;
        end else if ((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_ready == 1'b1)) begin
            grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state52)) begin
            grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_start_reg <= 1'b1;
        end else if ((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_ready == 1'b1)) begin
            grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        add_reg_284 <= add_fu_208_p2;
        bound_reg_289 <= bound_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        conv_i_i_i_reg_299[21 : 15] <= conv_i_i_i_fu_239_p3[21 : 15];
        sub62_reg_294[31 : 1] <= sub62_fu_232_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        trunc_ln36_reg_268 <= trunc_ln36_fu_162_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        data_in_TREADY_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_in_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_in_TREADY_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_in_TREADY;
    end else begin
        data_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        data_out_TDATA_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TDATA;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID == 1'b1))) begin
        data_out_TDATA_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TDATA;
    end else begin
        data_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        data_out_TDEST_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TDEST;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID == 1'b1))) begin
        data_out_TDEST_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TDEST;
    end else begin
        data_out_TDEST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        data_out_TID_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TID;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID == 1'b1))) begin
        data_out_TID_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TID;
    end else begin
        data_out_TID_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        data_out_TKEEP_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TKEEP;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID == 1'b1))) begin
        data_out_TKEEP_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TKEEP;
    end else begin
        data_out_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        data_out_TLAST_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TLAST;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID == 1'b1))) begin
        data_out_TLAST_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TLAST;
    end else begin
        data_out_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        data_out_TSTRB_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TSTRB;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID == 1'b1))) begin
        data_out_TSTRB_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TSTRB;
    end else begin
        data_out_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        data_out_TUSER_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TUSER;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID == 1'b1))) begin
        data_out_TUSER_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TUSER;
    end else begin
        data_out_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        data_out_TVALID_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_out_TVALID_int_regslice = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TVALID;
    end else begin
        data_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_166_ap_start = 1'b1;
    end else begin
        grp_fu_166_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_202_ap_start = 1'b1;
    end else begin
        grp_fu_202_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_fu_208_p2 = (grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_pilot_width_4_out + 32'd64);

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bound_fu_221_p0 = bound_fu_221_p00;

assign bound_fu_221_p00 = grp_fu_202_p2;

assign bound_fu_221_p1 = bound_fu_221_p10;

assign bound_fu_221_p10 = add_fu_208_p2;

assign conv_i_i_i_fu_239_p3 = {{trunc_ln36_reg_268}, {15'd0}};

assign data_in_TREADY = regslice_both_data_in_V_data_V_U_ack_in;

assign data_out_TVALID = regslice_both_data_out_V_data_V_U_vld_out;

assign div_cast_cast_fu_188_p1 = $signed(empty_21_fu_184_p1);

assign empty_21_fu_184_p1 = grp_fu_166_p2[7:0];

assign empty_22_fu_227_p2 = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_pilot_width_4_out << 32'd1;

assign grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_start = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_ap_start_reg;

assign grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_data_out_TREADY = (data_out_TREADY_int_regslice & ap_CS_fsm_state3);

assign grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_start = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_ap_start_reg;

assign grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_119_data_out_TREADY = (data_out_TREADY_int_regslice & ap_CS_fsm_state53);

assign grp_fu_166_p0 = 32'd64;

assign sub22_fu_192_p2 = ($signed(9'd64) - $signed(div_cast_cast_fu_188_p1));

assign sub62_fu_232_p2 = (32'd64 - empty_22_fu_227_p2);

assign trunc_ln36_fu_162_p1 = grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_47_1_fu_84_pilot_width_4_out[6:0];

always @ (posedge ap_clk) begin
    sub62_reg_294[0] <= 1'b0;
    conv_i_i_i_reg_299[14:0] <= 15'b000000000000000;
end

endmodule //equalizer_pilot_removal
