Analysis & Synthesis report for Lommeregner
Sun May 10 23:26:30 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Memory:i_Memory|altsyncram:RAM_rtl_0|altsyncram_n7s1:auto_generated
 19. Source assignments for IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0|altsyncram_v771:auto_generated
 20. Source assignments for ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0|altsyncram_h971:auto_generated
 21. Parameter Settings for Inferred Entity Instance: Memory:i_Memory|altsyncram:RAM_rtl_0
 22. Parameter Settings for Inferred Entity Instance: IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0
 23. Parameter Settings for Inferred Entity Instance: ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0
 24. Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Div3
 25. Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Div2
 26. Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Div1
 27. Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: ALU:i_ALU|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Mod1
 31. Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Mod2
 32. Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Mod3
 33. altsyncram Parameter Settings by Entity Instance
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 10 23:26:30 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Lommeregner                                 ;
; Top-level Entity Name           ; TopDesign                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 412                                         ;
; Total pins                      ; 51                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 6,656                                       ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; TopDesign          ; Lommeregner        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+---------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                 ; Library ;
+---------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; TopDesign.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd                               ;         ;
; ProgramCode.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd                             ;         ;
; Numpad.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd                                  ;         ;
; Memory.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd                                  ;         ;
; IO_ProgramCode.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd                          ;         ;
; IO_CU.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd                                   ;         ;
; IO_ALU.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd                                  ;         ;
; Display.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd                                 ;         ;
; CU.vhd                                      ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd                                      ;         ;
; BinaryToBCD.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd                             ;         ;
; ALU.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd                                     ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; aglobal181.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                        ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_n7s1.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_n7s1.tdf                      ;         ;
; db/lommeregner.ram0_memory_a0c6519c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lommeregner.ram0_memory_a0c6519c.hdl.mif ;         ;
; db/altsyncram_v771.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_v771.tdf                      ;         ;
; db/altsyncram_h971.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_h971.tdf                      ;         ;
; lpm_divide.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                        ;         ;
; abs_divider.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                       ;         ;
; sign_div_unsign.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                   ;         ;
; db/lpm_divide_bpo.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_bpo.tdf                       ;         ;
; db/abs_divider_kbg.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_kbg.tdf                      ;         ;
; db/alt_u_div_ove.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_ove.tdf                        ;         ;
; db/lpm_abs_kn9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_kn9.tdf                          ;         ;
; db/lpm_abs_4p9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_4p9.tdf                          ;         ;
; db/lpm_divide_epo.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_epo.tdf                       ;         ;
; db/abs_divider_nbg.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_nbg.tdf                      ;         ;
; db/alt_u_div_uve.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_uve.tdf                        ;         ;
; db/lpm_abs_nn9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_nn9.tdf                          ;         ;
; db/lpm_divide_oqo.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_oqo.tdf                       ;         ;
; db/abs_divider_1dg.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_1dg.tdf                      ;         ;
; db/alt_u_div_i2f.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_i2f.tdf                        ;         ;
; db/lpm_abs_1p9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_1p9.tdf                          ;         ;
; db/lpm_divide_sqo.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_sqo.tdf                       ;         ;
; db/abs_divider_5dg.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_5dg.tdf                      ;         ;
; db/alt_u_div_q2f.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_q2f.tdf                        ;         ;
; db/lpm_abs_5p9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_5p9.tdf                          ;         ;
; db/lpm_divide_1oo.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_1oo.tdf                       ;         ;
; db/abs_divider_aag.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_aag.tdf                      ;         ;
; db/alt_u_div_4te.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_4te.tdf                        ;         ;
; db/lpm_divide_75m.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_75m.tdf                       ;         ;
; db/sign_div_unsign_anh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/sign_div_unsign_anh.tdf                  ;         ;
; db/alt_u_div_r2f.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_r2f.tdf                        ;         ;
+---------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 4763        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 9129        ;
;     -- 7 input functions                    ; 15          ;
;     -- 6 input functions                    ; 336         ;
;     -- 5 input functions                    ; 284         ;
;     -- 4 input functions                    ; 2519        ;
;     -- <=3 input functions                  ; 5975        ;
;                                             ;             ;
; Dedicated logic registers                   ; 412         ;
;                                             ;             ;
; I/O pins                                    ; 51          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 6656        ;
;                                             ;             ;
; Total DSP Blocks                            ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; ClockCnt[0] ;
; Maximum fan-out                             ; 444         ;
; Total fan-out                               ; 31761       ;
; Average fan-out                             ; 3.28        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |TopDesign                                ; 9129 (5)            ; 412 (7)                   ; 6656              ; 1          ; 51   ; 0            ; |TopDesign                                                                                                                   ; TopDesign           ; work         ;
;    |ALU:i_ALU|                            ; 280 (166)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |TopDesign|ALU:i_ALU                                                                                                         ; ALU                 ; work         ;
;       |lpm_divide:Div0|                   ; 114 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|ALU:i_ALU|lpm_divide:Div0                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_1oo:auto_generated|  ; 114 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|ALU:i_ALU|lpm_divide:Div0|lpm_divide_1oo:auto_generated                                                           ; lpm_divide_1oo      ; work         ;
;             |abs_divider_aag:divider|     ; 114 (16)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|ALU:i_ALU|lpm_divide:Div0|lpm_divide_1oo:auto_generated|abs_divider_aag:divider                                   ; abs_divider_aag     ; work         ;
;                |alt_u_div_4te:divider|    ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|ALU:i_ALU|lpm_divide:Div0|lpm_divide_1oo:auto_generated|abs_divider_aag:divider|alt_u_div_4te:divider             ; alt_u_div_4te       ; work         ;
;                |lpm_abs_nn9:my_abs_den|   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|ALU:i_ALU|lpm_divide:Div0|lpm_divide_1oo:auto_generated|abs_divider_aag:divider|lpm_abs_nn9:my_abs_den            ; lpm_abs_nn9         ; work         ;
;                |lpm_abs_nn9:my_abs_num|   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|ALU:i_ALU|lpm_divide:Div0|lpm_divide_1oo:auto_generated|abs_divider_aag:divider|lpm_abs_nn9:my_abs_num            ; lpm_abs_nn9         ; work         ;
;    |BinaryToBCD:i_BCD|                    ; 7991 (371)          ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD                                                                                                 ; BinaryToBCD         ; work         ;
;       |lpm_divide:Div0|                   ; 756 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_sqo:auto_generated|  ; 756 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div0|lpm_divide_sqo:auto_generated                                                   ; lpm_divide_sqo      ; work         ;
;             |abs_divider_5dg:divider|     ; 756 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div0|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider                           ; abs_divider_5dg     ; work         ;
;                |alt_u_div_q2f:divider|    ; 724 (724)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div0|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|alt_u_div_q2f:divider     ; alt_u_div_q2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div0|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div1|                   ; 694 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_oqo:auto_generated|  ; 694 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div1|lpm_divide_oqo:auto_generated                                                   ; lpm_divide_oqo      ; work         ;
;             |abs_divider_1dg:divider|     ; 694 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div1|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider                           ; abs_divider_1dg     ; work         ;
;                |alt_u_div_i2f:divider|    ; 662 (662)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div1|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|alt_u_div_i2f:divider     ; alt_u_div_i2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div1|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div2|                   ; 584 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_epo:auto_generated|  ; 584 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div2|lpm_divide_epo:auto_generated                                                   ; lpm_divide_epo      ; work         ;
;             |abs_divider_nbg:divider|     ; 584 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div2|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg     ; work         ;
;                |alt_u_div_uve:divider|    ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div2|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider     ; alt_u_div_uve       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div2|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div3|                   ; 451 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bpo:auto_generated|  ; 451 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div3|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;             |abs_divider_kbg:divider|     ; 451 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div3|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;                |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div3|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Div3|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Mod0|                   ; 1154 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_75m:auto_generated|  ; 1154 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod0|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;             |sign_div_unsign_anh:divider| ; 1154 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_r2f:divider|    ; 1154 (1154)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_r2f:divider ; alt_u_div_r2f       ; work         ;
;       |lpm_divide:Mod1|                   ; 1272 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_75m:auto_generated|  ; 1272 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod1|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;             |sign_div_unsign_anh:divider| ; 1272 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_r2f:divider|    ; 1272 (1272)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_r2f:divider ; alt_u_div_r2f       ; work         ;
;       |lpm_divide:Mod2|                   ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_75m:auto_generated|  ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod2|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;             |sign_div_unsign_anh:divider| ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod2|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_r2f:divider|    ; 1335 (1335)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod2|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_r2f:divider ; alt_u_div_r2f       ; work         ;
;       |lpm_divide:Mod3|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod3|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;             |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod3|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_r2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|BinaryToBCD:i_BCD|lpm_divide:Mod3|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_r2f:divider ; alt_u_div_r2f       ; work         ;
;    |CU:i_CU|                              ; 61 (61)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|CU:i_CU                                                                                                           ; CU                  ; work         ;
;    |Display:i_Display|                    ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|Display:i_Display                                                                                                 ; Display             ; work         ;
;    |IO_ALU:i_IO_ALU|                      ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|IO_ALU:i_IO_ALU                                                                                                   ; IO_ALU              ; work         ;
;    |IO_CU:i_IO_CU|                        ; 14 (14)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|IO_CU:i_IO_CU                                                                                                     ; IO_CU               ; work         ;
;    |IO_ProgramCode:i_IO_ProgramCode|      ; 5 (5)               ; 4 (4)                     ; 1792              ; 0          ; 0    ; 0            ; |TopDesign|IO_ProgramCode:i_IO_ProgramCode                                                                                   ; IO_ProgramCode      ; work         ;
;       |altsyncram:Mux0_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |TopDesign|IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0                                                             ; altsyncram          ; work         ;
;          |altsyncram_v771:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |TopDesign|IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0|altsyncram_v771:auto_generated                              ; altsyncram_v771     ; work         ;
;    |Memory:i_Memory|                      ; 113 (113)           ; 148 (148)                 ; 512               ; 0          ; 0    ; 0            ; |TopDesign|Memory:i_Memory                                                                                                   ; Memory              ; work         ;
;       |altsyncram:RAM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDesign|Memory:i_Memory|altsyncram:RAM_rtl_0                                                                              ; altsyncram          ; work         ;
;          |altsyncram_n7s1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDesign|Memory:i_Memory|altsyncram:RAM_rtl_0|altsyncram_n7s1:auto_generated                                               ; altsyncram_n7s1     ; work         ;
;    |Numpad:i_Numpad|                      ; 593 (593)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDesign|Numpad:i_Numpad                                                                                                   ; Numpad              ; work         ;
;    |ProgramCode:i_ProgramCode|            ; 2 (2)               ; 1 (1)                     ; 4352              ; 0          ; 0    ; 0            ; |TopDesign|ProgramCode:i_ProgramCode                                                                                         ; ProgramCode         ; work         ;
;       |altsyncram:Mux0_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 4352              ; 0          ; 0    ; 0            ; |TopDesign|ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0                                                                   ; altsyncram          ; work         ;
;          |altsyncram_h971:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4352              ; 0          ; 0    ; 0            ; |TopDesign|ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0|altsyncram_h971:auto_generated                                    ; altsyncram_h971     ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                         ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------+
; IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0|altsyncram_v771:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 7            ; --           ; --           ; 1792 ; Lommeregner.TopDesign0.rtl.mif              ;
; Memory:i_Memory|altsyncram:RAM_rtl_0|altsyncram_n7s1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif ;
; ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0|altsyncram_h971:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 17           ; --           ; --           ; 4352 ; Lommeregner.TopDesign1.rtl.mif              ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Independent 9x9               ; 1            ;
; Total number of DSP blocks    ; 1            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 1            ;
+-------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                    ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; IO_ALU:i_IO_ALU|IO_TBR                              ; IO_ALU:i_IO_ALU|IO_TBR                 ; yes                    ;
; IO_ALU:i_IO_ALU|Result[0]                           ; IO_ALU:i_IO_ALU|Result[7]              ; yes                    ;
; IO_ALU:i_IO_ALU|Result[1]                           ; IO_ALU:i_IO_ALU|Result[7]              ; yes                    ;
; IO_ALU:i_IO_ALU|Result[2]                           ; IO_ALU:i_IO_ALU|Result[7]              ; yes                    ;
; IO_ALU:i_IO_ALU|Result[3]                           ; IO_ALU:i_IO_ALU|Result[7]              ; yes                    ;
; IO_ALU:i_IO_ALU|Result[4]                           ; IO_ALU:i_IO_ALU|Result[7]              ; yes                    ;
; IO_ALU:i_IO_ALU|Result[5]                           ; IO_ALU:i_IO_ALU|Result[7]              ; yes                    ;
; IO_ALU:i_IO_ALU|Result[6]                           ; IO_ALU:i_IO_ALU|Result[7]              ; yes                    ;
; IO_ALU:i_IO_ALU|Result[7]                           ; IO_ALU:i_IO_ALU|Result[7]              ; yes                    ;
; ALU:i_ALU|DataBusMemOutput[0]                       ; ALU:i_ALU|DataBusMemOutput[7]          ; yes                    ;
; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[0]              ; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7] ; yes                    ;
; ALU:i_ALU|NSelOut                                   ; CU:i_CU|Mux22                          ; yes                    ;
; IO_ALU:i_IO_ALU|IO_NSelOut                          ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|DataBusMemOutput[1]                       ; ALU:i_ALU|DataBusMemOutput[7]          ; yes                    ;
; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[1]              ; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7] ; yes                    ;
; ALU:i_ALU|DataBusMemOutput[2]                       ; ALU:i_ALU|DataBusMemOutput[7]          ; yes                    ;
; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[2]              ; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7] ; yes                    ;
; ALU:i_ALU|DataBusMemOutput[3]                       ; ALU:i_ALU|DataBusMemOutput[7]          ; yes                    ;
; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[3]              ; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7] ; yes                    ;
; ALU:i_ALU|DataBusMemOutput[4]                       ; ALU:i_ALU|DataBusMemOutput[7]          ; yes                    ;
; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[4]              ; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7] ; yes                    ;
; ALU:i_ALU|DataBusMemOutput[5]                       ; ALU:i_ALU|DataBusMemOutput[7]          ; yes                    ;
; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[5]              ; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7] ; yes                    ;
; ALU:i_ALU|DataBusMemOutput[6]                       ; ALU:i_ALU|DataBusMemOutput[7]          ; yes                    ;
; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[6]              ; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7] ; yes                    ;
; ALU:i_ALU|DataBusMemOutput[7]                       ; ALU:i_ALU|DataBusMemOutput[7]          ; yes                    ;
; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7]              ; IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7] ; yes                    ;
; ALU:i_ALU|multiReg[0]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|multiReg[7]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|multiReg[8]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|multiReg[9]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|multiReg[10]                              ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|multiReg[11]                              ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|multiReg[12]                              ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|multiReg[13]                              ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|multiReg[14]                              ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|multiReg[15]                              ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|divideReg[0]                              ; ALU:i_ALU|divideReg[7]                 ; yes                    ;
; ALU:i_ALU|TooBigResult                              ; ALU:i_ALU|TooBigResult                 ; yes                    ;
; ALU:i_ALU|divideReg[1]                              ; ALU:i_ALU|divideReg[7]                 ; yes                    ;
; ALU:i_ALU|multiReg[1]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|divideReg[2]                              ; ALU:i_ALU|divideReg[7]                 ; yes                    ;
; ALU:i_ALU|multiReg[2]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|divideReg[3]                              ; ALU:i_ALU|divideReg[7]                 ; yes                    ;
; ALU:i_ALU|multiReg[3]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|divideReg[4]                              ; ALU:i_ALU|divideReg[7]                 ; yes                    ;
; ALU:i_ALU|multiReg[4]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|divideReg[5]                              ; ALU:i_ALU|divideReg[7]                 ; yes                    ;
; ALU:i_ALU|multiReg[5]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|divideReg[6]                              ; ALU:i_ALU|divideReg[7]                 ; yes                    ;
; ALU:i_ALU|multiReg[6]                               ; CU:i_CU|Mux22                          ; yes                    ;
; ALU:i_ALU|divideReg[7]                              ; ALU:i_ALU|divideReg[7]                 ; yes                    ;
; ALU:i_ALU|SkipProgram                               ; CU:i_CU|Mux22                          ; yes                    ;
; Number of user-specified and inferred latches = 53  ;                                        ;                        ;
+-----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+----------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                                ;
+----------------------------------------------------------+-------------------------------------------------------------------+
; ProgramCode:i_ProgramCode|DataBusProgram[7..10,22..25]   ; Merged with ProgramCode:i_ProgramCode|DataBusProgram[26]          ;
; ProgramCode:i_ProgramCode|DataBusProgram[18,20]          ; Merged with ProgramCode:i_ProgramCode|DataBusProgram[21]          ;
; ProgramCode:i_ProgramCode|DataBusProgram[13,14]          ; Merged with ProgramCode:i_ProgramCode|DataBusProgram[15]          ;
; ProgramCode:i_ProgramCode|DataBusProgram[11]             ; Merged with ProgramCode:i_ProgramCode|DataBusProgram[12]          ;
; IO_ProgramCode:i_IO_ProgramCode|IO_DataBusProgram[19,20] ; Merged with IO_ProgramCode:i_IO_ProgramCode|IO_DataBusProgram[21] ;
; IO_ProgramCode:i_IO_ProgramCode|IO_DataBusProgram[12,14] ; Merged with IO_ProgramCode:i_IO_ProgramCode|IO_DataBusProgram[15] ;
; IO_ProgramCode:i_IO_ProgramCode|IO_DataBusProgram[1..7]  ; Merged with IO_ProgramCode:i_IO_ProgramCode|IO_DataBusProgram[8]  ;
; BinaryToBCD:i_BCD|CurrentValue[7..13,15..31]             ; Merged with BinaryToBCD:i_BCD|CurrentValue[14]                    ;
; BinaryToBCD:i_BCD|Decimal[5][2]                          ; Merged with BinaryToBCD:i_BCD|Decimal[5][1]                       ;
; BinaryToBCD:i_BCD|Decimal[5][3]                          ; Merged with BinaryToBCD:i_BCD|Decimal[5][1]                       ;
; Numpad:i_Numpad|Row[0]                                   ; Merged with Numpad:i_Numpad|RowCopy[0]                            ;
; BinaryToBCD:i_BCD|FirstDigit[3..9,11..31]                ; Merged with BinaryToBCD:i_BCD|FirstDigit[10]                      ;
; IO_CU:i_IO_CU|IO_ConBusALU[4]                            ; Merged with IO_CU:i_IO_CU|IO_ConBusALU[3]                         ;
; IO_CU:i_IO_CU|IO_AddrBusReg[3,4]                         ; Merged with IO_CU:i_IO_CU|IO_AddrBusReg[1]                        ;
; IO_CU:i_IO_CU|IO_IR[14,15]                               ; Merged with IO_CU:i_IO_CU|IO_IR[12]                               ;
; IO_CU:i_IO_CU|IO_AddrBusMemOutput[3,4]                   ; Merged with IO_CU:i_IO_CU|IO_AddrBusMemOutput[2]                  ;
; CU:i_CU|AddrBusMemOutput[3,4]                            ; Merged with CU:i_CU|AddrBusMemOutput[1]                           ;
; CU:i_CU|AddrBusMemInput[7..9]                            ; Merged with CU:i_CU|AddrBusMemInput[6]                            ;
; CU:i_CU|AddrBusMemOutput[5..9]                           ; Merged with CU:i_CU|AddrBusMemInput[6]                            ;
; CU:i_CU|IR[20,21]                                        ; Merged with CU:i_CU|IR[18]                                        ;
; CU:i_CU|AddrBusReg[3,4]                                  ; Merged with CU:i_CU|AddrBusReg[2]                                 ;
; CU:i_CU|AddrBusReg[1]                                    ; Merged with CU:i_CU|AddrBusReg[0]                                 ;
; CU:i_CU|IR[7..9,22..26]                                  ; Merged with CU:i_CU|IR[10]                                        ;
; CU:i_CU|IR[14,15]                                        ; Merged with CU:i_CU|IR[13]                                        ;
; CU:i_CU|IR[12]                                           ; Merged with CU:i_CU|IR[11]                                        ;
; IO_CU:i_IO_CU|IO_IR[2..8]                                ; Merged with IO_CU:i_IO_CU|IO_IR[1]                                ;
; Numpad:i_Numpad|Row[1]                                   ; Merged with Numpad:i_Numpad|RowCopy[1]                            ;
; Numpad:i_Numpad|Row[2]                                   ; Merged with Numpad:i_Numpad|RowCopy[2]                            ;
; Numpad:i_Numpad|Row[3]                                   ; Merged with Numpad:i_Numpad|RowCopy[3]                            ;
; IO_CU:i_IO_CU|IO_IR[20,21]                               ; Merged with IO_CU:i_IO_CU|IO_IR[19]                               ;
; ProgramCode:i_ProgramCode|DataBusProgram[26]             ; Stuck at GND due to stuck port data_in                            ;
; IO_ProgramCode:i_IO_ProgramCode|IO_DataBusProgram[8]     ; Stuck at GND due to stuck port data_in                            ;
; ClockCnt[1..22]                                          ; Lost fanout                                                       ;
; Memory:i_Memory|REG[6][2]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[19][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[23][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[17][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[15][6]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[21][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[21][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[10][4]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[25][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[13][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[11][1]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[11][2]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[16][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[12][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[20][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[11][4]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[22][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[18][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[24][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[12][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[12][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[16][4]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[10][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[13][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[14][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[16][2]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[16][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[7][4]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[15][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[10][6]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[16][1]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[22][6]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[11][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[8][4]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[8][3]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[19][2]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[21][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[19][6]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[20][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[7][6]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[23][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[6][4]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[11][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[9][4]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[25][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[16][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[13][1]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[7][3]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[13][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[18][1]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[14][1]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[17][4]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[24][4]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[14][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[14][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[15][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[17][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[21][2]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[17][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[7][0]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[20][2]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[20][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[19][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[21][6]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[21][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[24][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[21][4]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[25][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[9][0]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[10][2]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[18][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[17][1]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[10][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[8][6]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[8][0]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[9][7]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[18][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[21][1]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[17][6]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[20][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[9][5]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[23][4]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[12][2]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[6][7]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[22][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[23][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[16][6]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[6][5]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[10][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[22][2]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[9][3]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[6][3]                                ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[22][4]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[25][1]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[16][3]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[25][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[12][5]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[12][6]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[19][1]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[13][0]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[17][0]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[13][2]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[19][0]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[13][4]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[7][5]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[13][6]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[24][7]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[14][0]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[18][2]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[14][2]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[12][1]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[14][4]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[9][6]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[14][6]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[11][7]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[24][6]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[15][0]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[15][1]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[15][4]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[10][1]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[8][5]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[18][6]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[19][4]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[19][5]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[8][2]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[7][7]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[18][4]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[20][1]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[20][4]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[7][1]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[23][5]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[20][6]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[8][1]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[7][2]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[25][6]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[23][2]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[22][0]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[22][1]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[6][1]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[23][6]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[15][2]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[9][1]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[24][2]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[25][2]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[22][5]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[12][4]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[25][4]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[11][6]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[23][1]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[18][7]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[8][7]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[17][2]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[9][2]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[24][5]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[6][6]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[24][1]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[6][0]                                ; Merged with Memory:i_Memory|REG[10][7]                            ;
; Memory:i_Memory|REG[15][3]                               ; Merged with Memory:i_Memory|REG[10][7]                            ;
; IO_CU:i_IO_CU|IO_IR[1]                                   ; Merged with CU:i_CU|IR[10]                                        ;
; Memory:i_Memory|REG[10][7]                               ; Merged with Memory:i_Memory|REG[11][5]                            ;
; Memory:i_Memory|REG[11][5]                               ; Stuck at GND due to stuck port data_in                            ;
; CU:i_CU|IR[10]                                           ; Stuck at GND due to stuck port data_in                            ;
; CU:i_CU|interrupt1                                       ; Stuck at GND due to stuck port data_in                            ;
; CU:i_CU|AddrBusMemInput[6]                               ; Stuck at GND due to stuck port data_in                            ;
; Memory:i_Memory|RAM_rtl_0_bypass[11,13..20]              ; Stuck at GND due to stuck port data_in                            ;
; BinaryToBCD:i_BCD|Decimal[5][1]                          ; Stuck at VCC due to stuck port data_in                            ;
; IO_CU:i_IO_CU|IO_ConBusALU[2]                            ; Stuck at GND due to stuck port data_in                            ;
; BinaryToBCD:i_BCD|FirstDigit[10]                         ; Stuck at GND due to stuck port data_in                            ;
; Numpad:i_Numpad|Counter[12..29]                          ; Lost fanout                                                       ;
; Total Number of Removed Registers = 342                  ;                                                                   ;
+----------------------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+----------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+----------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; ProgramCode:i_ProgramCode|DataBusProgram[26] ; Stuck at GND              ; CU:i_CU|IR[10], CU:i_CU|AddrBusMemInput[6], Memory:i_Memory|RAM_rtl_0_bypass[11], ;
;                                              ; due to stuck port data_in ; Memory:i_Memory|RAM_rtl_0_bypass[13], Memory:i_Memory|RAM_rtl_0_bypass[14],       ;
;                                              ;                           ; Memory:i_Memory|RAM_rtl_0_bypass[15], Memory:i_Memory|RAM_rtl_0_bypass[16],       ;
;                                              ;                           ; Memory:i_Memory|RAM_rtl_0_bypass[17], Memory:i_Memory|RAM_rtl_0_bypass[18],       ;
;                                              ;                           ; Memory:i_Memory|RAM_rtl_0_bypass[19], Memory:i_Memory|RAM_rtl_0_bypass[20]        ;
; IO_CU:i_IO_CU|IO_ConBusALU[2]                ; Stuck at GND              ; BinaryToBCD:i_BCD|FirstDigit[10]                                                  ;
;                                              ; due to stuck port data_in ;                                                                                   ;
+----------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 412   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 336   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; BinaryToBCD:i_BCD|Decimal[1][0]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[1][1]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[1][2]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[1][3]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[2][0]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[2][1]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[2][2]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[2][3]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[3][0]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[3][1]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[3][2]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[3][3]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[4][0]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[4][1]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[4][2]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[4][3]         ; 1       ;
; BinaryToBCD:i_BCD|Decimal[5][0]         ; 2       ;
; Numpad:i_Numpad|ButtonEnable            ; 38      ;
; Memory:i_Memory|RAM_rtl_0_bypass[22]    ; 1       ;
; Memory:i_Memory|RAM_rtl_0_bypass[30]    ; 1       ;
; Memory:i_Memory|RAM_rtl_0_bypass[32]    ; 1       ;
; Memory:i_Memory|RAM_rtl_0_bypass[34]    ; 1       ;
; Memory:i_Memory|RAM_rtl_0_bypass[36]    ; 1       ;
; Memory:i_Memory|RAM_rtl_0_bypass[24]    ; 1       ;
; Memory:i_Memory|RAM_rtl_0_bypass[26]    ; 1       ;
; Memory:i_Memory|RAM_rtl_0_bypass[28]    ; 1       ;
; Total number of inverted registers = 26 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                       ;
+--------------------------------------+---------------------------+
; Register Name                        ; RAM Name                  ;
+--------------------------------------+---------------------------+
; Memory:i_Memory|RAM_rtl_0_bypass[0]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[1]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[2]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[3]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[4]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[5]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[6]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[7]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[8]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[9]  ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[10] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[11] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[12] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[13] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[14] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[15] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[16] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[17] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[18] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[19] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[20] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[21] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[22] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[23] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[24] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[25] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[26] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[27] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[28] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[29] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[30] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[31] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[32] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[33] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[34] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[35] ; Memory:i_Memory|RAM_rtl_0 ;
; Memory:i_Memory|RAM_rtl_0_bypass[36] ; Memory:i_Memory|RAM_rtl_0 ;
+--------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                ;
+-------------------------------------------------------------------------+--------------------------------------------+------+
; Register Name                                                           ; Megafunction                               ; Type ;
+-------------------------------------------------------------------------+--------------------------------------------+------+
; IO_ProgramCode:i_IO_ProgramCode|IO_DataBusProgram[15,17,21,27,28,30,31] ; IO_ProgramCode:i_IO_ProgramCode|Mux0_rtl_0 ; ROM  ;
; ProgramCode:i_ProgramCode|DataBusProgram[0..5,12,15..17,19,21,27..31]   ; ProgramCode:i_ProgramCode|Mux0_rtl_0       ; ROM  ;
+-------------------------------------------------------------------------+--------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopDesign|Memory:i_Memory|DataBusReg[5]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDesign|Memory:i_Memory|REG[0][5]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDesign|Memory:i_Memory|REG[1][3]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDesign|Memory:i_Memory|REG[30][7]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDesign|Memory:i_Memory|REG[31][3]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopDesign|Numpad:i_Numpad|RowCopy[3]       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TopDesign|Memory:i_Memory|IO_DataBusReg[0] ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |TopDesign|IO_CU:i_IO_CU|IO_PC[1]           ;
; 15:1               ; 4 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDesign|Numpad:i_Numpad|ButtonLastRow[3] ;
; 33:1               ; 5 bits    ; 110 LEs       ; 65 LEs               ; 45 LEs                 ; Yes        ; |TopDesign|CU:i_CU|ConBusALU[4]             ;
; 33:1               ; 4 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |TopDesign|IO_CU:i_IO_CU|IO_ConBusALU[2]    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |TopDesign|Numpad:i_Numpad|AJ[0]            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TopDesign|BinaryToBCD:i_BCD|Decimal[0][3]  ;
; 40:1               ; 7 bits    ; 182 LEs       ; 14 LEs               ; 168 LEs                ; Yes        ; |TopDesign|CU:i_CU|PC[7]                    ;
; 15:1               ; 31 bits   ; 310 LEs       ; 124 LEs              ; 186 LEs                ; Yes        ; |TopDesign|BinaryToBCD:i_BCD|Scratchpad[9]  ;
; 60:1               ; 29 bits   ; 1160 LEs      ; 261 LEs              ; 899 LEs                ; Yes        ; |TopDesign|Numpad:i_Numpad|InputValue[7]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopDesign|BinaryToBCD:i_BCD|Decimal[5][0]  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TopDesign|BinaryToBCD:i_BCD|Decimal[1][1]  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TopDesign|BinaryToBCD:i_BCD|Decimal[2][3]  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TopDesign|BinaryToBCD:i_BCD|Decimal[3][2]  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TopDesign|BinaryToBCD:i_BCD|Decimal[4][0]  ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |TopDesign|IO_ALU:i_IO_ALU|Mux9             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDesign|IO_ALU:i_IO_ALU|Mux18            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TopDesign|IO_ALU:i_IO_ALU|Mux15            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |TopDesign|ALU:i_ALU|Mux19                  ;
; 32:1               ; 8 bits    ; 168 LEs       ; 80 LEs               ; 88 LEs                 ; No         ; |TopDesign|ALU:i_ALU|Mux22                  ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |TopDesign|ALU:i_ALU|Mux10                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TopDesign|ALU:i_ALU|Mux36                  ;
; 14:1               ; 5 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |TopDesign|ALU:i_ALU|Mux30                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Memory:i_Memory|altsyncram:RAM_rtl_0|altsyncram_n7s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0|altsyncram_v771:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0|altsyncram_h971:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:i_Memory|altsyncram:RAM_rtl_0             ;
+------------------------------------+---------------------------------------------+----------------+
; Parameter Name                     ; Value                                       ; Type           ;
+------------------------------------+---------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped        ;
; WIDTH_A                            ; 8                                           ; Untyped        ;
; WIDTHAD_A                          ; 10                                          ; Untyped        ;
; NUMWORDS_A                         ; 1024                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WIDTH_B                            ; 8                                           ; Untyped        ;
; WIDTHAD_B                          ; 10                                          ; Untyped        ;
; NUMWORDS_B                         ; 1024                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; INIT_FILE                          ; db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_n7s1                             ; Untyped        ;
+------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0 ;
+------------------------------------+--------------------------------+----------------------------------+
; Parameter Name                     ; Value                          ; Type                             ;
+------------------------------------+--------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                          ;
; OPERATION_MODE                     ; ROM                            ; Untyped                          ;
; WIDTH_A                            ; 7                              ; Untyped                          ;
; WIDTHAD_A                          ; 8                              ; Untyped                          ;
; NUMWORDS_A                         ; 256                            ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                          ;
; WIDTH_B                            ; 1                              ; Untyped                          ;
; WIDTHAD_B                          ; 1                              ; Untyped                          ;
; NUMWORDS_B                         ; 1                              ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                          ;
; BYTE_SIZE                          ; 8                              ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                          ;
; INIT_FILE                          ; Lommeregner.TopDesign0.rtl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_v771                ; Untyped                          ;
+------------------------------------+--------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0 ;
+------------------------------------+--------------------------------+----------------------------+
; Parameter Name                     ; Value                          ; Type                       ;
+------------------------------------+--------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                    ;
; OPERATION_MODE                     ; ROM                            ; Untyped                    ;
; WIDTH_A                            ; 17                             ; Untyped                    ;
; WIDTHAD_A                          ; 8                              ; Untyped                    ;
; NUMWORDS_A                         ; 256                            ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                    ;
; WIDTH_B                            ; 1                              ; Untyped                    ;
; WIDTHAD_B                          ; 1                              ; Untyped                    ;
; NUMWORDS_B                         ; 1                              ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                    ;
; BYTE_SIZE                          ; 8                              ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                    ;
; INIT_FILE                          ; Lommeregner.TopDesign1.rtl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_h971                ; Untyped                    ;
+------------------------------------+--------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 8              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 11             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_oqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 15             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_sqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:i_ALU|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 8              ; Untyped                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_1oo ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BinaryToBCD:i_BCD|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 3                                                     ;
; Entity Instance                           ; Memory:i_Memory|altsyncram:RAM_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ;
; Entity Instance                           ; IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 7                                                     ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 17                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 412                         ;
;     ENA               ; 264                         ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 40                          ;
;     plain             ; 76                          ;
; arriav_lcell_comb     ; 9135                        ;
;     arith             ; 4119                        ;
;         0 data inputs ; 398                         ;
;         1 data inputs ; 538                         ;
;         2 data inputs ; 390                         ;
;         3 data inputs ; 1440                        ;
;         4 data inputs ; 1328                        ;
;         5 data inputs ; 25                          ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 4894                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 2597                        ;
;         3 data inputs ; 503                         ;
;         4 data inputs ; 1188                        ;
;         5 data inputs ; 259                         ;
;         6 data inputs ; 336                         ;
;     shared            ; 107                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 70                          ;
;         2 data inputs ; 17                          ;
;         4 data inputs ; 3                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 51                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 93.50                       ;
; Average LUT depth     ; 61.97                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 10 23:26:00 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lommeregner -c Lommeregner
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file topdesign.vhd
    Info (12022): Found design unit 1: TopDesign-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 17
    Info (12023): Found entity 1: TopDesign File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file programcode.vhd
    Info (12022): Found design unit 1: Programcode-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd Line: 14
    Info (12023): Found entity 1: ProgramCode File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file numpad.vhd
    Info (12022): Found design unit 1: Numpad-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd Line: 26
    Info (12023): Found entity 1: Numpad File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 29
    Info (12023): Found entity 1: Memory File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io_programcode.vhd
    Info (12022): Found design unit 1: IO_Programcode-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd Line: 13
    Info (12023): Found entity 1: IO_ProgramCode File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io_cu.vhd
    Info (12022): Found design unit 1: IO_CU-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 17
    Info (12023): Found entity 1: IO_CU File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io_alu.vhd
    Info (12022): Found design unit 1: IO_ALU-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 24
    Info (12023): Found entity 1: IO_ALU File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: Display-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd Line: 15
    Info (12023): Found entity 1: Display File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cu.vhd
    Info (12022): Found design unit 1: CU-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 21
    Info (12023): Found entity 1: CU File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binarytobcd.vhd
    Info (12022): Found design unit 1: BinaryToBCD-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 14
    Info (12023): Found entity 1: BinaryToBCD File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-rtl File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 20
    Info (12023): Found entity 1: ALU File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 6
Info (12127): Elaborating entity "TopDesign" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at TopDesign.vhd(355): signal "ClockCnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 355
Warning (10492): VHDL Process Statement warning at TopDesign.vhd(357): signal "ClockCnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 357
Warning (10492): VHDL Process Statement warning at TopDesign.vhd(362): signal "ClockCnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 362
Info (12128): Elaborating entity "BinaryToBCD" for hierarchy "BinaryToBCD:i_BCD" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 226
Warning (10492): VHDL Process Statement warning at BinaryToBCD.vhd(133): signal "CurrentValue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 133
Warning (10492): VHDL Process Statement warning at BinaryToBCD.vhd(133): signal "Waiting" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 133
Warning (10492): VHDL Process Statement warning at BinaryToBCD.vhd(148): signal "CurrentValue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 148
Warning (10492): VHDL Process Statement warning at BinaryToBCD.vhd(158): signal "ActionJackson" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 158
Warning (10492): VHDL Process Statement warning at BinaryToBCD.vhd(162): signal "Decimal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 162
Info (12128): Elaborating entity "Display" for hierarchy "Display:i_Display" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 234
Warning (10492): VHDL Process Statement warning at Display.vhd(42): signal "Digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd Line: 42
Warning (10492): VHDL Process Statement warning at Display.vhd(64): signal "DisplayRAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd Line: 64
Info (12128): Elaborating entity "Numpad" for hierarchy "Numpad:i_Numpad" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 241
Warning (10492): VHDL Process Statement warning at Numpad.vhd(330): signal "AJ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd Line: 330
Info (12128): Elaborating entity "IO_ALU" for hierarchy "IO_ALU:i_IO_ALU" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 254
Warning (10492): VHDL Process Statement warning at IO_ALU.vhd(30): signal "ClockCycle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 30
Warning (10492): VHDL Process Statement warning at IO_ALU.vhd(32): signal "IO_ConBusALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 32
Warning (10492): VHDL Process Statement warning at IO_ALU.vhd(39): signal "InputValueOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 39
Warning (10492): VHDL Process Statement warning at IO_ALU.vhd(42): signal "InputValueTwo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 42
Warning (10492): VHDL Process Statement warning at IO_ALU.vhd(45): signal "IO_DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 45
Warning (10492): VHDL Process Statement warning at IO_ALU.vhd(48): signal "ActionJackson" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 48
Warning (10492): VHDL Process Statement warning at IO_ALU.vhd(51): signal "IO_DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 51
Warning (10631): VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable "IO_NSelOut", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Warning (10631): VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable "IO_DataBusMemOutput", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Warning (10631): VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable "Result", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Warning (10631): VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable "IO_TBR", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_TBR" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "Result[0]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "Result[1]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "Result[2]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "Result[3]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "Result[4]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "Result[5]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "Result[6]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "Result[7]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_DataBusMemOutput[0]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_DataBusMemOutput[1]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_DataBusMemOutput[2]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_DataBusMemOutput[3]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_DataBusMemOutput[4]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_DataBusMemOutput[5]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_DataBusMemOutput[6]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_DataBusMemOutput[7]" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (10041): Inferred latch for "IO_NSelOut" at IO_ALU.vhd(28) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
Info (12128): Elaborating entity "IO_CU" for hierarchy "IO_CU:i_IO_CU" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 269
Info (12128): Elaborating entity "IO_ProgramCode" for hierarchy "IO_ProgramCode:i_IO_ProgramCode" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 281
Warning (10492): VHDL Process Statement warning at IO_ProgramCode.vhd(35): signal "ClockCycle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd Line: 35
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:i_ALU" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 291
Warning (10492): VHDL Process Statement warning at ALU.vhd(46): signal "ClockCycle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 46
Warning (10492): VHDL Process Statement warning at ALU.vhd(50): signal "ConBusALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 50
Warning (10492): VHDL Process Statement warning at ALU.vhd(56): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 56
Warning (10492): VHDL Process Statement warning at ALU.vhd(59): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 59
Warning (10492): VHDL Process Statement warning at ALU.vhd(62): signal "AddrBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 62
Warning (10492): VHDL Process Statement warning at ALU.vhd(66): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 66
Warning (10492): VHDL Process Statement warning at ALU.vhd(66): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 66
Warning (10492): VHDL Process Statement warning at ALU.vhd(74): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 74
Warning (10492): VHDL Process Statement warning at ALU.vhd(74): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 74
Warning (10492): VHDL Process Statement warning at ALU.vhd(82): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 82
Warning (10492): VHDL Process Statement warning at ALU.vhd(82): signal "AddrBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 82
Warning (10492): VHDL Process Statement warning at ALU.vhd(88): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 88
Warning (10492): VHDL Process Statement warning at ALU.vhd(88): signal "AddrBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 88
Warning (10492): VHDL Process Statement warning at ALU.vhd(94): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 94
Warning (10492): VHDL Process Statement warning at ALU.vhd(94): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 94
Warning (10492): VHDL Process Statement warning at ALU.vhd(96): signal "multiReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 96
Warning (10492): VHDL Process Statement warning at ALU.vhd(99): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 99
Warning (10492): VHDL Process Statement warning at ALU.vhd(99): signal "AddrBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 99
Warning (10492): VHDL Process Statement warning at ALU.vhd(101): signal "multiReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 101
Warning (10492): VHDL Process Statement warning at ALU.vhd(104): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 104
Warning (10492): VHDL Process Statement warning at ALU.vhd(104): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 104
Warning (10492): VHDL Process Statement warning at ALU.vhd(106): signal "multiReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 106
Warning (10492): VHDL Process Statement warning at ALU.vhd(109): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 109
Warning (10492): VHDL Process Statement warning at ALU.vhd(109): signal "AddrBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 109
Warning (10492): VHDL Process Statement warning at ALU.vhd(111): signal "multiReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 111
Warning (10492): VHDL Process Statement warning at ALU.vhd(114): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 114
Warning (10492): VHDL Process Statement warning at ALU.vhd(114): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 114
Warning (10492): VHDL Process Statement warning at ALU.vhd(116): signal "multiReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 116
Warning (10492): VHDL Process Statement warning at ALU.vhd(119): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 119
Warning (10492): VHDL Process Statement warning at ALU.vhd(123): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 123
Warning (10492): VHDL Process Statement warning at ALU.vhd(123): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 123
Warning (10492): VHDL Process Statement warning at ALU.vhd(124): signal "divideReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 124
Warning (10492): VHDL Process Statement warning at ALU.vhd(127): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 127
Warning (10492): VHDL Process Statement warning at ALU.vhd(127): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 127
Warning (10492): VHDL Process Statement warning at ALU.vhd(130): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 130
Warning (10492): VHDL Process Statement warning at ALU.vhd(130): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 130
Warning (10492): VHDL Process Statement warning at ALU.vhd(133): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 133
Warning (10492): VHDL Process Statement warning at ALU.vhd(136): signal "DataBusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 136
Warning (10492): VHDL Process Statement warning at ALU.vhd(136): signal "DataBusMemInput" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 136
Warning (10492): VHDL Process Statement warning at ALU.vhd(139): signal "TooBigResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 139
Warning (10631): VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable "NSelOut", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Warning (10631): VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable "SkipProgram", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Warning (10631): VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable "multiReg", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Warning (10631): VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable "DataBusMemOutput", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Warning (10631): VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable "TooBigResult", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Warning (10631): VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable "divideReg", which holds its previous value in one or more paths through the process File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "divideReg[0]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "divideReg[1]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "divideReg[2]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "divideReg[3]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "divideReg[4]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "divideReg[5]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "divideReg[6]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "divideReg[7]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "TooBigResult" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "DataBusMemOutput[0]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "DataBusMemOutput[1]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "DataBusMemOutput[2]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "DataBusMemOutput[3]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "DataBusMemOutput[4]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "DataBusMemOutput[5]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "DataBusMemOutput[6]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "DataBusMemOutput[7]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[0]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[1]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[2]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[3]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[4]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[5]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[6]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[7]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[8]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[9]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[10]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[11]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[12]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[13]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[14]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "multiReg[15]" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "SkipProgram" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (10041): Inferred latch for "NSelOut" at ALU.vhd(44) File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
Info (12128): Elaborating entity "CU" for hierarchy "CU:i_CU" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 304
Warning (10541): VHDL Signal Declaration warning at CU.vhd(27): used implicit default value for signal "interruptPin1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 27
Warning (10492): VHDL Process Statement warning at CU.vhd(138): signal "ClockCycle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 138
Info (12128): Elaborating entity "ProgramCode" for hierarchy "ProgramCode:i_ProgramCode" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 320
Warning (10492): VHDL Process Statement warning at ProgramCode.vhd(68): signal "ClockCycle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd Line: 68
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:i_Memory" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 328
Warning (276020): Inferred RAM node "Memory:i_Memory|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:i_Memory|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "IO_ProgramCode:i_IO_ProgramCode|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Lommeregner.TopDesign0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ProgramCode:i_ProgramCode|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Lommeregner.TopDesign1.rtl.mif
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCD:i_BCD|Div3" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 100
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCD:i_BCD|Div2" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 87
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCD:i_BCD|Div1" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 74
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCD:i_BCD|Div0" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:i_ALU|Div0" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 123
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCD:i_BCD|Mod0" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 63
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCD:i_BCD|Mod1" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 76
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCD:i_BCD|Mod2" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BinaryToBCD:i_BCD|Mod3" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 102
Info (12130): Elaborated megafunction instantiation "Memory:i_Memory|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "Memory:i_Memory|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n7s1.tdf
    Info (12023): Found entity 1: altsyncram_n7s1 File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_n7s1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "IO_ProgramCode:i_IO_ProgramCode|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Lommeregner.TopDesign0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v771.tdf
    Info (12023): Found entity 1: altsyncram_v771 File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_v771.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ProgramCode:i_ProgramCode|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Lommeregner.TopDesign1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h971.tdf
    Info (12023): Found entity 1: altsyncram_h971 File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_h971.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "BinaryToBCD:i_BCD|lpm_divide:Div3" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 100
Info (12133): Instantiated megafunction "BinaryToBCD:i_BCD|lpm_divide:Div3" with the following parameter: File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 100
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf
    Info (12023): Found entity 1: lpm_divide_bpo File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_bpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_ove.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9 File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_kn9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BinaryToBCD:i_BCD|lpm_divide:Div2" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 87
Info (12133): Instantiated megafunction "BinaryToBCD:i_BCD|lpm_divide:Div2" with the following parameter: File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 87
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf
    Info (12023): Found entity 1: lpm_divide_epo File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_epo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_nbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_uve.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_nn9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BinaryToBCD:i_BCD|lpm_divide:Div1" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 74
Info (12133): Instantiated megafunction "BinaryToBCD:i_BCD|lpm_divide:Div1" with the following parameter: File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 74
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf
    Info (12023): Found entity 1: lpm_divide_oqo File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_oqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info (12023): Found entity 1: abs_divider_1dg File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_1dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_i2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf
    Info (12023): Found entity 1: lpm_abs_1p9 File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_1p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BinaryToBCD:i_BCD|lpm_divide:Div0" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 61
Info (12133): Instantiated megafunction "BinaryToBCD:i_BCD|lpm_divide:Div0" with the following parameter: File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf
    Info (12023): Found entity 1: lpm_divide_sqo File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_sqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf
    Info (12023): Found entity 1: abs_divider_5dg File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_5dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_q2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf
    Info (12023): Found entity 1: lpm_abs_5p9 File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_5p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ALU:i_ALU|lpm_divide:Div0" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 123
Info (12133): Instantiated megafunction "ALU:i_ALU|lpm_divide:Div0" with the following parameter: File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 123
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1oo.tdf
    Info (12023): Found entity 1: lpm_divide_1oo File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_1oo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf
    Info (12023): Found entity 1: abs_divider_aag File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_aag.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_4te.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BinaryToBCD:i_BCD|lpm_divide:Mod0" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 63
Info (12133): Instantiated megafunction "BinaryToBCD:i_BCD|lpm_divide:Mod0" with the following parameter: File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 63
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf
    Info (12023): Found entity 1: lpm_divide_75m File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_75m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf
    Info (12023): Found entity 1: alt_u_div_r2f File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_r2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BinaryToBCD:i_BCD|lpm_divide:Mod1" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 76
Info (12133): Instantiated megafunction "BinaryToBCD:i_BCD|lpm_divide:Mod1" with the following parameter: File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 76
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "BinaryToBCD:i_BCD|lpm_divide:Mod2" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 89
Info (12133): Instantiated megafunction "BinaryToBCD:i_BCD|lpm_divide:Mod2" with the following parameter: File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "BinaryToBCD:i_BCD|lpm_divide:Mod3" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 102
Info (12133): Instantiated megafunction "BinaryToBCD:i_BCD|lpm_divide:Mod3" with the following parameter: File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd Line: 102
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13012): Latch ALU:i_ALU|DataBusMemOutput[0] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:i_CU|ConBusALU[3] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 34
Warning (13012): Latch IO_ALU:i_IO_ALU|IO_DataBusMemOutput[0] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU|IO_ConBusALU[1] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 28
Warning (13012): Latch ALU:i_ALU|DataBusMemOutput[1] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:i_CU|ConBusALU[4] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 34
Warning (13012): Latch IO_ALU:i_IO_ALU|IO_DataBusMemOutput[1] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU|IO_ConBusALU[1] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 28
Warning (13012): Latch ALU:i_ALU|DataBusMemOutput[2] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:i_CU|ConBusALU[4] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 34
Warning (13012): Latch IO_ALU:i_IO_ALU|IO_DataBusMemOutput[2] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU|IO_ConBusALU[1] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 28
Warning (13012): Latch ALU:i_ALU|DataBusMemOutput[3] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:i_CU|ConBusALU[4] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 34
Warning (13012): Latch IO_ALU:i_IO_ALU|IO_DataBusMemOutput[3] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU|IO_ConBusALU[1] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 28
Warning (13012): Latch ALU:i_ALU|DataBusMemOutput[4] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:i_CU|ConBusALU[4] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 34
Warning (13012): Latch IO_ALU:i_IO_ALU|IO_DataBusMemOutput[4] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU|IO_ConBusALU[1] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 28
Warning (13012): Latch ALU:i_ALU|DataBusMemOutput[5] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:i_CU|ConBusALU[4] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 34
Warning (13012): Latch IO_ALU:i_IO_ALU|IO_DataBusMemOutput[5] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU|IO_ConBusALU[1] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 28
Warning (13012): Latch ALU:i_ALU|DataBusMemOutput[6] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:i_CU|ConBusALU[4] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 34
Warning (13012): Latch IO_ALU:i_IO_ALU|IO_DataBusMemOutput[6] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU|IO_ConBusALU[1] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 28
Warning (13012): Latch ALU:i_ALU|DataBusMemOutput[7] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:i_CU|ConBusALU[4] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 34
Warning (13012): Latch IO_ALU:i_IO_ALU|IO_DataBusMemOutput[7] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU|IO_ConBusALU[1] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd Line: 28
Warning (13012): Latch ALU:i_ALU|divideReg[0] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:i_Memory|DataBusMemInput[7] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 39
Warning (13012): Latch ALU:i_ALU|TooBigResult has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:i_CU|ConBusALU[0] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd Line: 34
Warning (13012): Latch ALU:i_ALU|divideReg[1] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:i_Memory|DataBusMemInput[7] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 39
Warning (13012): Latch ALU:i_ALU|divideReg[2] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:i_Memory|DataBusMemInput[7] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 39
Warning (13012): Latch ALU:i_ALU|divideReg[3] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:i_Memory|DataBusMemInput[7] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 39
Warning (13012): Latch ALU:i_ALU|divideReg[4] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:i_Memory|DataBusMemInput[7] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 39
Warning (13012): Latch ALU:i_ALU|divideReg[5] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:i_Memory|DataBusMemInput[7] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 39
Warning (13012): Latch ALU:i_ALU|divideReg[6] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:i_Memory|DataBusMemInput[7] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 39
Warning (13012): Latch ALU:i_ALU|divideReg[7] has unsafe behavior File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:i_Memory|DataBusMemInput[7] File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd Line: 39
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DisplayOutput[36]" is stuck at VCC File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 10
    Warning (13410): Pin "DisplayOutput[37]" is stuck at VCC File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 10
    Warning (13410): Pin "DisplayOutput[38]" is stuck at VCC File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 10
    Warning (13410): Pin "DisplayOutput[39]" is stuck at VCC File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 10
    Warning (13410): Pin "DisplayOutput[40]" is stuck at VCC File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 10
    Warning (13410): Pin "DisplayOutput[41]" is stuck at VCC File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "Memory:i_Memory|altsyncram:RAM_rtl_0|altsyncram_n7s1:auto_generated|ALTSYNCRAM" File: C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_n7s1.tdf Line: 37
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9452 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 9368 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 5003 megabytes
    Info: Processing ended: Sun May 10 23:26:30 2020
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:45


