{
  "DESIGN_NAME": "microwatt_wrapper_usb",

  "VERILOG_DEFINES": [
    "USE_POWER_PINS" ,
    "PNR_INSERT_BUFFERS"
  ],

  "YOSYS_DEFINES": ["USE_POWER_PINS","PNR_INSERT_BUFFERS"],

  "PDK" : "sky130A",
  "BASE_SDC_FILE": "dir::base.sdc",
  "VERILOG_FILES": [
    "dir::rtl/microwatt_q21.v",
    "dir::rtl/microwatt_wrapper_usb.v",
    "dir::rtl/tap_top.v",
    "dir::rtl/raminfr.v",
    "dir::rtl/uart_defines.v",
    "dir::rtl/uart_receiver.v",
    "dir::rtl/uart_regs.v",
    "dir::rtl/uart_rfifo.v",
    "dir::rtl/uart_sync_flops.v",
    "dir::rtl/uart_tfifo.v",
    "dir::rtl/uart_top.v",
    "dir::rtl/uart_transmitter.v",
    "dir::rtl/uart_wb.v",
     "dir::rtl/usbh_crc16.v" ,
     "dir::rtl/usbh_crc5.v" ,
     "dir::rtl/usbh_fifo.v" ,
     "dir::rtl/usbh_host.v" ,
     "dir::rtl/usbh_sie.v" ,
     "dir::rtl/usbh_wb.v"  ,
     "dir::rtl/jtag_master_controller.v"  ,
     "dir::rtl/two_flop_sync.v"  ,
     "dir::rtl/ulpi_wrapper.v"


  ],

  "VERILOG_FILES_BLACKBOX": [
     "dir::rtl/RAM512.v",
     "dir::rtl/RAM32_1RW1R.v",
     "dir::rtl/Microwatt_FP_DFFRFile.v",
     "dir::rtl/multiply_add_64x64.v"
  ],

  "EXTRA_LEFS": [
    "dir::lef/Microwatt_FP_DFFRFile.lef",
    "dir::lef/RAM32_1RW1R.lef",
    "dir::lef/multiply_add_64x64.lef",
    "dir::lef/RAM512.lef"
      ],

  "EXTRA_GDS_FILES": [
    "dir::gds/Microwatt_FP_DFFRFile.gds",
    "dir::gds/multiply_add_64x64.gds",
    "dir::gds/RAM32_1RW1R.gds",
    "dir::gds/RAM512.gds"

  ],
  "EXTRA_LIBS": [

    "dir::libs/Microwatt_FP_DFFRFile.lib",
    "dir::libs/multiply_add_64x64.lib" ,
    "dir::libs/RAM32_1RW1R.lib",
    "dir::libs/RAM512.lib"
  ],


     "FP_PDN_MACRO_HOOKS": [

"soc_inst.bram_bram0.ram_0.memory_0                                  vccd1 vssd1 VPWR VGND", 
"soc_inst.processors_1_core.dcache_0.rams_n1_way.cache_ram_0          vccd1 vssd1 VPWR VGND",
"soc_inst.processors_1_core.icache_0.rams_n1_way.cache_ram_0          vccd1 vssd1 VPWR VGND", 
"soc_inst.processors_1_core.execute1_0.multiply_0.multiplier         vccd1 vssd1 VPWR VGND",
"soc_inst.processors_1_core.with_fpu_fpu_0.fpu_multiply_0.multiplier vccd1 vssd1 VPWR VGND", 
"soc_inst.processors_1_core.register_file_0.register_file_0          vccd1 vssd1 VPWR VGND"

],

  "MACRO_PLACEMENT_CFG": "dir::macro.cfg",


  "VERILOG_POWER_DEFINE": "USE_POWER_PINS",
  "FP_TAP_HORIZONTAL_HALO": "40",
  "FP_PDN_HORIZONTAL_HALO": "40",
  "FP_TAP_VERTICAL_HALO": "10",
  "FP_PDN_VERTICAL_HALO": "10",

  "CLOCK_PORT": "ext_clk",
  "CLOCK_PERIOD": 30.0,
  "MAX_TRANSITION_CONSTRAINT": 0.75,
  "PL_RANDOM_GLB_PLACEMENT": 1,
  "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
  "QUIT_ON_SYNTH_CHECKS": 0,
  "SYNTH_MAX_FANOUT" : 8,
  "SYNTH_STRATEGY": "DELAY 1",
  "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
  "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1, 
  "RUN_CTS": 1,
  "FP_PDN_ENABLE_RAILS": 1,
  "FP_PDN_VPITCH": 180,
  "FP_PDN_HPITCH": 180,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "FP_PDN_VWIDTH": 3.1,
  "FP_PDN_HWIDTH": 3.1,
  "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_VWIDTH)",
  "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_VWIDTH)",
  "FP_SIZING": "absolute",
  "RUN_CVC": 1,
  "PL_TIME_DRIVEN" : 1 ,
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "PL_TARGET_DENSITY": "0.15",
  "PL_RESIZER_SETUP_SLACK_MARGIN": 0.3,
  "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.3,
  "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.5,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.5,
  "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT" : 100,
  "GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT" : 100,
  "RT_MAX_LAYER": "met4",
  "VDD_NETS": [
        "vccd1"
    ],
  "GND_NETS": [
        "vssd1"
    ],

  "CTS_CLK_BUFFER_LIST": [
      "sky130_fd_sc_hd__clkbuf_8",
      "sky130_fd_sc_hd__clkbuf_4",
      "sky130_fd_sc_hd__clkbuf_2"
    ],
    "CTS_DISABLE_POST_PROCESSING": "0",
    "CTS_SINK_CLUSTERING_MAX_DIAMETER": "50",
    "CTS_DISTANCE_BETWEEN_BUFFERS": "250",
    "CTS_TARGET_SKEW": 0.2,
    "DIE_AREA": "0 0 2900.63 4326.630",
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "RUN_LINTER": 0,
    "RUN_LVS": 1,
    "MAGIC_DEF_LABELS": 0,
    "RUN_IRDROP_REPORT": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "DIODE_INSERTION_STRATEGY": 6,
    "DIODE_PADDING": 3 ,
    "ROUTING_CORES": "24",
    "RUN_MAGIC_DRC": 1,
    "GRT_ADJUSTMENT": "0.4",
    "GRT_ANT_ITERS": "11",
    "RUN_ANTENNA_REPAIR": 1
}
