# system info Core on 2015.11.16.22:30:53
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1447684204
#
#
# Files generated for Core on 2015.11.16.22:30:53
files:
filepath,kind,attributes,module,is_top
simulation/Core.v,VERILOG,,Core,true
simulation/submodules/Core_altpll_0.vo,VERILOG,,Core_altpll_0,false
simulation/submodules/altera_up_audio_bit_counter.v,VERILOG,,Core_audio,false
simulation/submodules/altera_up_audio_in_deserializer.v,VERILOG,,Core_audio,false
simulation/submodules/altera_up_audio_out_serializer.v,VERILOG,,Core_audio,false
simulation/submodules/altera_up_clock_edge.v,VERILOG,,Core_audio,false
simulation/submodules/altera_up_sync_fifo.v,VERILOG,,Core_audio,false
simulation/submodules/Core_audio.v,VERILOG,,Core_audio,false
simulation/submodules/altera_up_av_config_serial_bus_controller.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_slow_clock_generator.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init_dc2.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init_d5m.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init_lcm.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init_ltm.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_audio.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/Core_audio_and_video_config.v,VERILOG,,Core_audio_and_video_config,false
simulation/submodules/Core_jtag_uart.v,VERILOG,,Core_jtag_uart,false
simulation/submodules/Core_nios2_cpu.v,VERILOG,,Core_nios2_cpu,false
simulation/submodules/Core_onchip_memory2.hex,HEX,,Core_onchip_memory2,false
simulation/submodules/Core_onchip_memory2.v,VERILOG,,Core_onchip_memory2,false
simulation/submodules/Core_sysid_qsys.vo,VERILOG,,Core_sysid_qsys,false
simulation/submodules/Core_mm_interconnect_0.v,VERILOG,,Core_mm_interconnect_0,false
simulation/submodules/Core_irq_mapper.sv,SYSTEM_VERILOG,,Core_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Core.altpll_0,Core_altpll_0
Core.audio,Core_audio
Core.audio_and_video_config,Core_audio_and_video_config
Core.jtag_uart,Core_jtag_uart
Core.nios2_cpu,Core_nios2_cpu
Core.nios2_cpu.cpu,Core_nios2_cpu_cpu
Core.onchip_memory2,Core_onchip_memory2
Core.sysid_qsys,Core_sysid_qsys
Core.mm_interconnect_0,Core_mm_interconnect_0
Core.mm_interconnect_0.nios2_cpu_data_master_translator,altera_merlin_master_translator
Core.mm_interconnect_0.nios2_cpu_instruction_master_translator,altera_merlin_master_translator
Core.mm_interconnect_0.audio_avalon_audio_slave_translator,altera_merlin_slave_translator
Core.mm_interconnect_0.audio_and_video_config_avalon_av_config_slave_translator,altera_merlin_slave_translator
Core.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
Core.mm_interconnect_0.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
Core.mm_interconnect_0.nios2_cpu_debug_mem_slave_translator,altera_merlin_slave_translator
Core.mm_interconnect_0.onchip_memory2_s1_translator,altera_merlin_slave_translator
Core.mm_interconnect_0.nios2_cpu_data_master_agent,altera_merlin_master_agent
Core.mm_interconnect_0.nios2_cpu_instruction_master_agent,altera_merlin_master_agent
Core.mm_interconnect_0.audio_avalon_audio_slave_agent,altera_merlin_slave_agent
Core.mm_interconnect_0.audio_and_video_config_avalon_av_config_slave_agent,altera_merlin_slave_agent
Core.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
Core.mm_interconnect_0.sysid_qsys_control_slave_agent,altera_merlin_slave_agent
Core.mm_interconnect_0.nios2_cpu_debug_mem_slave_agent,altera_merlin_slave_agent
Core.mm_interconnect_0.onchip_memory2_s1_agent,altera_merlin_slave_agent
Core.mm_interconnect_0.audio_avalon_audio_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Core.mm_interconnect_0.audio_and_video_config_avalon_av_config_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Core.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Core.mm_interconnect_0.sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Core.mm_interconnect_0.nios2_cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Core.mm_interconnect_0.onchip_memory2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Core.mm_interconnect_0.router,Core_mm_interconnect_0_router
Core.mm_interconnect_0.router_001,Core_mm_interconnect_0_router_001
Core.mm_interconnect_0.router_002,Core_mm_interconnect_0_router_002
Core.mm_interconnect_0.router_003,Core_mm_interconnect_0_router_002
Core.mm_interconnect_0.router_004,Core_mm_interconnect_0_router_002
Core.mm_interconnect_0.router_005,Core_mm_interconnect_0_router_002
Core.mm_interconnect_0.router_006,Core_mm_interconnect_0_router_006
Core.mm_interconnect_0.router_007,Core_mm_interconnect_0_router_006
Core.mm_interconnect_0.nios2_cpu_data_master_limiter,altera_merlin_traffic_limiter
Core.mm_interconnect_0.nios2_cpu_instruction_master_limiter,altera_merlin_traffic_limiter
Core.mm_interconnect_0.cmd_demux,Core_mm_interconnect_0_cmd_demux
Core.mm_interconnect_0.cmd_demux_001,Core_mm_interconnect_0_cmd_demux_001
Core.mm_interconnect_0.cmd_mux,Core_mm_interconnect_0_cmd_mux
Core.mm_interconnect_0.cmd_mux_001,Core_mm_interconnect_0_cmd_mux
Core.mm_interconnect_0.cmd_mux_002,Core_mm_interconnect_0_cmd_mux
Core.mm_interconnect_0.cmd_mux_003,Core_mm_interconnect_0_cmd_mux
Core.mm_interconnect_0.cmd_mux_004,Core_mm_interconnect_0_cmd_mux_004
Core.mm_interconnect_0.cmd_mux_005,Core_mm_interconnect_0_cmd_mux_004
Core.mm_interconnect_0.rsp_demux,Core_mm_interconnect_0_rsp_demux
Core.mm_interconnect_0.rsp_demux_001,Core_mm_interconnect_0_rsp_demux
Core.mm_interconnect_0.rsp_demux_002,Core_mm_interconnect_0_rsp_demux
Core.mm_interconnect_0.rsp_demux_003,Core_mm_interconnect_0_rsp_demux
Core.mm_interconnect_0.rsp_demux_004,Core_mm_interconnect_0_rsp_demux_004
Core.mm_interconnect_0.rsp_demux_005,Core_mm_interconnect_0_rsp_demux_004
Core.mm_interconnect_0.rsp_mux,Core_mm_interconnect_0_rsp_mux
Core.mm_interconnect_0.rsp_mux_001,Core_mm_interconnect_0_rsp_mux_001
Core.mm_interconnect_0.avalon_st_adapter,Core_mm_interconnect_0_avalon_st_adapter
Core.mm_interconnect_0.avalon_st_adapter_001,Core_mm_interconnect_0_avalon_st_adapter
Core.mm_interconnect_0.avalon_st_adapter_002,Core_mm_interconnect_0_avalon_st_adapter
Core.mm_interconnect_0.avalon_st_adapter_003,Core_mm_interconnect_0_avalon_st_adapter
Core.mm_interconnect_0.avalon_st_adapter_004,Core_mm_interconnect_0_avalon_st_adapter
Core.mm_interconnect_0.avalon_st_adapter_005,Core_mm_interconnect_0_avalon_st_adapter
Core.irq_mapper,Core_irq_mapper
Core.rst_controller,altera_reset_controller
Core.rst_controller_001,altera_reset_controller
