Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Mar 30 09:55:51 2021
| Host         : 350D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (504)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (504)
5. checking no_input_delay (42)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (504)
--------------------------
 There are 504 register/latch pins with no clock driven by root clock pin: design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (504)
--------------------------------------------------
 There are 504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                10202        0.054        0.000                      0                10202        0.548        0.000                       0                  6827  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_130_design_1_clk_wiz_0_0     {0.000 3.846}        7.692           130.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
lvds_dco1_p                        {2.976 8.929}        11.905          83.998          
  clk1_bufin                       {0.595 1.786}        2.381           419.992         
  clkfb_o                          {2.976 32.739}       59.525          16.800          
lvds_dco1_p1                       {2.976 8.929}        11.905          83.998          
  clk1_bufin_2                     {0.595 1.786}        2.381           419.992         
  clkfb_o_2                        {2.976 32.739}       59.525          16.800          
lvds_dco1_p2                       {2.976 8.929}        11.905          83.998          
  clk1_bufin_4                     {0.595 1.786}        2.381           419.992         
  clkfb_o_4                        {2.976 32.739}       59.525          16.800          
lvds_dco2_p                        {2.976 8.929}        11.905          83.998          
  clk1_bufin_1                     {0.595 1.786}        2.381           419.992         
  clkfb_o_1                        {2.976 32.739}       59.525          16.800          
lvds_dco2_p1                       {2.976 8.929}        11.905          83.998          
  clk1_bufin_3                     {0.595 1.786}        2.381           419.992         
  clkfb_o_3                        {2.976 32.739}       59.525          16.800          
lvds_dco2_p2                       {2.976 8.929}        11.905          83.998          
  clk1_bufin_5                     {0.595 1.786}        2.381           419.992         
  clkfb_o_5                        {2.976 32.739}       59.525          16.800          
lvds_fco1_p                        {0.000 41.667}       83.333          12.000          
lvds_fco1_p1                       {0.000 41.667}       83.333          12.000          
lvds_fco1_p2                       {0.000 41.667}       83.333          12.000          
lvds_fco2_p                        {0.000 41.667}       83.333          12.000          
lvds_fco2_p1                       {0.000 41.667}       83.333          12.000          
lvds_fco2_p2                       {0.000 41.667}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               3.428        0.000                      0                 7524        0.054        0.000                      0                 7524        2.500        0.000                       0                  4156  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_130_design_1_clk_wiz_0_0           5.017        0.000                      0                   30        0.213        0.000                      0                   30        3.496        0.000                       0                    18  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     48.592        0.000                       0                     3  
lvds_dco1_p                              9.354        0.000                      0                   35        0.669        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin                             0.610        0.000                      0                  410        0.088        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o                                                                                                                                                                           40.475        0.000                       0                     3  
lvds_dco1_p1                             8.382        0.000                      0                   35        0.201        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_2                           0.569        0.000                      0                  418        0.092        0.000                      0                  418        0.548        0.000                       0                   318  
  clkfb_o_2                                                                                                                                                                         40.475        0.000                       0                     3  
lvds_dco1_p2                             9.898        0.000                      0                   35        0.475        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_4                           0.822        0.000                      0                  162        0.119        0.000                      0                  162        0.548        0.000                       0                   127  
  clkfb_o_4                                                                                                                                                                         40.475        0.000                       0                     3  
lvds_dco2_p                             10.311        0.000                      0                   35        0.152        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_1                           0.573        0.000                      0                  410        0.111        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_1                                                                                                                                                                         40.475        0.000                       0                     3  
lvds_dco2_p1                            10.349        0.000                      0                   35        0.182        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_3                           0.544        0.000                      0                  410        0.111        0.000                      0                  410        0.548        0.000                       0                   310  
  clkfb_o_3                                                                                                                                                                         40.475        0.000                       0                     3  
lvds_dco2_p2                            10.456        0.000                      0                   35        0.191        0.000                      0                   35        2.952        0.000                       0                    21  
  clk1_bufin_5                           0.807        0.000                      0                  110        0.127        0.000                      0                  110        0.548        0.000                       0                    88  
  clkfb_o_5                                                                                                                                                                         40.475        0.000                       0                     3  
lvds_fco1_p                             82.567        0.000                      0                  112        0.108        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p1                            82.552        0.000                      0                  112        0.108        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco1_p2                            82.523        0.000                      0                   42        0.143        0.000                      0                   42       41.266        0.000                       0                    85  
lvds_fco2_p                             82.499        0.000                      0                  112        0.108        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco2_p1                            82.474        0.000                      0                  112        0.139        0.000                      0                  112       41.266        0.000                       0                   225  
lvds_fco2_p2                            82.619        0.000                      0                   28        0.133        0.000                      0                   28       41.266        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.277ns (4.596%)  route 5.750ns (95.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 12.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.475     8.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X10Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.175    12.499    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][13]/C
                         clock pessimism              0.108    12.607    
                         clock uncertainty           -0.154    12.453    
    SLICE_X10Y126        FDRE (Setup_fdre_C_CE)      -0.272    12.181    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][13]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.277ns (4.596%)  route 5.750ns (95.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 12.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.475     8.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X10Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.175    12.499    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][13]/C
                         clock pessimism              0.108    12.607    
                         clock uncertainty           -0.154    12.453    
    SLICE_X10Y126        FDRE (Setup_fdre_C_CE)      -0.272    12.181    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][13]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.277ns (4.596%)  route 5.750ns (95.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 12.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.475     8.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X10Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.175    12.499    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][13]/C
                         clock pessimism              0.108    12.607    
                         clock uncertainty           -0.154    12.453    
    SLICE_X10Y126        FDRE (Setup_fdre_C_CE)      -0.272    12.181    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][13]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.277ns (4.596%)  route 5.750ns (95.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 12.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.475     8.753    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X10Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.175    12.499    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X10Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][13]/C
                         clock pessimism              0.108    12.607    
                         clock uncertainty           -0.154    12.453    
    SLICE_X10Y126        FDRE (Setup_fdre_C_CE)      -0.272    12.181    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][13]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 0.277ns (4.635%)  route 5.700ns (95.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 12.492 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.424     8.703    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X24Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.168    12.492    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X24Y126        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][10]/C
                         clock pessimism              0.108    12.600    
                         clock uncertainty           -0.154    12.446    
    SLICE_X24Y126        FDRE (Setup_fdre_C_CE)      -0.295    12.151    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][10]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 0.277ns (4.643%)  route 5.689ns (95.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 12.554 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.414     8.692    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.230    12.554    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X1Y126         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][0]/C
                         clock pessimism              0.108    12.662    
                         clock uncertainty           -0.154    12.508    
    SLICE_X1Y126         FDRE (Setup_fdre_C_CE)      -0.295    12.213    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][0]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 0.277ns (4.672%)  route 5.652ns (95.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 12.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.377     8.655    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X8Y127         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.176    12.500    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X8Y127         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][3]/C
                         clock pessimism              0.108    12.608    
                         clock uncertainty           -0.154    12.454    
    SLICE_X8Y127         FDRE (Setup_fdre_C_CE)      -0.272    12.182    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][3]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.277ns (4.674%)  route 5.649ns (95.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.374     8.652    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.242    12.566    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X1Y141         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][0]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X1Y141         FDRE (Setup_fdre_C_CE)      -0.295    12.225    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][0]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.277ns (4.674%)  route 5.649ns (95.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.374     8.652    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.242    12.566    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X1Y141         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][2]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X1Y141         FDRE (Setup_fdre_C_CE)      -0.295    12.225    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][2]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.277ns (4.674%)  route 5.649ns (95.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.294     2.726    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X17Y172        FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.223     2.949 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample_reg/Q
                         net (fo=5, routed)           0.275     3.224    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/prev_value_nextSample
    SLICE_X17Y172        LUT3 (Prop_lut3_I0_O)        0.054     3.278 r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1/O
                         net (fo=518, routed)         5.374     8.652    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.242    12.566    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/clk
    SLICE_X1Y141         FDRE                                         r  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][0]/C
                         clock pessimism              0.108    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X1Y141         FDRE (Setup_fdre_C_CE)      -0.295    12.225    design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][0]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  3.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.987%)  route 0.095ns (51.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.732     1.483    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y299        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y299        FDRE (Prop_fdre_C_Q)         0.091     1.574 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.095     1.669    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y298        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.979     1.778    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y298        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.281     1.497    
    SLICE_X30Y298        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.615    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.287%)  route 0.324ns (71.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.703     1.454    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X168Y249       FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y249       FDRE (Prop_fdre_C_Q)         0.100     1.554 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[17]/Q
                         net (fo=2, routed)           0.324     1.878    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do[17]
    SLICE_X170Y250       LUT6 (Prop_lut6_I2_O)        0.028     1.906 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI[4]_i_1/O
                         net (fo=1, routed)           0.000     1.906    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/next_di[4]
    SLICE_X170Y250       FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.030     1.829    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X170Y250       FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[4]/C
                         clock pessimism             -0.076     1.753    
    SLICE_X170Y250       FDRE (Hold_fdre_C_D)         0.087     1.840    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.914%)  route 0.300ns (70.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.703     1.454    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X171Y249       FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y249       FDRE (Prop_fdre_C_Q)         0.100     1.554 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do_reg[1]/Q
                         net (fo=1, routed)           0.300     1.854    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_do[1]
    SLICE_X171Y250       LUT6 (Prop_lut6_I4_O)        0.028     1.882 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/next_di[1]
    SLICE_X171Y250       FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.030     1.829    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X171Y250       FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[1]/C
                         clock pessimism             -0.076     1.753    
    SLICE_X171Y250       FDRE (Hold_fdre_C_D)         0.060     1.813    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.227ns (52.533%)  route 0.205ns (47.467%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.636     1.387    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X6Y101         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.107     1.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep[5]/Q
                         net (fo=57, routed)          0.205     1.699    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr_reg_rep_n_0_[5]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.066     1.765 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/g1_b20/O
                         net (fo=1, routed)           0.000     1.765    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/g1_b20_n_0
    SLICE_X2Y99          MUXF7 (Prop_muxf7_I1_O)      0.054     1.819 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.819    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/p_0_out[20]
    SLICE_X2Y99          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.913     1.712    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X2Y99          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[20]/C
                         clock pessimism             -0.056     1.656    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.092     1.748    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.549%)  route 0.106ns (51.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.709     1.460    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y296        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y296        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.106     1.666    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X38Y297        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.957     1.756    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y297        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.261     1.495    
    SLICE_X38Y297        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.594    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.726%)  route 0.241ns (62.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.618     1.369    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X6Y150         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y150         FDRE (Prop_fdre_C_Q)         0.118     1.487 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[16]/Q
                         net (fo=8, routed)           0.241     1.728    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do[16]
    SLICE_X0Y149         LUT6 (Prop_lut6_I2_O)        0.028     1.756 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI[2]_i_1/O
                         net (fo=1, routed)           0.000     1.756    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/next_di[2]
    SLICE_X0Y149         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.841     1.640    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X0Y149         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[2]/C
                         clock pessimism             -0.048     1.592    
    SLICE_X0Y149         FDRE (Hold_fdre_C_D)         0.087     1.679    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.308ns (68.942%)  route 0.139ns (31.058%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.709     1.460    design_1_i/quadrature_decoder_0/U0/clk
    SLICE_X51Y298        FDRE                                         r  design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y298        FDRE (Prop_fdre_C_Q)         0.100     1.560 f  design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[0]/Q
                         net (fo=2, routed)           0.138     1.698    design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[0]
    SLICE_X51Y298        LUT1 (Prop_lut1_I0_O)        0.028     1.726 r  design_1_i/quadrature_decoder_0/U0/debounce_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000     1.726    design_1_i/quadrature_decoder_0/U0/debounce_cnt[0]_i_8_n_0
    SLICE_X51Y298        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.840 r  design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.840    design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[0]_i_3_n_0
    SLICE_X51Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.865 r  design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[4]_i_1_n_0
    SLICE_X51Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.907 r  design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[8]_i_1_n_7
    SLICE_X51Y300        FDRE                                         r  design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.055     1.854    design_1_i/quadrature_decoder_0/U0/clk
    SLICE_X51Y300        FDRE                                         r  design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[8]/C
                         clock pessimism             -0.096     1.758    
    SLICE_X51Y300        FDRE (Hold_fdre_C_D)         0.071     1.829    design_1_i/quadrature_decoder_0/U0/debounce_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.710     1.461    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y296        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y296        FDRE (Prop_fdre_C_Q)         0.100     1.561 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.096     1.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X38Y297        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.957     1.756    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y297        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.280     1.476    
    SLICE_X38Y297        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.678%)  route 0.231ns (64.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.638     1.389    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X3Y149         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.100     1.489 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do_reg[1]/Q
                         net (fo=1, routed)           0.231     1.720    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_do[1]
    SLICE_X0Y150         LUT6 (Prop_lut6_I4_O)        0.028     1.748 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI[1]_i_1/O
                         net (fo=1, routed)           0.000     1.748    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/next_di[1]
    SLICE_X0Y150         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.828     1.627    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/CLKIN_DRP
    SLICE_X0Y150         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[1]/C
                         clock pessimism             -0.048     1.579    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.087     1.666    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.129%)  route 0.096ns (48.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.731     1.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y293        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y293        FDRE (Prop_fdre_C_Q)         0.100     1.582 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.096     1.678    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X30Y294        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.978     1.777    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y294        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.281     1.496    
    SLICE_X30Y294        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.595    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Min Period        n/a     BUFG/I           n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16   design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C           n/a            0.750         10.000      9.250      SLICE_X42Y287    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[13]/C
Min Period        n/a     FDSE/C           n/a            0.750         10.000      9.250      SLICE_X41Y291    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15]/C
Min Period        n/a     FDSE/C           n/a            0.750         10.000      9.250      SLICE_X46Y286    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_130_design_1_clk_wiz_0_0
  To Clock:  clk_130_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.713ns (27.620%)  route 1.868ns (72.380%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.979 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.827     3.633    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X21Y230        LUT6 (Prop_lut6_I5_O)        0.043     3.676 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_3/O
                         net (fo=1, routed)           0.000     3.676    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_3_n_0
    SLICE_X21Y230        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.871 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.871    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X21Y231        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.037 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.037    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.287     8.979    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism              0.147     9.126    
                         clock uncertainty           -0.121     9.005    
    SLICE_X21Y231        FDRE (Setup_fdre_C_D)        0.049     9.054    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -4.037    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.658ns (26.045%)  route 1.868ns (73.955%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.979 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.827     3.633    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X21Y230        LUT6 (Prop_lut6_I5_O)        0.043     3.676 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_3/O
                         net (fo=1, routed)           0.000     3.676    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_3_n_0
    SLICE_X21Y230        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.871 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.871    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_0
    SLICE_X21Y231        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.982 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.982    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_7
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.287     8.979    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism              0.147     9.126    
                         clock uncertainty           -0.121     9.005    
    SLICE_X21Y231        FDRE (Setup_fdre_C_D)        0.049     9.054    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.352ns (15.602%)  route 1.904ns (84.398%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.979 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.460     3.266    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X22Y229        LUT3 (Prop_lut3_I0_O)        0.043     3.309 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.403     3.712    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.287     8.979    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
                         clock pessimism              0.147     9.126    
                         clock uncertainty           -0.121     9.005    
    SLICE_X21Y231        FDRE (Setup_fdre_C_CE)      -0.201     8.804    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.352ns (15.602%)  route 1.904ns (84.398%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.979 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.460     3.266    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X22Y229        LUT3 (Prop_lut3_I0_O)        0.043     3.309 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.403     3.712    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.287     8.979    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism              0.147     9.126    
                         clock uncertainty           -0.121     9.005    
    SLICE_X21Y231        FDRE (Setup_fdre_C_CE)      -0.201     8.804    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.352ns (16.423%)  route 1.791ns (83.577%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 8.976 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.460     3.266    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X22Y229        LUT3 (Prop_lut3_I0_O)        0.043     3.309 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.290     3.599    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.284     8.976    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism              0.147     9.123    
                         clock uncertainty           -0.121     9.002    
    SLICE_X21Y228        FDRE (Setup_fdre_C_CE)      -0.201     8.801    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.352ns (16.423%)  route 1.791ns (83.577%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 8.976 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.460     3.266    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X22Y229        LUT3 (Prop_lut3_I0_O)        0.043     3.309 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.290     3.599    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.284     8.976    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                         clock pessimism              0.147     9.123    
                         clock uncertainty           -0.121     9.002    
    SLICE_X21Y228        FDRE (Setup_fdre_C_CE)      -0.201     8.801    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.352ns (16.423%)  route 1.791ns (83.577%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 8.976 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.460     3.266    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X22Y229        LUT3 (Prop_lut3_I0_O)        0.043     3.309 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.290     3.599    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.284     8.976    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                         clock pessimism              0.147     9.123    
                         clock uncertainty           -0.121     9.002    
    SLICE_X21Y228        FDRE (Setup_fdre_C_CE)      -0.201     8.801    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.352ns (16.423%)  route 1.791ns (83.577%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 8.976 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.460     3.266    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X22Y229        LUT3 (Prop_lut3_I0_O)        0.043     3.309 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0/O
                         net (fo=14, routed)          0.290     3.599    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.284     8.976    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
                         clock pessimism              0.147     9.123    
                         clock uncertainty           -0.121     9.002    
    SLICE_X21Y228        FDRE (Setup_fdre_C_CE)      -0.201     8.801    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.530ns (22.098%)  route 1.868ns (77.902%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.979 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.827     3.633    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X21Y230        LUT6 (Prop_lut6_I5_O)        0.043     3.676 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_3/O
                         net (fo=1, routed)           0.000     3.676    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_3_n_0
    SLICE_X21Y230        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.854 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.854    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_4
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.287     8.979    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
                         clock pessimism              0.169     9.148    
                         clock uncertainty           -0.121     9.027    
    SLICE_X21Y230        FDRE (Setup_fdre_C_D)        0.049     9.076    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_130_design_1_clk_wiz_0_0 rise@7.692ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.672ns (28.071%)  route 1.722ns (71.929%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.979 - 7.692 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.590     1.590    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.404    -1.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -0.093    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.456     1.456    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.223     1.679 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]/Q
                         net (fo=78, routed)          0.936     2.615    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[7]
    SLICE_X22Y228        LUT6 (Prop_lut6_I0_O)        0.043     2.658 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9/O
                         net (fo=1, routed)           0.106     2.764    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_9_n_0
    SLICE_X22Y228        LUT6 (Prop_lut6_I5_O)        0.043     2.807 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_3/O
                         net (fo=28, routed)          0.680     3.487    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/eqOp
    SLICE_X21Y229        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     3.684 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.684    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_0
    SLICE_X21Y230        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.850 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.850    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_6
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      7.692     7.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        1.397     9.089    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.062     6.027 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.609    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     7.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.287     8.979    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                         clock pessimism              0.169     9.148    
                         clock uncertainty           -0.121     9.027    
    SLICE_X21Y230        FDRE (Setup_fdre_C_D)        0.049     9.076    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  5.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.740%)  route 0.154ns (51.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.656     0.656    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X22Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y229        FDRE (Prop_fdre_C_Q)         0.118     0.774 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.154     0.928    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X22Y229        LUT3 (Prop_lut3_I1_O)        0.028     0.956 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1/O
                         net (fo=1, routed)           0.000     0.956    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_i_1_n_0
    SLICE_X22Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.881     0.881    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X22Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                         clock pessimism             -0.225     0.656    
    SLICE_X22Y229        FDRE (Hold_fdre_C_D)         0.087     0.743    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.195ns (53.722%)  route 0.168ns (46.278%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.656     0.656    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X22Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y229        FDRE (Prop_fdre_C_Q)         0.118     0.774 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.168     0.942    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X21Y228        LUT6 (Prop_lut6_I4_O)        0.028     0.970 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_6_n_0
    SLICE_X21Y228        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.019 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.019    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_6
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.881     0.881    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
                         clock pessimism             -0.193     0.688    
    SLICE_X21Y228        FDRE (Hold_fdre_C_D)         0.071     0.759    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.183ns (54.452%)  route 0.153ns (45.548%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.657     0.657    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y229        FDRE (Prop_fdre_C_Q)         0.100     0.757 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          0.153     0.910    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X21Y229        LUT6 (Prop_lut6_I0_O)        0.028     0.938 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.938    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X21Y229        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.993 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.993    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_7
    SLICE_X21Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.882     0.882    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                         clock pessimism             -0.225     0.657    
    SLICE_X21Y229        FDRE (Hold_fdre_C_D)         0.071     0.728    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.210ns (57.839%)  route 0.153ns (42.161%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.657     0.657    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y229        FDRE (Prop_fdre_C_Q)         0.100     0.757 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          0.153     0.910    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X21Y229        LUT6 (Prop_lut6_I0_O)        0.028     0.938 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.938    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X21Y229        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     1.020 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.020    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_6
    SLICE_X21Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.882     0.882    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]/C
                         clock pessimism             -0.225     0.657    
    SLICE_X21Y229        FDRE (Hold_fdre_C_D)         0.071     0.728    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.201ns (49.510%)  route 0.205ns (50.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.656     0.656    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X22Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y229        FDRE (Prop_fdre_C_Q)         0.118     0.774 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/Q
                         net (fo=16, routed)          0.205     0.979    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg_n_0
    SLICE_X21Y228        LUT5 (Prop_lut5_I0_O)        0.028     1.007 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     1.007    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_7_n_0
    SLICE_X21Y228        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.062 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.062    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_7
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.881     0.881    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
                         clock pessimism             -0.193     0.688    
    SLICE_X21Y228        FDRE (Hold_fdre_C_D)         0.071     0.759    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.177ns (46.462%)  route 0.204ns (53.538%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.659     0.659    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y231        FDRE (Prop_fdre_C_Q)         0.100     0.759 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/Q
                         net (fo=77, routed)          0.204     0.963    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[12]
    SLICE_X21Y231        LUT6 (Prop_lut6_I0_O)        0.028     0.991 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.991    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[12]_i_2_n_0
    SLICE_X21Y231        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.040 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.040    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]_i_1_n_6
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.884     0.884    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y231        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
                         clock pessimism             -0.225     0.659    
    SLICE_X21Y231        FDRE (Hold_fdre_C_D)         0.071     0.730    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.177ns (46.462%)  route 0.204ns (53.538%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.658     0.658    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.100     0.758 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/Q
                         net (fo=78, routed)          0.204     0.962    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[8]
    SLICE_X21Y230        LUT6 (Prop_lut6_I0_O)        0.028     0.990 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_4_n_0
    SLICE_X21Y230        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.039 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.039    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_6
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.883     0.883    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]/C
                         clock pessimism             -0.225     0.658    
    SLICE_X21Y230        FDRE (Hold_fdre_C_D)         0.071     0.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.179ns (46.727%)  route 0.204ns (53.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.656     0.656    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y228        FDRE (Prop_fdre_C_Q)         0.100     0.756 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/Q
                         net (fo=78, routed)          0.204     0.960    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[1]
    SLICE_X21Y228        LUT6 (Prop_lut6_I0_O)        0.028     0.988 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.988    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_5_n_0
    SLICE_X21Y228        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.039 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.039    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]_i_2_n_5
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.881     0.881    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y228        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
                         clock pessimism             -0.225     0.656    
    SLICE_X21Y228        FDRE (Hold_fdre_C_D)         0.071     0.727    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.179ns (46.636%)  route 0.205ns (53.364%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.658     0.658    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y230        FDRE (Prop_fdre_C_Q)         0.100     0.758 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/Q
                         net (fo=78, routed)          0.205     0.963    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[9]
    SLICE_X21Y230        LUT6 (Prop_lut6_I0_O)        0.028     0.991 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_3/O
                         net (fo=1, routed)           0.000     0.991    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[8]_i_3_n_0
    SLICE_X21Y230        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.042 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.042    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[8]_i_1_n_5
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.883     0.883    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y230        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
                         clock pessimism             -0.225     0.658    
    SLICE_X21Y230        FDRE (Hold_fdre_C_D)         0.071     0.729    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_130_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_130_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_130_design_1_clk_wiz_0_0 rise@0.000ns - clk_130_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.546%)  route 0.153ns (38.454%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.680     0.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -0.803 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -0.026    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.657     0.657    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y229        FDRE (Prop_fdre_C_Q)         0.100     0.757 f  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]/Q
                         net (fo=78, routed)          0.153     0.910    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_w[3]
    SLICE_X21Y229        LUT6 (Prop_lut6_I0_O)        0.028     0.938 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.938    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[4]_i_5_n_0
    SLICE_X21Y229        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117     1.055 r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.055    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[4]_i_1_n_5
    SLICE_X21Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_130_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4157, routed)        0.916     0.916    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.795    -0.879 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -0.030    design_1_i/clk_wiz_0/inst/clk_130_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.882     0.882    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/clk_130
    SLICE_X21Y229        FDRE                                         r  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]/C
                         clock pessimism             -0.225     0.657    
    SLICE_X21Y229        FDRE (Hold_fdre_C_D)         0.071     0.728    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_130_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         7.692       6.284      BUFGCTRL_X0Y22   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         7.692       6.622      MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X21Y231    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X21Y231    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.692       6.992      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X22Y229    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/direction_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X22Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X22Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/zero_crossing_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y228    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y230    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y231    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y231    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.846       3.496      SLICE_X21Y231    design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y4  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p
  To Clock:  lvds_dco1_p

Setup :            0  Failing Endpoints,  Worst Slack        9.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.354ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.106ns  (logic 0.266ns (12.631%)  route 1.840ns (87.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 19.643 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.923    10.913    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.030    19.643    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.860    20.504    
                         clock uncertainty           -0.035    20.468    
    SLICE_X164Y246       FDCE (Setup_fdce_C_CE)      -0.201    20.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.267    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  9.354    

Slack (MET) :             9.354ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.106ns  (logic 0.266ns (12.631%)  route 1.840ns (87.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 19.643 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.923    10.913    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.030    19.643    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.860    20.504    
                         clock uncertainty           -0.035    20.468    
    SLICE_X164Y246       FDCE (Setup_fdce_C_CE)      -0.201    20.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.267    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  9.354    

Slack (MET) :             9.354ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.106ns  (logic 0.266ns (12.631%)  route 1.840ns (87.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 19.643 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.923    10.913    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.030    19.643    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.860    20.504    
                         clock uncertainty           -0.035    20.468    
    SLICE_X164Y246       FDCE (Setup_fdce_C_CE)      -0.201    20.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         20.267    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  9.354    

Slack (MET) :             9.354ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.106ns  (logic 0.266ns (12.631%)  route 1.840ns (87.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 19.643 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.923    10.913    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.030    19.643    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.860    20.504    
                         clock uncertainty           -0.035    20.468    
    SLICE_X164Y246       FDCE (Setup_fdce_C_CE)      -0.201    20.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.267    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  9.354    

Slack (MET) :             9.355ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.188ns  (logic 0.266ns (12.160%)  route 1.922ns (87.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 19.695 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.004    10.995    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.082    19.695    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.890    20.586    
                         clock uncertainty           -0.035    20.550    
    SLICE_X164Y248       FDCE (Setup_fdce_C_CE)      -0.201    20.349    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         20.349    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  9.355    

Slack (MET) :             9.355ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.188ns  (logic 0.266ns (12.160%)  route 1.922ns (87.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 19.695 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.004    10.995    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.082    19.695    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.890    20.586    
                         clock uncertainty           -0.035    20.550    
    SLICE_X164Y248       FDCE (Setup_fdce_C_CE)      -0.201    20.349    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         20.349    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  9.355    

Slack (MET) :             9.355ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.188ns  (logic 0.266ns (12.160%)  route 1.922ns (87.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 19.695 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.004    10.995    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.082    19.695    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.890    20.586    
                         clock uncertainty           -0.035    20.550    
    SLICE_X164Y248       FDCE (Setup_fdce_C_CE)      -0.201    20.349    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         20.349    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  9.355    

Slack (MET) :             9.355ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.188ns  (logic 0.266ns (12.160%)  route 1.922ns (87.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 19.695 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          1.004    10.995    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.082    19.695    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.890    20.586    
                         clock uncertainty           -0.035    20.550    
    SLICE_X164Y248       FDCE (Setup_fdce_C_CE)      -0.201    20.349    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         20.349    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  9.355    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.024ns  (logic 0.266ns (13.144%)  route 1.758ns (86.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 19.715 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.840    10.831    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y247       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.101    19.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y247       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.860    20.575    
                         clock uncertainty           -0.035    20.540    
    SLICE_X164Y247       FDCE (Setup_fdce_C_CE)      -0.201    20.339    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         20.339    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  9.508    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p rise@14.881ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        2.024ns  (logic 0.266ns (13.144%)  route 1.758ns (86.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 19.715 - 14.881 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 8.807 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     3.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.021     8.807    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.223     9.030 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.917     9.947    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X165Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.990 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.840    10.831    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X164Y247       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                     14.881    14.881 r  
    AG17                                              0.000    14.881 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    15.614 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.101    19.715    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y247       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.860    20.575    
                         clock uncertainty           -0.035    20.540    
    SLICE_X164Y247       FDCE (Setup_fdce_C_CE)      -0.201    20.339    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         20.339    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  9.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.744ns  (logic 0.131ns (17.617%)  route 0.613ns (82.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.671 - 2.976 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 6.046 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.636     6.046    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.100     6.146 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.613     6.758    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X165Y249       LUT3 (Prop_lut3_I0_O)        0.031     6.789 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     6.789    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.188     6.671    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.625     6.046    
    SLICE_X165Y249       FDCE (Hold_fdce_C_D)         0.075     6.121    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.121    
                         arrival time                           6.789    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.748ns  (logic 0.177ns (23.651%)  route 0.571ns (76.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns = ( 6.570 - 2.976 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 5.968 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.559     5.968    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y246       FDCE (Prop_fdce_C_Q)         0.100     6.068 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/Q
                         net (fo=2, routed)           0.571     6.640    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
    SLICE_X164Y246       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     6.717 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.717    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_6
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.087     6.570    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism             -0.601     5.968    
    SLICE_X164Y246       FDCE (Hold_fdce_C_D)         0.071     6.039    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.039    
                         arrival time                           6.717    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.749ns  (logic 0.179ns (23.888%)  route 0.570ns (76.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 6.623 - 2.976 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 6.013 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.603     6.013    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y247       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y247       FDCE (Prop_fdce_C_Q)         0.100     6.113 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.570     6.683    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X164Y247       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     6.762 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X164Y247       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.140     6.623    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y247       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.610     6.013    
    SLICE_X164Y247       FDCE (Hold_fdce_C_D)         0.071     6.084    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.084    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.741ns  (logic 0.128ns (17.283%)  route 0.613ns (82.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.671 - 2.976 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 6.046 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.636     6.046    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.100     6.146 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.613     6.758    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X165Y249       LUT2 (Prop_lut2_I1_O)        0.028     6.786 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.188     6.671    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.625     6.046    
    SLICE_X165Y249       FDCE (Hold_fdce_C_D)         0.060     6.106    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -6.106    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.891ns  (logic 0.304ns (34.113%)  route 0.587ns (65.887%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.671 - 2.976 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 5.968 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.559     5.968    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y246       FDCE (Prop_fdce_C_Q)         0.100     6.068 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.587     6.656    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X164Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     6.769 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X164Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.794 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.794    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X164Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.819 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X164Y249       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     6.860 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.860    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X164Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.188     6.671    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.570     6.101    
    SLICE_X164Y249       FDCE (Hold_fdce_C_D)         0.071     6.172    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.172    
                         arrival time                           6.860    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.766ns  (logic 0.179ns (23.363%)  route 0.587ns (76.637%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns = ( 6.570 - 2.976 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 5.968 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.559     5.968    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y246       FDCE (Prop_fdce_C_Q)         0.100     6.068 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.587     6.656    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X164Y246       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     6.735 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.735    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_5
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.087     6.570    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism             -0.601     5.968    
    SLICE_X164Y246       FDCE (Hold_fdce_C_D)         0.071     6.039    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.039    
                         arrival time                           6.735    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.841ns  (logic 0.254ns (30.197%)  route 0.587ns (69.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 6.623 - 2.976 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 5.968 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.559     5.968    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y246       FDCE (Prop_fdce_C_Q)         0.100     6.068 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.587     6.656    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X164Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     6.769 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X164Y247       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     6.810 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.810    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X164Y247       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.140     6.623    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y247       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.580     6.043    
    SLICE_X164Y247       FDCE (Hold_fdce_C_D)         0.071     6.114    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.114    
                         arrival time                           6.810    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.769ns  (logic 0.177ns (23.021%)  route 0.592ns (76.979%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 6.613 - 2.976 ) 
    Source Clock Delay      (SCD):    3.020ns = ( 5.996 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.587     5.996    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y248       FDCE (Prop_fdce_C_Q)         0.100     6.096 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.592     6.688    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X164Y248       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     6.765 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.765    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.130     6.613    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y248       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.616     5.996    
    SLICE_X164Y248       FDCE (Hold_fdce_C_D)         0.071     6.067    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.067    
                         arrival time                           6.765    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.902ns  (logic 0.315ns (34.916%)  route 0.587ns (65.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.671 - 2.976 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 5.968 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.559     5.968    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y246       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y246       FDCE (Prop_fdce_C_Q)         0.100     6.068 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.587     6.656    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X164Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     6.769 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X164Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.794 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.794    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X164Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.819 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X164Y249       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     6.871 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.871    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X164Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.188     6.671    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X164Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.570     6.101    
    SLICE_X164Y249       FDCE (Hold_fdce_C_D)         0.071     6.172    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.172    
                         arrival time                           6.871    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p rise@2.976ns - lvds_dco1_p rise@2.976ns)
  Data Path Delay:        0.741ns  (logic 0.100ns (13.487%)  route 0.641ns (86.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.671 - 2.976 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 6.046 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     3.410 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.636     6.046    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y249       FDCE (Prop_fdce_C_Q)         0.100     6.146 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/Q
                         net (fo=1, routed)           0.641     6.787    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     3.483 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.188     6.671    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X165Y249       FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                         clock pessimism             -0.625     6.046    
    SLICE_X165Y249       FDCE (Hold_fdce_C_D)         0.041     6.087    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg
  -------------------------------------------------------------------
                         required time                         -6.087    
                         arrival time                           6.787    
  -------------------------------------------------------------------
                         slack                                  0.700    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X165Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X165Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y246   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y248   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y248   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X164Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X165Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X165Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y246   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y246   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y246   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y246   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X165Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X164Y248   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X165Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X165Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X164Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X164Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X164Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X164Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X165Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X165Y249   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin
  To Clock:  clk1_bufin

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.352ns  (logic 0.259ns (19.161%)  route 1.093ns (80.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 4.535 - 2.976 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 2.453 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.536     2.453    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/data_clk
    SLICE_X0Y72          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.259     2.712 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/dout_reg_reg[0]/Q
                         net (fo=1, routed)           1.093     3.805    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0[0]
    SLICE_X4Y112         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     4.535    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X4Y112         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[0]/C
                         clock pessimism              0.014     4.549    
                         clock uncertainty           -0.133     4.417    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)       -0.002     4.415    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.415    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.346ns  (logic 0.223ns (16.567%)  route 1.123ns (83.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 4.513 - 2.976 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 2.433 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.516     2.433    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X1Y231         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y231         FDRE (Prop_fdre_C_Q)         0.223     2.656 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           1.123     3.780    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d1[1]
    SLICE_X2Y182         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.216     4.513    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y182         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]/C
                         clock pessimism              0.014     4.527    
                         clock uncertainty           -0.133     4.395    
    SLICE_X2Y182         FDRE (Setup_fdre_C_D)        0.000     4.395    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.311ns  (logic 0.223ns (17.007%)  route 1.088ns (82.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 4.507 - 2.976 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 2.433 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.516     2.433    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X1Y218         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y218         FDRE (Prop_fdre_C_Q)         0.223     2.656 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           1.088     3.745    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1[1]
    SLICE_X3Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.210     4.507    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/C
                         clock pessimism              0.014     4.521    
                         clock uncertainty           -0.133     4.389    
    SLICE_X3Y173         FDRE (Setup_fdre_C_D)       -0.022     4.367    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.367    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.489ns  (logic 0.270ns (18.128%)  route 1.219ns (81.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 4.517 - 2.976 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 2.287 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.370     2.287    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X5Y115         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.223     2.510 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/Q
                         net (fo=3, routed)           1.219     3.730    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3[0]
    SLICE_X6Y159         LUT3 (Prop_lut3_I2_O)        0.047     3.777 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     3.777    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X6Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.220     4.517    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X6Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism              0.001     4.518    
                         clock uncertainty           -0.133     4.386    
    SLICE_X6Y159         FDRE (Setup_fdre_C_D)        0.086     4.472    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                          4.472    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.456ns  (logic 0.266ns (18.264%)  route 1.190ns (81.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 4.519 - 2.976 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 2.287 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.370     2.287    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X5Y115         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.223     2.510 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[0]/Q
                         net (fo=3, routed)           1.190     3.701    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3[0]
    SLICE_X6Y154         LUT3 (Prop_lut3_I0_O)        0.043     3.744 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     3.744    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X6Y154         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.222     4.519    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X6Y154         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism              0.001     4.520    
                         clock uncertainty           -0.133     4.388    
    SLICE_X6Y154         FDRE (Setup_fdre_C_D)        0.064     4.452    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          4.452    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.216ns  (logic 0.259ns (21.302%)  route 0.957ns (78.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 4.537 - 2.976 ) 
    Source Clock Delay      (SCD):    1.873ns = ( 2.468 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.551     2.468    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X2Y93          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.259     2.727 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.957     3.684    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d1[1]
    SLICE_X3Y137         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.240     4.537    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X3Y137         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
                         clock pessimism              0.014     4.551    
                         clock uncertainty           -0.133     4.419    
    SLICE_X3Y137         FDRE (Setup_fdre_C_D)       -0.022     4.397    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.231ns  (logic 0.392ns (31.835%)  route 0.839ns (68.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 4.642 - 2.976 ) 
    Source Clock Delay      (SCD):    1.961ns = ( 2.556 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.639     2.556    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/data_clk
    ILOGIC_X0Y234        IDDR                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y234        IDDR (Prop_iddr_C_Q1)        0.392     2.948 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/Q1
                         net (fo=1, routed)           0.839     3.788    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/q1
    SLICE_X0Y218         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.345     4.642    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/data_clk
    SLICE_X0Y218         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]/C
                         clock pessimism              0.124     4.766    
                         clock uncertainty           -0.133     4.634    
    SLICE_X0Y218         FDRE (Setup_fdre_C_D)       -0.045     4.589    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.589    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.112ns  (logic 0.259ns (23.291%)  route 0.853ns (76.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 4.513 - 2.976 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 2.439 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.522     2.439    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y213         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y213         FDRE (Prop_fdre_C_Q)         0.259     2.698 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2_reg[0]/Q
                         net (fo=1, routed)           0.853     3.551    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d2[0]
    SLICE_X2Y182         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.216     4.513    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y182         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]/C
                         clock pessimism              0.014     4.527    
                         clock uncertainty           -0.133     4.395    
    SLICE_X2Y182         FDRE (Setup_fdre_C_D)       -0.010     4.385    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.164ns  (logic 0.392ns (33.675%)  route 0.772ns (66.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 4.638 - 2.976 ) 
    Source Clock Delay      (SCD):    1.961ns = ( 2.556 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.639     2.556    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/data_clk
    ILOGIC_X0Y234        IDDR                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y234        IDDR (Prop_iddr_C_Q2)        0.392     2.948 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/Q2
                         net (fo=1, routed)           0.772     3.721    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/q2
    SLICE_X0Y222         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.341     4.638    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/data_clk
    SLICE_X0Y222         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]/C
                         clock pessimism              0.124     4.762    
                         clock uncertainty           -0.133     4.630    
    SLICE_X0Y222         FDRE (Setup_fdre_C_D)       -0.045     4.585    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.585    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin rise@2.976ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        1.156ns  (logic 0.392ns (33.897%)  route 0.764ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 4.645 - 2.976 ) 
    Source Clock Delay      (SCD):    1.966ns = ( 2.561 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     1.405 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          5.110     6.515    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -1.124 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.948     0.824    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.917 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.644     2.561    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/data_clk
    ILOGIC_X0Y248        IDDR                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y248        IDDR (Prop_iddr_C_Q2)        0.392     2.953 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/Q2
                         net (fo=1, routed)           0.764     3.718    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/q2
    SLICE_X0Y234         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      2.976     2.976 r  
    AG17                                              0.000     2.976 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     3.709 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.233     7.942    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     1.426 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.788     3.214    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.297 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.348     4.645    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/data_clk
    SLICE_X0Y234         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[0]/C
                         clock pessimism              0.124     4.769    
                         clock uncertainty           -0.133     4.637    
    SLICE_X0Y234         FDRE (Setup_fdre_C_D)       -0.045     4.592    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.592    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  0.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.670%)  route 0.119ns (54.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 2.659 - 0.595 ) 
    Source Clock Delay      (SCD):    1.618ns = ( 2.213 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     2.213    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y157         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDCE (Prop_fdce_C_Q)         0.100     2.313 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.119     2.432    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_strobe
    SLICE_X6Y157         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     2.659    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y157         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.413     2.246    
    SLICE_X6Y157         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.344    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.206%)  route 0.126ns (55.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 2.659 - 0.595 ) 
    Source Clock Delay      (SCD):    1.618ns = ( 2.213 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     2.213    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y157         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDCE (Prop_fdce_C_Q)         0.100     2.313 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.126     2.439    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_position
    SLICE_X6Y157         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     2.659    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y157         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.413     2.246    
    SLICE_X6Y157         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.338    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 2.624 - 0.595 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 2.178 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.583     2.178    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X21Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.100     2.278 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.081     2.359    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9[0]
    SLICE_X20Y162        LUT3 (Prop_lut3_I2_O)        0.030     2.389 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[15]_i_1/O
                         net (fo=1, routed)           0.000     2.389    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[15]_i_1_n_0
    SLICE_X20Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.789     2.624    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X20Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism             -0.435     2.189    
    SLICE_X20Y162        FDRE (Hold_fdre_C_D)         0.096     2.285    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 2.624 - 0.595 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 2.178 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.583     2.178    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X21Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.100     2.278 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.081     2.359    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d9[0]
    SLICE_X20Y162        LUT3 (Prop_lut3_I0_O)        0.028     2.387 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000     2.387    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X20Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.789     2.624    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X20Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.435     2.189    
    SLICE_X20Y162        FDRE (Hold_fdre_C_D)         0.087     2.276    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 2.623 - 0.595 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 2.178 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.583     2.178    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X17Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDRE (Prop_fdre_C_Q)         0.100     2.278 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d8_reg[1]/Q
                         net (fo=3, routed)           0.088     2.366    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d8[1]
    SLICE_X16Y165        LUT3 (Prop_lut3_I0_O)        0.030     2.396 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[13]_i_1/O
                         net (fo=1, routed)           0.000     2.396    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[13]_i_1_n_0
    SLICE_X16Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.788     2.623    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X16Y165        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism             -0.434     2.189    
    SLICE_X16Y165        FDRE (Hold_fdre_C_D)         0.096     2.285    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 2.627 - 0.595 ) 
    Source Clock Delay      (SCD):    1.586ns = ( 2.181 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.586     2.181    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X13Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDRE (Prop_fdre_C_Q)         0.100     2.281 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9_reg[0]/Q
                         net (fo=2, routed)           0.088     2.369    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/din_nib_1_d9[0]
    SLICE_X12Y160        LUT3 (Prop_lut3_I2_O)        0.030     2.399 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l[15]_i_1/O
                         net (fo=1, routed)           0.000     2.399    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/p_2_in[15]
    SLICE_X12Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.792     2.627    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X12Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]/C
                         clock pessimism             -0.435     2.192    
    SLICE_X12Y160        FDRE (Hold_fdre_C_D)         0.096     2.288    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_12b_2l_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 2.662 - 0.595 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 2.232 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.637     2.232    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y146         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.100     2.332 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3_reg[0]/Q
                         net (fo=3, routed)           0.261     2.593    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d3[0]
    SLICE_X2Y156         LUT3 (Prop_lut3_I2_O)        0.028     2.621 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     2.621    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l[3]_i_1_n_0
    SLICE_X2Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.827     2.662    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]/C
                         clock pessimism             -0.240     2.422    
    SLICE_X2Y156         FDRE (Hold_fdre_C_D)         0.087     2.509    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.401ns  (logic 0.130ns (32.396%)  route 0.271ns (67.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 2.659 - 0.595 ) 
    Source Clock Delay      (SCD):    1.635ns = ( 2.230 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.635     2.230    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X7Y146         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDRE (Prop_fdre_C_Q)         0.100     2.330 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.271     2.601    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3[1]
    SLICE_X6Y159         LUT3 (Prop_lut3_I0_O)        0.030     2.631 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1/O
                         net (fo=1, routed)           0.000     2.631    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l[3]_i_1_n_0
    SLICE_X6Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     2.659    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X6Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]/C
                         clock pessimism             -0.240     2.419    
    SLICE_X6Y159         FDRE (Hold_fdre_C_D)         0.096     2.515    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.058%)  route 0.271ns (67.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 2.659 - 0.595 ) 
    Source Clock Delay      (SCD):    1.635ns = ( 2.230 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.635     2.230    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X7Y146         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDRE (Prop_fdre_C_Q)         0.100     2.330 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3_reg[1]/Q
                         net (fo=3, routed)           0.271     2.601    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d3[1]
    SLICE_X6Y159         LUT3 (Prop_lut3_I2_O)        0.028     2.629 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     2.629    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[4]_i_1_n_0
    SLICE_X6Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.824     2.659    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X6Y159         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]/C
                         clock pessimism             -0.240     2.419    
    SLICE_X6Y159         FDRE (Hold_fdre_C_D)         0.087     2.506    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin rise@0.595ns - clk1_bufin rise@0.595ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.386%)  route 0.130ns (56.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 2.661 - 0.595 ) 
    Source Clock Delay      (SCD):    1.618ns = ( 2.213 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     1.029 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.693     3.722    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122     0.600 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.969     1.569    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.618     2.213    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y157         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDCE (Prop_fdce_C_Q)         0.100     2.313 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.130     2.444    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_strobe
    SLICE_X2Y157         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin rise edge)
                                                      0.595     0.595 r  
    AG17                                              0.000     0.595 r  lvds_dco1_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     1.102 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.249     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590     0.761 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.044     1.805    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.835 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.826     2.661    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y157         SRL16E                                       r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.437     2.224    
    SLICE_X2Y157         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.319    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y17   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y124    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y234    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y248    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y212    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y138    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y70     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y134    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y236    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y157     design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o
  To Clock:  clkfb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y24   design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X1Y5  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p1
  To Clock:  lvds_dco1_p1

Setup :            0  Failing Endpoints,  Worst Slack        8.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.210ns  (logic 0.359ns (16.241%)  route 1.851ns (83.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 19.203 - 14.881 ) 
    Source Clock Delay      (SCD):    5.557ns = ( 8.533 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.726     8.533    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X166Y305       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y305       FDCE (Prop_fdce_C_Q)         0.236     8.769 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.913     9.682    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X166Y304       LUT2 (Prop_lut2_I1_O)        0.123     9.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.938    10.743    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.569    19.203    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.159    19.361    
                         clock uncertainty           -0.035    19.326    
    SLICE_X167Y300       FDCE (Setup_fdce_C_CE)      -0.201    19.125    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.210ns  (logic 0.359ns (16.241%)  route 1.851ns (83.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 19.203 - 14.881 ) 
    Source Clock Delay      (SCD):    5.557ns = ( 8.533 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.726     8.533    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X166Y305       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y305       FDCE (Prop_fdce_C_Q)         0.236     8.769 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.913     9.682    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X166Y304       LUT2 (Prop_lut2_I1_O)        0.123     9.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.938    10.743    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.569    19.203    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.159    19.361    
                         clock uncertainty           -0.035    19.326    
    SLICE_X167Y300       FDCE (Setup_fdce_C_CE)      -0.201    19.125    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.210ns  (logic 0.359ns (16.241%)  route 1.851ns (83.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 19.203 - 14.881 ) 
    Source Clock Delay      (SCD):    5.557ns = ( 8.533 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.726     8.533    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X166Y305       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y305       FDCE (Prop_fdce_C_Q)         0.236     8.769 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.913     9.682    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X166Y304       LUT2 (Prop_lut2_I1_O)        0.123     9.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.938    10.743    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.569    19.203    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.159    19.361    
                         clock uncertainty           -0.035    19.326    
    SLICE_X167Y300       FDCE (Setup_fdce_C_CE)      -0.201    19.125    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.210ns  (logic 0.359ns (16.241%)  route 1.851ns (83.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 19.203 - 14.881 ) 
    Source Clock Delay      (SCD):    5.557ns = ( 8.533 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.726     8.533    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X166Y305       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y305       FDCE (Prop_fdce_C_Q)         0.236     8.769 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.913     9.682    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg
    SLICE_X166Y304       LUT2 (Prop_lut2_I1_O)        0.123     9.805 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.938    10.743    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.569    19.203    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.159    19.361    
                         clock uncertainty           -0.035    19.326    
    SLICE_X167Y300       FDCE (Setup_fdce_C_CE)      -0.201    19.125    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.531ns  (logic 0.680ns (26.863%)  route 1.851ns (73.137%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 19.488 - 14.881 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 8.116 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.310     8.116    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.223     8.339 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           1.851    10.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238    10.429 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.429    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.482 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.648 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.648    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.853    19.488    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.159    19.646    
                         clock uncertainty           -0.035    19.611    
    SLICE_X167Y302       FDCE (Setup_fdce_C_D)        0.049    19.660    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.514ns  (logic 0.663ns (26.368%)  route 1.851ns (73.632%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 19.488 - 14.881 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 8.116 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.310     8.116    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.223     8.339 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           1.851    10.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238    10.429 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.429    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.482 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.631 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.631    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.853    19.488    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.159    19.646    
                         clock uncertainty           -0.035    19.611    
    SLICE_X167Y302       FDCE (Setup_fdce_C_D)        0.049    19.660    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.067ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.476ns  (logic 0.625ns (25.238%)  route 1.851ns (74.762%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 19.488 - 14.881 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 8.116 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.310     8.116    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.223     8.339 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           1.851    10.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238    10.429 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.429    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.482 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.593 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.593    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.853    19.488    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.159    19.646    
                         clock uncertainty           -0.035    19.611    
    SLICE_X167Y302       FDCE (Setup_fdce_C_D)        0.049    19.660    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  9.067    

Slack (MET) :             9.067ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.476ns  (logic 0.625ns (25.238%)  route 1.851ns (74.762%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 19.488 - 14.881 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 8.116 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.310     8.116    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.223     8.339 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           1.851    10.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238    10.429 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.429    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.482 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.593 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.593    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.853    19.488    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.159    19.646    
                         clock uncertainty           -0.035    19.611    
    SLICE_X167Y302       FDCE (Setup_fdce_C_D)        0.049    19.660    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  9.067    

Slack (MET) :             9.116ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.584ns  (logic 0.733ns (28.363%)  route 1.851ns (71.637%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 19.644 - 14.881 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 8.116 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.310     8.116    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.223     8.339 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           1.851    10.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238    10.429 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.429    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.482 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.535 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X167Y303       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.701 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.701    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.010    19.644    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.159    19.803    
                         clock uncertainty           -0.035    19.767    
    SLICE_X167Y303       FDCE (Setup_fdce_C_D)        0.049    19.816    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         19.816    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  9.116    

Slack (MET) :             9.132ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p1 rise@14.881ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        2.478ns  (logic 0.627ns (25.299%)  route 1.851ns (74.701%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 19.555 - 14.881 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 8.116 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     3.807 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.310     8.116    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.223     8.339 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           1.851    10.191    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238    10.429 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.429    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.595 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_6
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                     14.881    14.881 r  
    AC28                                              0.000    14.881 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    15.634 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.921    19.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.159    19.713    
                         clock uncertainty           -0.035    19.678    
    SLICE_X167Y301       FDCE (Setup_fdce_C_D)        0.049    19.727    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.727    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  9.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.081ns  (logic 0.303ns (28.030%)  route 0.778ns (71.970%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 6.620 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.708 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.733 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.733    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X167Y303       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     6.774 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.774    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.116     6.620    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.119     6.501    
    SLICE_X167Y303       FDCE (Hold_fdce_C_D)         0.071     6.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.774    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.092ns  (logic 0.314ns (28.755%)  route 0.778ns (71.245%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 6.620 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.708 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.733 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.733    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X167Y303       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     6.785 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.785    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.116     6.620    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.119     6.501    
    SLICE_X167Y303       FDCE (Hold_fdce_C_D)         0.071     6.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.785    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.100ns  (logic 0.322ns (29.273%)  route 0.778ns (70.727%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 6.620 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.708 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.733 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.733    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X167Y303       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     6.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.793    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.116     6.620    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.119     6.501    
    SLICE_X167Y303       FDCE (Hold_fdce_C_D)         0.071     6.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.031ns  (logic 0.253ns (24.540%)  route 0.778ns (75.460%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 6.550 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     6.724 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.724    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.047     6.550    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.119     6.432    
    SLICE_X167Y301       FDCE (Hold_fdce_C_D)         0.071     6.503    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.503    
                         arrival time                           6.724    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.105ns  (logic 0.327ns (29.593%)  route 0.778ns (70.407%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 6.620 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.708 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.733 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.733    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X167Y303       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     6.798 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.116     6.620    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y303       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.119     6.501    
    SLICE_X167Y303       FDCE (Hold_fdce_C_D)         0.071     6.572    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.798    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.042ns  (logic 0.264ns (25.336%)  route 0.778ns (74.664%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 6.550 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     6.735 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.735    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.047     6.550    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.119     6.432    
    SLICE_X167Y301       FDCE (Hold_fdce_C_D)         0.071     6.503    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.503    
                         arrival time                           6.735    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.050ns  (logic 0.272ns (25.905%)  route 0.778ns (74.095%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 6.550 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     6.743 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.743    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_6
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.047     6.550    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism             -0.119     6.432    
    SLICE_X167Y301       FDCE (Hold_fdce_C_D)         0.071     6.503    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.503    
                         arrival time                           6.743    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.055ns  (logic 0.277ns (26.256%)  route 0.778ns (73.744%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 6.550 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     6.748 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.748    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.047     6.550    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y301       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.119     6.432    
    SLICE_X167Y301       FDCE (Hold_fdce_C_D)         0.071     6.503    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.503    
                         arrival time                           6.748    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.056ns  (logic 0.278ns (26.326%)  route 0.778ns (73.674%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 6.501 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.708 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     6.749 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.749    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.997     6.501    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.119     6.383    
    SLICE_X167Y302       FDCE (Hold_fdce_C_D)         0.071     6.454    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.454    
                         arrival time                           6.749    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p1 rise@2.976ns - lvds_dco1_p1 rise@2.976ns)
  Data Path Delay:        1.067ns  (logic 0.289ns (27.086%)  route 0.778ns (72.914%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 6.501 - 2.976 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 5.693 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     3.430 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.263     5.693    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y300       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y300       FDCE (Prop_fdce_C_Q)         0.100     5.793 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.778     6.571    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X167Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     6.683 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     6.708 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X167Y302       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     6.760 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.760    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p1 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     3.504 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.997     6.501    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X167Y302       FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.119     6.383    
    SLICE_X167Y302       FDCE (Hold_fdce_C_D)         0.071     6.454    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.454    
                         arrival time                           6.760    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X166Y305   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X163Y303   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X163Y303   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X166Y305   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X167Y300   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X167Y302   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X167Y302   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X167Y303   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X167Y303   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X166Y305   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X166Y305   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X166Y305   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X167Y300   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X167Y300   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X167Y300   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X167Y300   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X167Y301   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X167Y303   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X167Y303   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X167Y303   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X167Y303   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X167Y301   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X167Y301   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X167Y301   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X167Y301   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_2
  To Clock:  clk1_bufin_2

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.378ns  (logic 0.259ns (18.799%)  route 1.119ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.081ns = ( 4.057 - 2.976 ) 
    Source Clock Delay      (SCD):    1.228ns = ( 1.823 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.517     1.823    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X0Y232         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_fdre_C_Q)         0.259     2.082 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           1.119     3.201    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d1[1]
    SLICE_X1Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.224     4.057    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X1Y195         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.132     3.924    
                         clock uncertainty           -0.133     3.792    
    SLICE_X1Y195         FDRE (Setup_fdre_C_D)       -0.022     3.770    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          3.770    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.264ns  (logic 0.259ns (20.487%)  route 1.005ns (79.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 4.055 - 2.976 ) 
    Source Clock Delay      (SCD):    1.223ns = ( 1.818 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.512     1.818    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y221         FDCE (Prop_fdce_C_Q)         0.259     2.077 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           1.005     3.082    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_strobe
    SLICE_X7Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.222     4.055    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X7Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6_srlopt/C
                         clock pessimism             -0.132     3.922    
                         clock uncertainty           -0.133     3.790    
    SLICE_X7Y197         FDRE (Setup_fdre_C_D)       -0.022     3.768    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                          3.768    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.220ns  (logic 0.259ns (21.230%)  route 0.961ns (78.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 4.055 - 2.976 ) 
    Source Clock Delay      (SCD):    1.223ns = ( 1.818 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.512     1.818    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y221         FDCE (Prop_fdce_C_Q)         0.259     2.077 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.961     3.038    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_strobe
    SLICE_X4Y198         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.222     4.055    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X4Y198         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6_srlopt/C
                         clock pessimism             -0.132     3.922    
                         clock uncertainty           -0.133     3.790    
    SLICE_X4Y198         FDRE (Setup_fdre_C_D)       -0.002     3.788    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                          3.788    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.139ns  (logic 0.259ns (22.741%)  route 0.880ns (77.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 4.055 - 2.976 ) 
    Source Clock Delay      (SCD):    1.223ns = ( 1.818 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.512     1.818    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y221         FDCE (Prop_fdce_C_Q)         0.259     2.077 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=4, routed)           0.880     2.957    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_strobe
    SLICE_X4Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.222     4.055    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y199         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6_srlopt/C
                         clock pessimism             -0.132     3.922    
                         clock uncertainty           -0.133     3.790    
    SLICE_X4Y199         FDRE (Setup_fdre_C_D)       -0.002     3.788    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                          3.788    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.133ns  (logic 0.259ns (22.850%)  route 0.874ns (77.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 4.055 - 2.976 ) 
    Source Clock Delay      (SCD):    1.223ns = ( 1.818 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.512     1.818    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y221         FDCE (Prop_fdce_C_Q)         0.259     2.077 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.874     2.952    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_position
    SLICE_X4Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.222     4.055    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X4Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6_srlopt/C
                         clock pessimism             -0.132     3.922    
                         clock uncertainty           -0.133     3.790    
    SLICE_X4Y197         FDRE (Setup_fdre_C_D)       -0.002     3.788    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                          3.788    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.091ns  (logic 0.259ns (23.745%)  route 0.832ns (76.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 4.055 - 2.976 ) 
    Source Clock Delay      (SCD):    1.223ns = ( 1.818 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.512     1.818    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y221         FDCE (Prop_fdce_C_Q)         0.259     2.077 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=5, routed)           0.832     2.909    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_position
    SLICE_X7Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.222     4.055    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X7Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6_srlopt/C
                         clock pessimism             -0.132     3.922    
                         clock uncertainty           -0.133     3.790    
    SLICE_X7Y197         FDRE (Setup_fdre_C_D)       -0.031     3.759    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -2.909    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.000ns  (logic 0.223ns (22.309%)  route 0.777ns (77.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.993 - 2.976 ) 
    Source Clock Delay      (SCD):    1.236ns = ( 1.831 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.525     1.831    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X7Y201         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.223     2.054 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6_srlopt/Q
                         net (fo=1, routed)           0.777     2.831    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/srlopt_n_1
    SLICE_X10Y181        SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.160     3.993    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y181        SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.132     3.860    
                         clock uncertainty           -0.133     3.728    
    SLICE_X10Y181        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     3.698    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          3.698    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.984ns  (logic 0.223ns (22.651%)  route 0.761ns (77.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.993 - 2.976 ) 
    Source Clock Delay      (SCD):    1.236ns = ( 1.831 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.525     1.831    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X7Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.223     2.054 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6_srlopt/Q
                         net (fo=1, routed)           0.761     2.816    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/srlopt_n
    SLICE_X10Y181        SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.160     3.993    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y181        SRL16E                                       r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.132     3.860    
                         clock uncertainty           -0.133     3.728    
    SLICE_X10Y181        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     3.697    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          3.697    
                         arrival time                          -2.816    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.045ns  (logic 0.259ns (24.776%)  route 0.786ns (75.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.081ns = ( 4.057 - 2.976 ) 
    Source Clock Delay      (SCD):    1.226ns = ( 1.821 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.515     1.821    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/data_clk
    SLICE_X0Y219         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.259     2.080 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.786     2.866    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1[1]
    SLICE_X0Y198         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.224     4.057    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X0Y198         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d1_reg[1]/C
                         clock pessimism             -0.132     3.924    
                         clock uncertainty           -0.133     3.792    
    SLICE_X0Y198         FDRE (Setup_fdre_C_D)       -0.010     3.782    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.782    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_2 rise@2.976ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        1.046ns  (logic 0.259ns (24.753%)  route 0.787ns (75.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 3.986 - 2.976 ) 
    Source Clock Delay      (SCD):    1.061ns = ( 1.656 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     1.426 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          4.453     5.879    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -1.972 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.185     0.213    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.306 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.350     1.656    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X6Y178         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_fdre_C_Q)         0.259     1.915 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.787     2.702    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1__0[1]
    SLICE_X18Y173        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      2.976     2.976 r  
    AC28                                              0.000     2.976 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     3.729 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.697     7.427    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.747 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.750    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.833 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         1.153     3.986    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X18Y173        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]/C
                         clock pessimism             -0.052     3.933    
                         clock uncertainty           -0.133     3.801    
    SLICE_X18Y173        FDRE (Setup_fdre_C_CE)      -0.178     3.623    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[12]
  -------------------------------------------------------------------
                         required time                          3.623    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                  0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 2.295 - 0.595 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 1.917 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.689     1.917    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X3Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y221         FDCE (Prop_fdce_C_Q)         0.100     2.017 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_ready_reg_reg/Q
                         net (fo=3, routed)           0.062     2.079    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_ready
    SLICE_X2Y221         LUT4 (Prop_lut4_I1_O)        0.028     2.107 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     2.107    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X2Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.915     2.295    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism             -0.368     1.928    
    SLICE_X2Y221         FDCE (Hold_fdce_C_D)         0.087     2.015    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 2.162 - 0.595 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 1.806 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.578     1.806    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X11Y171        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.100     1.906 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]/Q
                         net (fo=3, routed)           0.088     1.994    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5[1]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.030     2.024 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     2.024    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X10Y171        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.782     2.162    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X10Y171        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism             -0.346     1.817    
    SLICE_X10Y171        FDRE (Hold_fdre_C_D)         0.096     1.913    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.226ns  (logic 0.130ns (57.612%)  route 0.096ns (42.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 2.158 - 0.595 ) 
    Source Clock Delay      (SCD):    1.208ns = ( 1.803 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.575     1.803    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X13Y174        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y174        FDRE (Prop_fdre_C_Q)         0.100     1.903 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d5_reg[1]/Q
                         net (fo=3, routed)           0.096     1.998    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_0_d5[1]
    SLICE_X12Y174        LUT3 (Prop_lut3_I0_O)        0.030     2.028 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     2.028    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X12Y174        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.778     2.158    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X12Y174        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism             -0.345     1.814    
    SLICE_X12Y174        FDRE (Hold_fdre_C_D)         0.096     1.910    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.399%)  route 0.099ns (43.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 2.295 - 0.595 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 1.917 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.689     1.917    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y221         FDCE (Prop_fdce_C_Q)         0.100     2.017 f  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/Q
                         net (fo=2, routed)           0.099     2.116    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_din_d2[1]
    SLICE_X2Y221         LUT6 (Prop_lut6_I3_O)        0.028     2.144 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000     2.144    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X2Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.915     2.295    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y221         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.367     1.929    
    SLICE_X2Y221         FDCE (Hold_fdce_C_D)         0.087     2.016    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.585%)  route 0.263ns (72.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 2.207 - 0.595 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 1.866 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.638     1.866    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y148         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_fdre_C_Q)         0.100     1.966 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d1_reg[0]/Q
                         net (fo=1, routed)           0.263     2.228    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d1[0]
    SLICE_X3Y155         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.827     2.207    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X3Y155         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]/C
                         clock pessimism             -0.153     2.055    
    SLICE_X3Y155         FDRE (Hold_fdre_C_D)         0.041     2.096    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.368ns  (logic 0.100ns (27.190%)  route 0.268ns (72.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 2.207 - 0.595 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 1.866 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.638     1.866    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y148         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_fdre_C_Q)         0.100     1.966 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[0]/Q
                         net (fo=1, routed)           0.268     2.233    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2[0]
    SLICE_X3Y155         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.827     2.207    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y155         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]/C
                         clock pessimism             -0.153     2.055    
    SLICE_X3Y155         FDRE (Hold_fdre_C_D)         0.043     2.098    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i7/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.363ns  (logic 0.118ns (32.539%)  route 0.245ns (67.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 2.207 - 0.595 ) 
    Source Clock Delay      (SCD):    1.269ns = ( 1.864 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.636     1.864    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i7/data_clk
    SLICE_X0Y142         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i7/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.118     1.982 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i7/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.245     2.226    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1[1]
    SLICE_X2Y153         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.827     2.207    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d1_reg[1]/C
                         clock pessimism             -0.153     2.055    
    SLICE_X2Y153         FDRE (Hold_fdre_C_D)         0.032     2.087    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_1_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.981%)  route 0.271ns (73.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 2.207 - 0.595 ) 
    Source Clock Delay      (SCD):    1.270ns = ( 1.865 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.637     1.865    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X1Y146         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     1.965 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/Q
                         net (fo=1, routed)           0.271     2.235    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d2[0]
    SLICE_X1Y155         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.827     2.207    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X1Y155         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/C
                         clock pessimism             -0.153     2.055    
    SLICE_X1Y155         FDRE (Hold_fdre_C_D)         0.038     2.093    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.808%)  route 0.084ns (36.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 2.162 - 0.595 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 1.806 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.578     1.806    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X12Y171        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y171        FDRE (Prop_fdre_C_Q)         0.118     1.924 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.084     2.008    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/din_nib_0_d5[0]
    SLICE_X13Y171        LUT3 (Prop_lut3_I2_O)        0.030     2.038 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     2.038    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X13Y171        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.782     2.162    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/data_clk
    SLICE_X13Y171        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism             -0.346     1.817    
    SLICE_X13Y171        FDRE (Hold_fdre_C_D)         0.075     1.892    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_2  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_2 rise@0.595ns - clk1_bufin_2 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.808%)  route 0.084ns (36.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 2.165 - 0.595 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 1.809 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     1.049 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.360     3.410    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374     0.036 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.166     1.202    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.228 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.581     1.809    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X8Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.118     1.927 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.084     2.011    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/din_nib_1_d5[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.030     2.041 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     2.041    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X9Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_2 rise edge)
                                                      0.595     0.595 r  
    AC28                                              0.000     0.595 r  lvds_dco1_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     1.123 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.843     3.966    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860     0.106 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.244     1.350    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.380 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=316, routed)         0.785     2.165    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/data_clk
    SLICE_X9Y181         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism             -0.346     1.820    
    SLICE_X9Y181         FDRE (Hold_fdre_C_D)         0.075     1.895    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_2
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y18   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y230    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y238    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y114    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y106    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y232    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y224    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y220    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y118    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y176    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y176    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y181    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y181    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y178     design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y176    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X10Y176    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_2
  To Clock:  clkfb_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_2
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y25   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X1Y6  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco1_p2
  To Clock:  lvds_dco1_p2

Setup :            0  Failing Endpoints,  Worst Slack        9.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.898ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.784ns  (logic 0.302ns (16.929%)  route 1.482ns (83.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 18.280 - 14.881 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 6.972 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.207     6.972    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X2Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.259     7.231 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.710     7.941    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.043     7.984 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.772     8.756    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.687    18.280    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.587    18.867    
                         clock uncertainty           -0.035    18.832    
    SLICE_X4Y10          FDCE (Setup_fdce_C_CE)      -0.178    18.654    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  9.898    

Slack (MET) :             9.898ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.784ns  (logic 0.302ns (16.929%)  route 1.482ns (83.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 18.280 - 14.881 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 6.972 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.207     6.972    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X2Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.259     7.231 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.710     7.941    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.043     7.984 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.772     8.756    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.687    18.280    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.587    18.867    
                         clock uncertainty           -0.035    18.832    
    SLICE_X4Y10          FDCE (Setup_fdce_C_CE)      -0.178    18.654    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  9.898    

Slack (MET) :             9.898ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.784ns  (logic 0.302ns (16.929%)  route 1.482ns (83.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 18.280 - 14.881 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 6.972 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.207     6.972    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X2Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.259     7.231 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.710     7.941    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.043     7.984 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.772     8.756    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.687    18.280    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.587    18.867    
                         clock uncertainty           -0.035    18.832    
    SLICE_X4Y10          FDCE (Setup_fdce_C_CE)      -0.178    18.654    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  9.898    

Slack (MET) :             9.898ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.784ns  (logic 0.302ns (16.929%)  route 1.482ns (83.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 18.280 - 14.881 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 6.972 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.207     6.972    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X2Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.259     7.231 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.710     7.941    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.043     7.984 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.772     8.756    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.687    18.280    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.587    18.867    
                         clock uncertainty           -0.035    18.832    
    SLICE_X4Y10          FDCE (Setup_fdce_C_CE)      -0.178    18.654    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  9.898    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.698ns  (logic 0.302ns (17.790%)  route 1.396ns (82.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.339ns = ( 18.220 - 14.881 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 6.972 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.207     6.972    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X2Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.259     7.231 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.710     7.941    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.043     7.984 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.686     8.670    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.627    18.220    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.631    18.851    
                         clock uncertainty           -0.035    18.816    
    SLICE_X4Y9           FDCE (Setup_fdce_C_CE)      -0.178    18.638    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.698ns  (logic 0.302ns (17.790%)  route 1.396ns (82.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.339ns = ( 18.220 - 14.881 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 6.972 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.207     6.972    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X2Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.259     7.231 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.710     7.941    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.043     7.984 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.686     8.670    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.627    18.220    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.631    18.851    
                         clock uncertainty           -0.035    18.816    
    SLICE_X4Y9           FDCE (Setup_fdce_C_CE)      -0.178    18.638    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.698ns  (logic 0.302ns (17.790%)  route 1.396ns (82.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.339ns = ( 18.220 - 14.881 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 6.972 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.207     6.972    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X2Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.259     7.231 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.710     7.941    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.043     7.984 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.686     8.670    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.627    18.220    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism              0.631    18.851    
                         clock uncertainty           -0.035    18.816    
    SLICE_X4Y9           FDCE (Setup_fdce_C_CE)      -0.178    18.638    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.698ns  (logic 0.302ns (17.790%)  route 1.396ns (82.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.339ns = ( 18.220 - 14.881 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 6.972 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.207     6.972    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X2Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.259     7.231 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.710     7.941    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.043     7.984 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.686     8.670    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.627    18.220    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.631    18.851    
                         clock uncertainty           -0.035    18.816    
    SLICE_X4Y9           FDCE (Setup_fdce_C_CE)      -0.178    18.638    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.811ns  (logic 0.821ns (45.337%)  route 0.990ns (54.663%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 18.280 - 14.881 ) 
    Source Clock Delay      (SCD):    4.098ns = ( 7.074 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.309     7.074    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y7           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.259     7.333 f  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/Q
                         net (fo=2, routed)           0.990     8.323    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
    SLICE_X4Y7           LUT1 (Prop_lut1_I0_O)        0.043     8.366 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.366    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.612 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.666 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.720    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.885 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.885    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.687    18.280    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.587    18.867    
                         clock uncertainty           -0.035    18.832    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.076    18.908    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.037ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco1_p2 rise@14.881ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        1.797ns  (logic 0.807ns (44.911%)  route 0.990ns (55.089%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 18.280 - 14.881 ) 
    Source Clock Delay      (SCD):    4.098ns = ( 7.074 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     3.766 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          3.309     7.074    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y7           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.259     7.333 f  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/Q
                         net (fo=2, routed)           0.990     8.323    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]
    SLICE_X4Y7           LUT1 (Prop_lut1_I0_O)        0.043     8.366 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.366    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count[0]_i_3_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.612 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.666 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.720    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.871 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.871    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                     14.881    14.881 r  
    V23                                               0.000    14.881 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712    15.593 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.687    18.280    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.587    18.867    
                         clock uncertainty           -0.035    18.832    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.076    18.908    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 10.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.567ns  (logic 0.196ns (34.550%)  route 0.371ns (65.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 5.502 - 2.976 ) 
    Source Clock Delay      (SCD):    2.099ns = ( 5.075 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.686     5.075    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.118     5.193 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.371     5.564    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     5.642 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.642    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.040     5.502    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.427     5.075    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.092     5.167    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.642    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.664ns  (logic 0.293ns (44.107%)  route 0.371ns (55.893%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 5.544 - 2.976 ) 
    Source Clock Delay      (SCD):    2.099ns = ( 5.075 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.686     5.075    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.118     5.193 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.371     5.564    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     5.698 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     5.739 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.739    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.082     5.544    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.378     5.166    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.092     5.258    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.258    
                         arrival time                           5.739    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.676ns  (logic 0.305ns (45.099%)  route 0.371ns (54.902%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 5.544 - 2.976 ) 
    Source Clock Delay      (SCD):    2.099ns = ( 5.075 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.686     5.075    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.118     5.193 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.371     5.564    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     5.698 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     5.751 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.751    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.082     5.544    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.378     5.166    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.092     5.258    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.258    
                         arrival time                           5.751    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.683ns  (logic 0.312ns (45.661%)  route 0.371ns (54.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 5.544 - 2.976 ) 
    Source Clock Delay      (SCD):    2.099ns = ( 5.075 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.686     5.075    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.118     5.193 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.371     5.564    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     5.698 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     5.758 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.758    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.082     5.544    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.378     5.166    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.092     5.258    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.258    
                         arrival time                           5.758    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.523%)  route 0.371ns (62.477%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 5.502 - 2.976 ) 
    Source Clock Delay      (SCD):    2.099ns = ( 5.075 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.686     5.075    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.118     5.193 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.371     5.564    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     5.669 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.669    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.040     5.502    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.427     5.075    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.092     5.167    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.669    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.599ns  (logic 0.193ns (32.214%)  route 0.406ns (67.786%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 5.502 - 2.976 ) 
    Source Clock Delay      (SCD):    2.099ns = ( 5.075 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.686     5.075    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.118     5.193 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.406     5.599    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     5.674 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.674    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.040     5.502    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.427     5.075    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.092     5.167    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.674    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.690ns  (logic 0.319ns (46.212%)  route 0.371ns (53.788%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 5.544 - 2.976 ) 
    Source Clock Delay      (SCD):    2.099ns = ( 5.075 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.686     5.075    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.118     5.193 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.371     5.564    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     5.698 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     5.765 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.082     5.544    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.378     5.166    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.092     5.258    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.258    
                         arrival time                           5.765    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.605ns  (logic 0.193ns (31.927%)  route 0.412ns (68.073%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 5.551 - 2.976 ) 
    Source Clock Delay      (SCD):    2.140ns = ( 5.116 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.727     5.116    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.118     5.234 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.412     5.646    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     5.721 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.721    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X4Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.089     5.551    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.435     5.116    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.092     5.208    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.208    
                         arrival time                           5.721    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.609ns  (logic 0.196ns (32.175%)  route 0.413ns (67.825%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 5.551 - 2.976 ) 
    Source Clock Delay      (SCD):    2.140ns = ( 5.116 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.727     5.116    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.118     5.234 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/Q
                         net (fo=2, routed)           0.413     5.647    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     5.725 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.725    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X4Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.089     5.551    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y8           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.435     5.116    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.092     5.208    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.208    
                         arrival time                           5.725    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco1_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco1_p2 rise@2.976ns - lvds_dco1_p2 rise@2.976ns)
  Data Path Delay:        0.625ns  (logic 0.219ns (35.034%)  route 0.406ns (64.966%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 5.502 - 2.976 ) 
    Source Clock Delay      (SCD):    2.099ns = ( 5.075 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     3.389 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.686     5.075    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.118     5.193 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.406     5.599    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     5.700 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.700    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco1_p2 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     3.463 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.040     5.502    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dco_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.427     5.075    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.092     5.167    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.700    
  -------------------------------------------------------------------
                         slack                                  0.533    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco1_p2
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco1_p_2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X4Y7       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X4Y9       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X4Y9       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X4Y10      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X4Y10      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X4Y10      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X4Y10      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X2Y8       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y9       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y9       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y9       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y9       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y7       design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y10      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y10      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X4Y10      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_4
  To Clock:  clk1_bufin_4

Setup :            0  Failing Endpoints,  Worst Slack        0.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.315ns  (logic 0.266ns (20.223%)  route 1.049ns (79.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.383ns = ( 2.593 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 0.109 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.367     0.109    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y118         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.223     0.332 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/Q
                         net (fo=2, routed)           1.049     1.381    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2[1]
    SLICE_X3Y160         LUT3 (Prop_lut3_I2_O)        0.043     1.424 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000     1.424    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l[2]_i_1_n_0
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.223     2.593    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y160         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]/C
                         clock pessimism             -0.247     2.346    
                         clock uncertainty           -0.133     2.213    
    SLICE_X3Y160         FDRE (Setup_fdre_C_D)        0.033     2.246    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          2.246    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.949ns  (logic 0.204ns (21.505%)  route 0.745ns (78.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 2.610 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.311ns = ( 0.284 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.542     0.284    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_i1/data_clk
    SLICE_X1Y84          FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.204     0.488 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.745     1.233    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1[1]
    SLICE_X2Y108         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.240     2.610    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X2Y108         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]/C
                         clock pessimism             -0.234     2.376    
                         clock uncertainty           -0.133     2.243    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)       -0.085     2.158    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.158    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.060ns  (logic 0.266ns (25.103%)  route 0.794ns (74.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.382ns = ( 2.594 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 0.270 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.528     0.270    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDCE (Prop_fdce_C_Q)         0.223     0.493 f  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/Q
                         net (fo=2, routed)           0.794     1.287    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1[1]
    SLICE_X2Y190         LUT6 (Prop_lut6_I1_O)        0.043     1.330 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.224     2.594    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.234     2.360    
                         clock uncertainty           -0.133     2.227    
    SLICE_X2Y190         FDCE (Setup_fdce_C_D)        0.064     2.291    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                          2.291    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.111ns  (logic 0.223ns (20.068%)  route 0.888ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.385ns = ( 2.591 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 0.109 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.367     0.109    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X3Y118         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.223     0.332 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2_reg[1]/Q
                         net (fo=2, routed)           0.888     1.220    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d2[1]
    SLICE_X4Y160         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.221     2.591    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X4Y160         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
                         clock pessimism             -0.247     2.344    
                         clock uncertainty           -0.133     2.211    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)       -0.002     2.209    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d3_reg[1]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.220    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.959ns  (logic 0.223ns (23.243%)  route 0.736ns (76.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.382ns = ( 2.594 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.326ns = ( 0.269 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.527     0.269    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y208         FDCE (Prop_fdce_C_Q)         0.223     0.492 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/Q
                         net (fo=3, routed)           0.736     1.228    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1[0]
    SLICE_X1Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.224     2.594    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]/C
                         clock pessimism             -0.234     2.360    
                         clock uncertainty           -0.133     2.227    
    SLICE_X1Y190         FDCE (Setup_fdce_C_D)       -0.009     2.218    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.040ns  (logic 0.392ns (37.693%)  route 0.648ns (62.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.258ns = ( 2.718 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.221ns = ( 0.374 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.124ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.632     0.374    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/data_clk
    ILOGIC_X0Y226        IDDR                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y226        IDDR (Prop_iddr_C_Q2)        0.392     0.766 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/iddr/Q2
                         net (fo=1, routed)           0.648     1.414    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/q2
    SLICE_X0Y217         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.348     2.718    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/data_clk
    SLICE_X0Y217         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]/C
                         clock pessimism             -0.124     2.594    
                         clock uncertainty           -0.133     2.461    
    SLICE_X0Y217         FDRE (Setup_fdre_C_D)       -0.045     2.416    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.416    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.020ns  (logic 0.266ns (26.067%)  route 0.754ns (73.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.382ns = ( 2.594 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.326ns = ( 0.269 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.527     0.269    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y208         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y208         FDCE (Prop_fdce_C_Q)         0.223     0.492 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[0]/Q
                         net (fo=3, routed)           0.754     1.246    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1[0]
    SLICE_X2Y190         LUT4 (Prop_lut4_I0_O)        0.043     1.289 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.224     2.594    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism             -0.234     2.360    
                         clock uncertainty           -0.133     2.227    
    SLICE_X2Y190         FDCE (Setup_fdce_C_D)        0.065     2.292    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                          2.292    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.098ns  (logic 0.259ns (23.595%)  route 0.839ns (76.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.389ns = ( 2.587 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 0.109 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.367     0.109    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y190         FDCE (Prop_fdce_C_Q)         0.259     0.368 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=3, routed)           0.839     1.207    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_position
    SLICE_X2Y168         SRL16E                                       r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.217     2.587    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y168         SRL16E                                       r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism             -0.154     2.433    
                         clock uncertainty           -0.133     2.300    
    SLICE_X2Y168         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     2.253    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          2.253    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.872ns  (logic 0.223ns (25.574%)  route 0.649ns (74.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.382ns = ( 2.594 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 0.270 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.528     0.270    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y206         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDCE (Prop_fdce_C_Q)         0.223     0.493 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1_reg[1]/Q
                         net (fo=2, routed)           0.649     1.142    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d1[1]
    SLICE_X1Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.224     2.594    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/C
                         clock pessimism             -0.234     2.360    
                         clock uncertainty           -0.133     2.227    
    SLICE_X1Y190         FDCE (Setup_fdce_C_D)       -0.031     2.196    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_4 rise@2.976ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        1.097ns  (logic 0.259ns (23.610%)  route 0.838ns (76.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.389ns = ( 2.587 - 2.976 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 0.109 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.790     1.385 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.989     4.374    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.887    -3.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -1.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.258 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.367     0.109    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y190         FDCE (Prop_fdce_C_Q)         0.259     0.368 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=2, routed)           0.838     1.206    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_strobe
    SLICE_X2Y168         SRL16E                                       r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      2.976     2.976 r  
    V23                                               0.000     2.976 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.712     3.688 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          2.423     6.112    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.854    -0.742 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.029     1.287    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.370 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         1.217     2.587    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y168         SRL16E                                       r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism             -0.154     2.433    
                         clock uncertainty           -0.133     2.300    
    SLICE_X2Y168         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     2.266    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                          2.266    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.226ns  (logic 0.130ns (57.590%)  route 0.096ns (42.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 1.296 - 0.595 ) 
    Source Clock Delay      (SCD):    0.466ns = ( 1.061 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.614     1.061    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y166         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.100     1.161 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/Q
                         net (fo=3, routed)           0.096     1.257    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d5[1]
    SLICE_X4Y166         LUT3 (Prop_lut3_I0_O)        0.030     1.287 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X4Y166         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.820     1.296    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y166         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism             -0.224     1.072    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.096     1.168    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.488%)  route 0.108ns (42.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 1.297 - 0.595 ) 
    Source Clock Delay      (SCD):    0.469ns = ( 1.064 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.617     1.064    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X2Y165         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDRE (Prop_fdre_C_Q)         0.118     1.182 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d4_reg[1]/Q
                         net (fo=3, routed)           0.108     1.290    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d4[1]
    SLICE_X4Y165         LUT3 (Prop_lut3_I0_O)        0.028     1.318 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[5]_i_1/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[5]_i_1_n_0
    SLICE_X4Y165         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.821     1.297    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y165         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[5]/C
                         clock pessimism             -0.202     1.095    
    SLICE_X4Y165         FDRE (Hold_fdre_C_D)         0.087     1.182    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.841%)  route 0.084ns (36.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 1.298 - 0.595 ) 
    Source Clock Delay      (SCD):    0.467ns = ( 1.062 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.615     1.062    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.118     1.180 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.084     1.264    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5[0]
    SLICE_X7Y164         LUT3 (Prop_lut3_I2_O)        0.030     1.294 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     1.294    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.822     1.298    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism             -0.225     1.073    
    SLICE_X7Y164         FDRE (Hold_fdre_C_D)         0.075     1.148    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.255ns  (logic 0.130ns (50.952%)  route 0.125ns (49.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns = ( 1.299 - 0.595 ) 
    Source Clock Delay      (SCD):    0.469ns = ( 1.064 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.617     1.064    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y161         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_fdre_C_Q)         0.100     1.164 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/Q
                         net (fo=3, routed)           0.125     1.289    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4[1]
    SLICE_X6Y162         LUT3 (Prop_lut3_I2_O)        0.030     1.319 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.823     1.299    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y162         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism             -0.223     1.076    
    SLICE_X6Y162         FDRE (Hold_fdre_C_D)         0.096     1.172    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.639%)  route 0.125ns (49.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 1.304 - 0.595 ) 
    Source Clock Delay      (SCD):    0.472ns = ( 1.067 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.620     1.067    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y190         FDCE (Prop_fdce_C_Q)         0.100     1.167 f  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/Q
                         net (fo=2, routed)           0.125     1.292    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2[1]
    SLICE_X2Y190         LUT6 (Prop_lut6_I3_O)        0.028     1.320 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_i_1_n_0
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.828     1.304    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg/C
                         clock pessimism             -0.223     1.081    
    SLICE_X2Y190         FDCE (Hold_fdce_C_D)         0.087     1.168    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_position_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.242%)  route 0.127ns (49.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 1.304 - 0.595 ) 
    Source Clock Delay      (SCD):    0.472ns = ( 1.067 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.620     1.067    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X1Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y190         FDCE (Prop_fdce_C_Q)         0.100     1.167 f  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2_reg[1]/Q
                         net (fo=2, routed)           0.127     1.294    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_din_d2[1]
    SLICE_X2Y190         LUT4 (Prop_lut4_I2_O)        0.028     1.322 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.828     1.304    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_dclk
    SLICE_X2Y190         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism             -0.223     1.081    
    SLICE_X2Y190         FDCE (Hold_fdce_C_D)         0.087     1.168    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.565%)  route 0.125ns (49.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns = ( 1.299 - 0.595 ) 
    Source Clock Delay      (SCD):    0.469ns = ( 1.064 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.617     1.064    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X5Y161         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_fdre_C_Q)         0.100     1.164 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/Q
                         net (fo=3, routed)           0.125     1.289    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_1_d4[1]
    SLICE_X6Y162         LUT3 (Prop_lut3_I0_O)        0.028     1.317 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[5]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l[5]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.823     1.299    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y162         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/C
                         clock pessimism             -0.223     1.076    
    SLICE_X6Y162         FDRE (Hold_fdre_C_D)         0.087     1.163    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.262ns  (logic 0.130ns (49.611%)  route 0.132ns (50.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns = ( 1.294 - 0.595 ) 
    Source Clock Delay      (SCD):    0.464ns = ( 1.059 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.612     1.059    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y168         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDRE (Prop_fdre_C_Q)         0.100     1.159 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d8_reg[1]/Q
                         net (fo=3, routed)           0.132     1.291    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d8[1]
    SLICE_X4Y168         LUT3 (Prop_lut3_I0_O)        0.030     1.321 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[13]_i_1/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l[13]_i_1_n_0
    SLICE_X4Y168         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.818     1.294    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X4Y168         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/C
                         clock pessimism             -0.224     1.070    
    SLICE_X4Y168         FDRE (Hold_fdre_C_D)         0.096     1.166    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns = ( 1.294 - 0.595 ) 
    Source Clock Delay      (SCD):    0.464ns = ( 1.059 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.612     1.059    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y168         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDRE (Prop_fdre_C_Q)         0.100     1.159 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d8_reg[0]/Q
                         net (fo=3, routed)           0.100     1.259    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d8[0]
    SLICE_X5Y168         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.818     1.294    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/data_clk
    SLICE_X5Y168         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[0]/C
                         clock pessimism             -0.235     1.059    
    SLICE_X5Y168         FDRE (Hold_fdre_C_D)         0.043     1.102    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_4  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_4 rise@0.595ns - clk1_bufin_4 rise@0.595ns)
  Data Path Delay:        0.230ns  (logic 0.146ns (63.526%)  route 0.084ns (36.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 1.298 - 0.595 ) 
    Source Clock Delay      (SCD):    0.467ns = ( 1.062 - 0.595 ) 
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.413     1.008 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.523     2.532    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.065    -0.533 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.954     0.421    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.447 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.615     1.062    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X6Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.118     1.180 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[0]/Q
                         net (fo=3, routed)           0.084     1.264    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5[0]
    SLICE_X7Y164         LUT3 (Prop_lut3_I0_O)        0.028     1.292 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     1.292    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l[6]_i_1_n_0
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_4 rise edge)
                                                      0.595     0.595 r  
    V23                                               0.000     0.595 r  lvds_dco1_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_p
    V23                  IBUFDS (Prop_ibufds_I_O)     0.487     1.082 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/bufds/O
                         net (fo=21, routed)          1.863     2.945    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLKIN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.526    -0.581 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.027     0.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.476 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/O
                         net (fo=125, routed)         0.822     1.298    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/data_clk
    SLICE_X7Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/C
                         clock pessimism             -0.225     1.073    
    SLICE_X7Y164         FDRE (Hold_fdre_C_D)         0.061     1.134    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_4
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y1    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y226    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y158    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y84     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y152    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_i2/iddr/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X1Y84      design_1_i/fpga_dig_top_2/U0/iser_top1/iser_ddr_i1/dout_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X6Y164     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d5_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X9Y167     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d8_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X9Y167     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.190       0.790      SLICE_X5Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/din_nib_0_d9_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.190       0.790      SLICE_X4Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[13]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.190       0.840      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.190       0.840      SLICE_X2Y168     design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_4
  To Clock:  clkfb_o_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_4
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y8    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y0  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p
  To Clock:  lvds_dco2_p

Setup :            0  Failing Endpoints,  Worst Slack       10.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.311ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.401ns  (logic 0.755ns (53.895%)  route 0.646ns (46.105%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.217ns = ( 5.193 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.409     5.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.259     5.452 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.645     6.097    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     6.320 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.320    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.374 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.428 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.429    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.594 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.594    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.053    16.665    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.199    16.864    
                         clock uncertainty           -0.035    16.829    
    SLICE_X8Y100         FDCE (Setup_fdce_C_D)        0.076    16.905    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                 10.311    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.387ns  (logic 0.741ns (53.429%)  route 0.646ns (46.571%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.217ns = ( 5.193 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.409     5.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.259     5.452 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.645     6.097    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     6.320 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.320    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.374 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.428 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.429    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.580 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.580    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.053    16.665    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.199    16.864    
                         clock uncertainty           -0.035    16.829    
    SLICE_X8Y100         FDCE (Setup_fdce_C_D)        0.076    16.905    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.364ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.348ns  (logic 0.702ns (52.082%)  route 0.646ns (47.918%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.217ns = ( 5.193 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.409     5.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.259     5.452 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.645     6.097    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     6.320 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.320    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.374 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.428 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.429    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.541 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.541    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.053    16.665    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.199    16.864    
                         clock uncertainty           -0.035    16.829    
    SLICE_X8Y100         FDCE (Setup_fdce_C_D)        0.076    16.905    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                 10.364    

Slack (MET) :             10.368ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.344ns  (logic 0.698ns (51.939%)  route 0.646ns (48.061%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.217ns = ( 5.193 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.409     5.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.259     5.452 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.645     6.097    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     6.320 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.320    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.374 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.428 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.429    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.537 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.537    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.053    16.665    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.199    16.864    
                         clock uncertainty           -0.035    16.829    
    SLICE_X8Y100         FDCE (Setup_fdce_C_D)        0.076    16.905    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                 10.368    

Slack (MET) :             10.504ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.346ns  (logic 0.701ns (52.073%)  route 0.645ns (47.927%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 16.803 - 14.881 ) 
    Source Clock Delay      (SCD):    2.217ns = ( 5.193 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.409     5.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.259     5.452 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.645     6.097    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     6.320 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.320    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.374 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.539 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.539    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.191    16.803    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism              0.199    17.002    
                         clock uncertainty           -0.035    16.967    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)        0.076    17.043    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 10.504    

Slack (MET) :             10.518ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.332ns  (logic 0.687ns (51.569%)  route 0.645ns (48.431%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 16.803 - 14.881 ) 
    Source Clock Delay      (SCD):    2.217ns = ( 5.193 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.409     5.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.259     5.452 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.645     6.097    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     6.320 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.320    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.374 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.525 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.525    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.191    16.803    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.199    17.002    
                         clock uncertainty           -0.035    16.967    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)        0.076    17.043    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         17.043    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                 10.518    

Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.292ns  (logic 0.647ns (50.070%)  route 0.645ns (49.930%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 16.705 - 14.881 ) 
    Source Clock Delay      (SCD):    2.217ns = ( 5.193 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.409     5.193    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.259     5.452 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.645     6.097    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     6.320 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.320    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.485 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.485    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_6
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.093    16.705    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.277    16.982    
                         clock uncertainty           -0.035    16.947    
    SLICE_X8Y98          FDCE (Setup_fdce_C_D)        0.076    17.023    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 10.537    

Slack (MET) :             10.544ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.140ns  (logic 0.302ns (26.490%)  route 0.838ns (73.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 16.705 - 14.881 ) 
    Source Clock Delay      (SCD):    2.084ns = ( 5.060 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.276     5.060    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y102         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259     5.319 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.356     5.675    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.718 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.483     6.200    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.093    16.705    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.253    16.958    
                         clock uncertainty           -0.035    16.923    
    SLICE_X8Y98          FDCE (Setup_fdce_C_CE)      -0.178    16.745    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                 10.544    

Slack (MET) :             10.544ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.140ns  (logic 0.302ns (26.490%)  route 0.838ns (73.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 16.705 - 14.881 ) 
    Source Clock Delay      (SCD):    2.084ns = ( 5.060 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.276     5.060    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y102         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259     5.319 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.356     5.675    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.718 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.483     6.200    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.093    16.705    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.253    16.958    
                         clock uncertainty           -0.035    16.923    
    SLICE_X8Y98          FDCE (Setup_fdce_C_CE)      -0.178    16.745    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                 10.544    

Slack (MET) :             10.544ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p rise@14.881ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        1.140ns  (logic 0.302ns (26.490%)  route 0.838ns (73.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 16.705 - 14.881 ) 
    Source Clock Delay      (SCD):    2.084ns = ( 5.060 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     3.784 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.276     5.060    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y102         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.259     5.319 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.356     5.675    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.043     5.718 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.483     6.200    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                     14.881    14.881 r  
    AE22                                              0.000    14.881 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731    15.612 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.093    16.705    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.253    16.958    
                         clock uncertainty           -0.035    16.923    
    SLICE_X8Y98          FDCE (Setup_fdce_C_CE)      -0.178    16.745    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                 10.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.901%)  route 0.115ns (30.099%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.427 - 2.976 ) 
    Source Clock Delay      (SCD):    1.170ns = ( 4.146 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.738     4.146    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.118     4.264 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.378    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.485 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.485    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.526 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.526    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.946     4.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.145     4.282    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.092     4.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.526    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.393ns  (logic 0.278ns (70.821%)  route 0.115ns (29.179%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.427 - 2.976 ) 
    Source Clock Delay      (SCD):    1.170ns = ( 4.146 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.738     4.146    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.118     4.264 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.378    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.485 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.485    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     4.538 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.538    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.946     4.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.145     4.282    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.092     4.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.332%)  route 0.115ns (28.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.427 - 2.976 ) 
    Source Clock Delay      (SCD):    1.170ns = ( 4.146 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.738     4.146    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.118     4.264 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.378    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.485 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.485    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.545 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.545    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.946     4.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.145     4.282    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.092     4.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.826%)  route 0.115ns (28.174%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.427 - 2.976 ) 
    Source Clock Delay      (SCD):    1.170ns = ( 4.146 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.738     4.146    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.118     4.264 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.378    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.485 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.485    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     4.552 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.552    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.946     4.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.145     4.282    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.092     4.374    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.552    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 4.267 - 2.976 ) 
    Source Clock Delay      (SCD):    1.090ns = ( 4.066 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.658     4.066    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.118     4.184 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.323    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y104         LUT3 (Prop_lut3_I0_O)        0.027     4.350 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X8Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.786     4.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.201     4.066    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.096     4.162    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.162    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 4.267 - 2.976 ) 
    Source Clock Delay      (SCD):    1.090ns = ( 4.066 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.658     4.066    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.118     4.184 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.139     4.323    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.028     4.351 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.351    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X8Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.786     4.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.201     4.066    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.087     4.153    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.794%)  route 0.114ns (37.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 4.325 - 2.976 ) 
    Source Clock Delay      (SCD):    1.137ns = ( 4.113 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.705     4.113    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.118     4.231 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/Q
                         net (fo=2, routed)           0.114     4.345    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.420 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.420    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.844     4.325    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y100         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.212     4.113    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.092     4.205    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.205    
                         arrival time                           4.420    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 4.410 - 2.976 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 4.187 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.779     4.187    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.118     4.305 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.115     4.419    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.494 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     4.494    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_5
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.929     4.410    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y97          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism             -0.223     4.187    
    SLICE_X8Y97          FDCE (Hold_fdce_C_D)         0.092     4.279    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.279    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.385ns = ( 4.361 - 2.976 ) 
    Source Clock Delay      (SCD):    1.170ns = ( 4.146 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.738     4.146    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.118     4.264 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.378    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.453 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.453    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.880     4.361    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y98          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.215     4.146    
    SLICE_X8Y98          FDCE (Hold_fdce_C_D)         0.092     4.238    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p rise@2.976ns - lvds_dco2_p rise@2.976ns)
  Data Path Delay:        0.474ns  (logic 0.171ns (36.092%)  route 0.303ns (63.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 4.427 - 2.976 ) 
    Source Clock Delay      (SCD):    1.090ns = ( 4.066 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     3.408 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.658     4.066    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y104         FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.107     4.173 f  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.149     4.322    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.064     4.386 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.153     4.540    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     3.481 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.946     4.427    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.145     4.282    
    SLICE_X8Y99          FDCE (Hold_fdce_C_CE)        0.030     4.312    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.312    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X8Y104     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y104     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y97      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y99      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y99      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y100     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y100     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y100     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y100     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y104     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y104     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y104     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y100     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y100     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y100     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y100     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y99      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y104     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y104     design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y99      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y99      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y98      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y98      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y98      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y98      design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_1
  To Clock:  clk1_bufin_1

Setup :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.378ns  (logic 0.223ns (16.184%)  route 1.155ns (83.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 1.141 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.256ns = ( -1.661 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.513    -1.661    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_fdre_C_Q)         0.223    -1.438 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           1.155    -0.283    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1[1]
    SLICE_X1Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.212     1.141    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y173         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.709     0.432    
                         clock uncertainty           -0.133     0.300    
    SLICE_X1Y173         FDRE (Setup_fdre_C_D)       -0.010     0.290    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i7/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.356ns  (logic 0.259ns (19.099%)  route 1.097ns (80.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns = ( 1.140 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.243ns = ( -1.648 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.526    -1.648    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i7/data_clk
    SLICE_X0Y210         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i7/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y210         FDRE (Prop_fdre_C_Q)         0.259    -1.389 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i7/dout_reg_reg[0]/Q
                         net (fo=1, routed)           1.097    -0.292    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1[0]
    SLICE_X0Y175         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.211     1.140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X0Y175         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[0]/C
                         clock pessimism             -0.709     0.431    
                         clock uncertainty           -0.133     0.299    
    SLICE_X0Y175         FDRE (Setup_fdre_C_D)       -0.002     0.297    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.195ns  (logic 0.259ns (21.676%)  route 0.936ns (78.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 1.167 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.235ns = ( -1.640 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.534    -1.640    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/data_clk
    SLICE_X0Y77          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.259    -1.381 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.936    -0.445    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1[1]
    SLICE_X2Y112         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y112         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
                         clock pessimism             -0.709     0.458    
                         clock uncertainty           -0.133     0.326    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)       -0.002     0.324    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.243ns  (logic 0.392ns (31.543%)  route 0.851ns (68.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 1.331 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.104ns = ( -1.509 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.665    -1.509    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/data_clk
    ILOGIC_X0Y58         IDDR                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y58         IDDR (Prop_iddr_C_Q1)        0.392    -1.117 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/iddr/Q1
                         net (fo=1, routed)           0.851    -0.266    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/q1
    SLICE_X0Y79          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.402     1.331    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/data_clk
    SLICE_X0Y79          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/C
                         clock pessimism             -0.634     0.697    
                         clock uncertainty           -0.133     0.565    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.045     0.520    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.107ns  (logic 0.259ns (23.399%)  route 0.848ns (76.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 1.162 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.222ns = ( -1.627 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.709ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.547    -1.627    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y93          FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.259    -1.368 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.848    -0.520    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1[0]
    SLICE_X7Y116         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.233     1.162    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X7Y116         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/C
                         clock pessimism             -0.709     0.453    
                         clock uncertainty           -0.133     0.321    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.022     0.299    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.208ns  (logic 0.392ns (32.464%)  route 0.816ns (67.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 1.276 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.123ns = ( -1.528 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.646    -1.528    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/data_clk
    ILOGIC_X0Y246        IDDR                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y246        IDDR (Prop_iddr_C_Q2)        0.392    -1.136 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/iddr/Q2
                         net (fo=1, routed)           0.816    -0.320    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/q2
    SLICE_X0Y231         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.347     1.276    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/data_clk
    SLICE_X0Y231         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]/C
                         clock pessimism             -0.599     0.677    
                         clock uncertainty           -0.133     0.545    
    SLICE_X0Y231         FDRE (Setup_fdre_C_D)       -0.045     0.500    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.110ns  (logic 0.259ns (23.328%)  route 0.851ns (76.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 1.113 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.798 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.376    -1.798    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X4Y144         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.259    -1.539 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.851    -0.687    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X21Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.184     1.113    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X21Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.636     0.477    
                         clock uncertainty           -0.133     0.345    
    SLICE_X21Y146        FDRE (Setup_fdre_C_CE)      -0.201     0.144    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.110ns  (logic 0.259ns (23.328%)  route 0.851ns (76.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 1.113 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.798 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.376    -1.798    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X4Y144         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.259    -1.539 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.851    -0.687    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1__0[1]
    SLICE_X21Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.184     1.113    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X21Y146        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism             -0.636     0.477    
                         clock uncertainty           -0.133     0.345    
    SLICE_X21Y146        FDRE (Setup_fdre_C_CE)      -0.201     0.144    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.372ns  (logic 0.302ns (22.010%)  route 1.070ns (77.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 1.108 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( -1.803 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.371    -1.803    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X4Y136         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.259    -1.544 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.070    -0.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1[0]
    SLICE_X22Y138        LUT3 (Prop_lut3_I1_O)        0.043    -0.431 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.431    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X22Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.179     1.108    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X22Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.636     0.472    
                         clock uncertainty           -0.133     0.340    
    SLICE_X22Y138        FDRE (Setup_fdre_C_D)        0.066     0.406    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_1 rise@2.976ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        1.370ns  (logic 0.302ns (22.038%)  route 1.068ns (77.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 1.112 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.798 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.636ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.808     1.403 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.484    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.235    -4.751 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.267    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.174 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.376    -1.798    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X4Y144         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.259    -1.539 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          1.068    -0.470    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X22Y148        LUT3 (Prop_lut3_I1_O)        0.043    -0.427 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.427    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X22Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      2.976     2.976 r  
    AE22                                              0.000     2.976 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.731     3.707 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.693    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.214    -1.521 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.154    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.071 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.183     1.112    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X22Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism             -0.636     0.476    
                         clock uncertainty           -0.133     0.344    
    SLICE_X22Y148        FDRE (Setup_fdre_C_D)        0.066     0.410    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.621%)  route 0.088ns (40.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns = ( 0.068 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 0.099 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.600     0.099    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X11Y136        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y136        FDRE (Prop_fdre_C_Q)         0.100     0.199 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.088     0.287    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5[1]
    SLICE_X10Y136        LUT3 (Prop_lut3_I0_O)        0.030     0.317 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.317    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[7]_i_1_n_0
    SLICE_X10Y136        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.800     0.068    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X10Y136        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]/C
                         clock pessimism              0.042     0.110    
    SLICE_X10Y136        FDRE (Hold_fdre_C_D)         0.096     0.206    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns = ( 0.069 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 0.099 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.600     0.099    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X19Y137        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y137        FDRE (Prop_fdre_C_Q)         0.100     0.199 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/Q
                         net (fo=3, routed)           0.088     0.287    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5[1]
    SLICE_X18Y137        LUT3 (Prop_lut3_I0_O)        0.030     0.317 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.317    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X18Y137        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.801     0.069    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X18Y137        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism              0.041     0.110    
    SLICE_X18Y137        FDRE (Hold_fdre_C_D)         0.096     0.206    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns = ( 0.104 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.463ns = ( 0.132 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.633     0.132    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X7Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.100     0.232 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/Q
                         net (fo=3, routed)           0.088     0.320    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4[1]
    SLICE_X6Y145         LUT3 (Prop_lut3_I2_O)        0.030     0.350 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     0.350    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[6]_i_1_n_0
    SLICE_X6Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.836     0.104    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism              0.039     0.143    
    SLICE_X6Y145         FDRE (Hold_fdre_C_D)         0.096     0.239    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.220ns  (logic 0.130ns (59.075%)  route 0.090ns (40.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns = ( 0.073 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.604     0.103    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDRE (Prop_fdre_C_Q)         0.100     0.203 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/Q
                         net (fo=2, routed)           0.090     0.293    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9[0]
    SLICE_X12Y145        LUT3 (Prop_lut3_I2_O)        0.030     0.323 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l[15]_i_1/O
                         net (fo=1, routed)           0.000     0.323    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/p_2_in[15]
    SLICE_X12Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.805     0.073    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X12Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[15]/C
                         clock pessimism              0.041     0.114    
    SLICE_X12Y145        FDRE (Hold_fdre_C_D)         0.096     0.210    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.224ns  (logic 0.132ns (58.913%)  route 0.092ns (41.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns = ( 0.073 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 0.103 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.604     0.103    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDRE (Prop_fdre_C_Q)         0.100     0.203 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9_reg[0]/Q
                         net (fo=2, routed)           0.092     0.295    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d9[0]
    SLICE_X12Y145        LUT3 (Prop_lut3_I0_O)        0.032     0.327 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.327    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/p_2_in[14]
    SLICE_X12Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.805     0.073    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X12Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[14]/C
                         clock pessimism              0.041     0.114    
    SLICE_X12Y145        FDRE (Hold_fdre_C_D)         0.096     0.210    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.247%)  route 0.088ns (40.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns = ( 0.068 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 0.099 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.600     0.099    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X11Y136        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y136        FDRE (Prop_fdre_C_Q)         0.100     0.199 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/Q
                         net (fo=3, routed)           0.088     0.287    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5[1]
    SLICE_X10Y136        LUT3 (Prop_lut3_I2_O)        0.028     0.315 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l[8]_i_1/O
                         net (fo=1, routed)           0.000     0.315    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/p_1_in[8]
    SLICE_X10Y136        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.800     0.068    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X10Y136        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]/C
                         clock pessimism              0.042     0.110    
    SLICE_X10Y136        FDRE (Hold_fdre_C_D)         0.087     0.197    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_16b_2l_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns = ( 0.104 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.463ns = ( 0.132 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.633     0.132    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X7Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.100     0.232 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4_reg[1]/Q
                         net (fo=3, routed)           0.088     0.320    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d4[1]
    SLICE_X6Y145         LUT3 (Prop_lut3_I0_O)        0.028     0.348 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[5]_i_1/O
                         net (fo=1, routed)           0.000     0.348    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[5]_i_1_n_0
    SLICE_X6Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.836     0.104    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y145         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/C
                         clock pessimism              0.039     0.143    
    SLICE_X6Y145         FDRE (Hold_fdre_C_D)         0.087     0.230    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.226ns  (logic 0.130ns (57.590%)  route 0.096ns (42.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns = ( 0.071 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.495ns = ( 0.100 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.601     0.100    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X21Y140        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y140        FDRE (Prop_fdre_C_Q)         0.100     0.200 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5_reg[1]/Q
                         net (fo=3, routed)           0.096     0.296    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d5[1]
    SLICE_X20Y140        LUT3 (Prop_lut3_I0_O)        0.030     0.326 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.326    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X20Y140        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.803     0.071    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X20Y140        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism              0.040     0.111    
    SLICE_X20Y140        FDRE (Hold_fdre_C_D)         0.096     0.207    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.990%)  route 0.113ns (53.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns = ( 0.068 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.495ns = ( 0.100 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.601     0.100    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X9Y137         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.100     0.200 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4_reg[1]/Q
                         net (fo=3, routed)           0.113     0.313    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d4[1]
    SLICE_X11Y136        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.800     0.068    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X11Y136        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]/C
                         clock pessimism              0.063     0.131    
    SLICE_X11Y136        FDRE (Hold_fdre_C_D)         0.040     0.171    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_1  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_1 rise@0.595ns - clk1_bufin_1 rise@0.595ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.081%)  route 0.112ns (52.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns = ( 0.070 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.495ns = ( 0.100 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.432     1.027 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.530    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.637    -1.107 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.527    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.501 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.601     0.100    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X21Y140        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y140        FDRE (Prop_fdre_C_Q)         0.100     0.200 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d6_reg[0]/Q
                         net (fo=3, routed)           0.112     0.312    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d6[0]
    SLICE_X22Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_1 rise edge)
                                                      0.595     0.595 r  
    AE22                                              0.000     0.595 r  lvds_dco2_p_0 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_p
    AE22                 IBUFDS (Prop_ibufds_I_O)     0.505     1.100 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.653    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    -1.411 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.762    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.732 r  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.802     0.070    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X22Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[0]/C
                         clock pessimism              0.063     0.133    
    SLICE_X22Y141        FDRE (Hold_fdre_C_D)         0.037     0.170    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_1
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y0    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y122    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y246    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y214    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y58     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y62     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y140    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y108    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y130    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y136     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X4Y144     design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_1
  To Clock:  clkfb_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_1
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y7    design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y2  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p1
  To Clock:  lvds_dco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       10.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.349ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.248ns  (logic 0.330ns (26.447%)  route 0.918ns (73.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 16.652 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.475     6.226    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.015    16.652    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism              0.159    16.811    
                         clock uncertainty           -0.035    16.775    
    SLICE_X9Y149         FDCE (Setup_fdce_C_CE)      -0.201    16.574    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.574    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                 10.349    

Slack (MET) :             10.349ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.248ns  (logic 0.330ns (26.447%)  route 0.918ns (73.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 16.652 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.475     6.226    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.015    16.652    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism              0.159    16.811    
                         clock uncertainty           -0.035    16.775    
    SLICE_X9Y149         FDCE (Setup_fdce_C_CE)      -0.201    16.574    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.574    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                 10.349    

Slack (MET) :             10.349ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.248ns  (logic 0.330ns (26.447%)  route 0.918ns (73.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 16.652 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.475     6.226    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.015    16.652    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism              0.159    16.811    
                         clock uncertainty           -0.035    16.775    
    SLICE_X9Y149         FDCE (Setup_fdce_C_CE)      -0.201    16.574    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.574    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                 10.349    

Slack (MET) :             10.349ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.248ns  (logic 0.330ns (26.447%)  route 0.918ns (73.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 16.652 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.475     6.226    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.015    16.652    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism              0.159    16.811    
                         clock uncertainty           -0.035    16.775    
    SLICE_X9Y149         FDCE (Setup_fdce_C_CE)      -0.201    16.574    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.574    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                 10.349    

Slack (MET) :             10.519ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.142ns  (logic 0.330ns (28.889%)  route 0.812ns (71.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 16.676 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.369     6.120    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y146         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.039    16.676    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y146         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.200    16.876    
                         clock uncertainty           -0.035    16.840    
    SLICE_X9Y146         FDCE (Setup_fdce_C_CE)      -0.201    16.639    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.639    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 10.519    

Slack (MET) :             10.519ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.142ns  (logic 0.330ns (28.889%)  route 0.812ns (71.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 16.676 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.369     6.120    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y146         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.039    16.676    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y146         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.200    16.876    
                         clock uncertainty           -0.035    16.840    
    SLICE_X9Y146         FDCE (Setup_fdce_C_CE)      -0.201    16.639    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.639    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 10.519    

Slack (MET) :             10.519ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.142ns  (logic 0.330ns (28.889%)  route 0.812ns (71.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 16.676 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.369     6.120    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y146         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.039    16.676    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y146         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.200    16.876    
                         clock uncertainty           -0.035    16.840    
    SLICE_X9Y146         FDCE (Setup_fdce_C_CE)      -0.201    16.639    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.639    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 10.519    

Slack (MET) :             10.519ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.142ns  (logic 0.330ns (28.889%)  route 0.812ns (71.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 16.676 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.369     6.120    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y146         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.039    16.676    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y146         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.200    16.876    
                         clock uncertainty           -0.035    16.840    
    SLICE_X9Y146         FDCE (Setup_fdce_C_CE)      -0.201    16.639    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.639    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 10.519    

Slack (MET) :             10.549ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.060ns  (logic 0.330ns (31.131%)  route 0.730ns (68.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.287     6.038    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.028    16.665    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.159    16.823    
                         clock uncertainty           -0.035    16.788    
    SLICE_X9Y147         FDCE (Setup_fdce_C_CE)      -0.201    16.587    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 10.549    

Slack (MET) :             10.549ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p1 rise@14.881ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        1.060ns  (logic 0.330ns (31.131%)  route 0.730ns (68.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 16.665 - 14.881 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4.978 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     3.809 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.978    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.204     5.182 f  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/Q
                         net (fo=6, routed)           0.443     5.625    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.126     5.751 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.287     6.038    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                     14.881    14.881 r  
    AE27                                              0.000    14.881 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756    15.637 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.028    16.665    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.159    16.823    
                         clock uncertainty           -0.035    16.788    
    SLICE_X9Y147         FDCE (Setup_fdce_C_CE)      -0.201    16.587    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 10.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.351ns  (logic 0.253ns (72.167%)  route 0.098ns (27.833%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.143ns = ( 4.119 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.686     4.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.100     4.219 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.316    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.428    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.469 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.469    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.829     4.335    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.119     4.217    
    SLICE_X9Y148         FDCE (Hold_fdce_C_D)         0.071     4.288    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.288    
                         arrival time                           4.469    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 4.278 - 2.976 ) 
    Source Clock Delay      (SCD):    1.100ns = ( 4.076 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.644     4.076    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.100     4.176 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.305    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X9Y150         LUT3 (Prop_lut3_I0_O)        0.029     4.334 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.334    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.772     4.278    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.202     4.076    
    SLICE_X9Y150         FDCE (Hold_fdce_C_D)         0.075     4.151    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.151    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.362ns  (logic 0.264ns (73.014%)  route 0.098ns (26.986%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.143ns = ( 4.119 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.686     4.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.100     4.219 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.316    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.428    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.480 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.480    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.829     4.335    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.119     4.217    
    SLICE_X9Y148         FDCE (Hold_fdce_C_D)         0.071     4.288    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.288    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 4.278 - 2.976 ) 
    Source Clock Delay      (SCD):    1.100ns = ( 4.076 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.644     4.076    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.100     4.176 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.129     4.305    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X9Y150         LUT2 (Prop_lut2_I1_O)        0.028     4.333 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1/O
                         net (fo=1, routed)           0.000     4.333    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_i_1_n_0
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.772     4.278    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y150         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                         clock pessimism             -0.202     4.076    
    SLICE_X9Y150         FDCE (Hold_fdce_C_D)         0.060     4.136    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.136    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.354ns  (logic 0.253ns (71.473%)  route 0.101ns (28.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 4.328 - 2.976 ) 
    Source Clock Delay      (SCD):    1.148ns = ( 4.124 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.691     4.124    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y146         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDCE (Prop_fdce_C_Q)         0.100     4.224 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.325    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.437 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.437    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.478    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_7
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.822     4.328    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism             -0.119     4.210    
    SLICE_X9Y147         FDCE (Hold_fdce_C_D)         0.071     4.281    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.281    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.370ns  (logic 0.272ns (73.598%)  route 0.098ns (26.402%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.143ns = ( 4.119 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.686     4.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.100     4.219 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.316    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.428    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.488 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.488    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.829     4.335    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.119     4.217    
    SLICE_X9Y148         FDCE (Hold_fdce_C_D)         0.071     4.288    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.288    
                         arrival time                           4.488    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.463%)  route 0.098ns (35.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 4.319 - 2.976 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 4.109 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.676     4.109    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.100     4.209 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/Q
                         net (fo=2, routed)           0.098     4.307    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.384 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.384    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.812     4.319    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.210     4.109    
    SLICE_X9Y149         FDCE (Hold_fdce_C_D)         0.071     4.180    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.384    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.463%)  route 0.098ns (35.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 4.328 - 2.976 ) 
    Source Clock Delay      (SCD):    1.143ns = ( 4.119 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.686     4.119    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.100     4.219 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/Q
                         net (fo=2, routed)           0.098     4.316    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.393 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_4
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.822     4.328    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y147         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism             -0.210     4.119    
    SLICE_X9Y147         FDCE (Hold_fdce_C_D)         0.071     4.190    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.393    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 4.335 - 2.976 ) 
    Source Clock Delay      (SCD):    1.149ns = ( 4.125 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.692     4.125    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDCE (Prop_fdce_C_Q)         0.100     4.225 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.098     4.323    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     4.400 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.400    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_4
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.829     4.335    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism             -0.211     4.125    
    SLICE_X9Y148         FDCE (Hold_fdce_C_D)         0.071     4.196    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.196    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p1  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p1 rise@2.976ns - lvds_dco2_p1 rise@2.976ns)
  Data Path Delay:        0.351ns  (logic 0.253ns (72.133%)  route 0.098ns (27.867%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 4.319 - 2.976 ) 
    Source Clock Delay      (SCD):    1.149ns = ( 4.125 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     3.433 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.692     4.125    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y148         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDCE (Prop_fdce_C_Q)         0.100     4.225 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/Q
                         net (fo=2, routed)           0.098     4.323    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.435 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.476 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.476    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p1 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     3.506 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.812     4.319    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X9Y149         FDCE                                         r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.119     4.200    
    SLICE_X9Y149         FDCE (Hold_fdce_C_D)         0.071     4.271    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.271    
                         arrival time                           4.476    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p1
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X9Y150     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y150     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y146     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y148     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y148     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y149     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y149     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y149     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X9Y149     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X9Y150     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X9Y150     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y146     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y148     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y148     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y146     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y146     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X9Y146     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y150     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y150     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y146     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y146     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y146     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y146     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y150     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X9Y150     design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_3
  To Clock:  clk1_bufin_3

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.249ns  (logic 0.392ns (31.384%)  route 0.857ns (68.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.780ns = ( 1.196 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( -1.499 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.639    -1.499    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/data_clk
    ILOGIC_X0Y216        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y216        IDDR (Prop_iddr_C_Q1)        0.392    -1.107 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/iddr/Q1
                         net (fo=1, routed)           0.857    -0.250    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/q1
    SLICE_X1Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.224     1.196    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/data_clk
    SLICE_X1Y197         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/dout_reg_reg[1]/C
                         clock pessimism             -0.715     0.480    
                         clock uncertainty           -0.133     0.348    
    SLICE_X1Y197         FDRE (Setup_fdre_C_D)       -0.053     0.295    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.334ns  (logic 0.223ns (16.717%)  route 1.111ns (83.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 1.184 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( -1.620 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.518    -1.620    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y216         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y216         FDRE (Prop_fdre_C_Q)         0.223    -1.397 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[0]/Q
                         net (fo=1, routed)           1.111    -0.286    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1[0]
    SLICE_X2Y171         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.212     1.184    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y171         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[0]/C
                         clock pessimism             -0.715     0.468    
                         clock uncertainty           -0.133     0.336    
    SLICE_X2Y171         FDRE (Setup_fdre_C_D)       -0.010     0.326    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/dout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.288ns  (logic 0.259ns (20.111%)  route 1.029ns (79.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 1.182 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( -1.615 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.523    -1.615    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/data_clk
    SLICE_X0Y211         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/dout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.259    -1.356 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/dout_reg_reg[0]/Q
                         net (fo=1, routed)           1.029    -0.327    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1[0]
    SLICE_X1Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.210     1.182    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X1Y176         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[0]/C
                         clock pessimism             -0.715     0.466    
                         clock uncertainty           -0.133     0.334    
    SLICE_X1Y176         FDRE (Setup_fdre_C_D)       -0.010     0.324    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.288ns  (logic 0.259ns (20.103%)  route 1.029ns (79.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 1.189 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.219ns = ( -1.624 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.514    -1.624    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/data_clk
    SLICE_X0Y229         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y229         FDRE (Prop_fdre_C_Q)         0.259    -1.365 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/dout_reg_reg[1]/Q
                         net (fo=1, routed)           1.029    -0.335    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1[1]
    SLICE_X1Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.217     1.189    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y183         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]/C
                         clock pessimism             -0.715     0.473    
                         clock uncertainty           -0.133     0.341    
    SLICE_X1Y183         FDRE (Setup_fdre_C_D)       -0.022     0.319    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.211ns  (logic 0.223ns (18.410%)  route 0.988ns (81.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 1.187 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.206ns = ( -1.611 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.611    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X1Y205         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y205         FDRE (Prop_fdre_C_Q)         0.223    -1.388 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1_reg[1]/Q
                         net (fo=1, routed)           0.988    -0.400    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d1[1]
    SLICE_X3Y169         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.215     1.187    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y169         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
                         clock pessimism             -0.715     0.471    
                         clock uncertainty           -0.133     0.339    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)       -0.031     0.308    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.315ns  (logic 0.392ns (29.815%)  route 0.923ns (70.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 1.314 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.091ns = ( -1.496 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.642    -1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/data_clk
    ILOGIC_X0Y242        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y242        IDDR (Prop_iddr_C_Q2)        0.392    -1.104 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/Q2
                         net (fo=1, routed)           0.923    -0.181    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/q2
    SLICE_X0Y221         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.342     1.314    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/data_clk
    SLICE_X0Y221         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]/C
                         clock pessimism             -0.605     0.708    
                         clock uncertainty           -0.133     0.576    
    SLICE_X0Y221         FDRE (Setup_fdre_C_D)       -0.045     0.531    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.210ns  (logic 0.259ns (21.413%)  route 0.951ns (78.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 1.188 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.214ns = ( -1.619 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.519    -1.619    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/data_clk
    SLICE_X0Y215         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_fdre_C_Q)         0.259    -1.360 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.951    -0.409    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0[1]
    SLICE_X1Y182         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.216     1.188    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y182         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]/C
                         clock pessimism             -0.715     0.472    
                         clock uncertainty           -0.133     0.340    
    SLICE_X1Y182         FDRE (Setup_fdre_C_D)       -0.022     0.318    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.272ns  (logic 0.392ns (30.818%)  route 0.880ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 1.312 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.091ns = ( -1.496 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.642    -1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/data_clk
    ILOGIC_X0Y240        IDDR                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y240        IDDR (Prop_iddr_C_Q2)        0.392    -1.104 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/iddr/Q2
                         net (fo=1, routed)           0.880    -0.224    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/q2
    SLICE_X0Y223         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.340     1.312    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/data_clk
    SLICE_X0Y223         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/dout_reg_reg[0]/C
                         clock pessimism             -0.605     0.706    
                         clock uncertainty           -0.133     0.574    
    SLICE_X0Y223         FDRE (Setup_fdre_C_D)       -0.045     0.529    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.125ns  (logic 0.223ns (19.829%)  route 0.902ns (80.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 1.184 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.206ns = ( -1.611 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.527    -1.611    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X1Y200         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDRE (Prop_fdre_C_Q)         0.223    -1.388 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1_reg[0]/Q
                         net (fo=1, routed)           0.902    -0.486    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d1[0]
    SLICE_X2Y171         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.212     1.184    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X2Y171         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]/C
                         clock pessimism             -0.715     0.468    
                         clock uncertainty           -0.133     0.336    
    SLICE_X2Y171         FDRE (Setup_fdre_C_D)       -0.002     0.334    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_3 rise@2.976ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        1.330ns  (logic 0.266ns (20.004%)  route 1.064ns (79.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 1.210 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( -1.783 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.833     1.428 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.509    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -4.715 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.231    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -3.138 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.355    -1.783    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y169         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.223    -1.560 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           1.064    -0.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d2[1]
    SLICE_X3Y134         LUT3 (Prop_lut3_I2_O)        0.043    -0.453 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.453    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l[2]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      2.976     2.976 r  
    AE27                                              0.000     2.976 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.756     3.732 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.718    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -1.478 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -0.111    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -0.028 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         1.238     1.210    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]/C
                         clock pessimism             -0.728     0.481    
                         clock uncertainty           -0.133     0.349    
    SLICE_X3Y134         FDRE (Setup_fdre_C_D)        0.034     0.383    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_16b_1l_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.681%)  route 0.088ns (40.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.136 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.424ns = ( 0.171 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.631     0.171    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X7Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.100     0.271 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d5_reg[0]/Q
                         net (fo=3, routed)           0.088     0.358    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d5[0]
    SLICE_X6Y134         LUT3 (Prop_lut3_I0_O)        0.030     0.388 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     0.388    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l[6]_i_1_n_0
    SLICE_X6Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.832     0.136    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X6Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism              0.045     0.182    
    SLICE_X6Y134         FDRE (Hold_fdre_C_D)         0.096     0.278    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.226ns  (logic 0.130ns (57.590%)  route 0.096ns (42.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns = ( 0.100 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.458ns = ( 0.137 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.597     0.137    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X13Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.100     0.237 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8_reg[0]/Q
                         net (fo=3, routed)           0.096     0.332    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_1_d8[0]
    SLICE_X12Y129        LUT3 (Prop_lut3_I0_O)        0.030     0.362 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l[12]_i_1/O
                         net (fo=1, routed)           0.000     0.362    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/p_2_in[12]
    SLICE_X12Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.796     0.100    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X12Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]/C
                         clock pessimism              0.047     0.148    
    SLICE_X12Y129        FDRE (Hold_fdre_C_D)         0.096     0.244    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_12b_2l_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.385ns  (logic 0.100ns (26.001%)  route 0.285ns (73.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns = ( 0.141 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.436ns = ( 0.159 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.619     0.159    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X3Y153         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_fdre_C_Q)         0.100     0.259 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[0]/Q
                         net (fo=3, routed)           0.285     0.543    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3[0]
    SLICE_X5Y141         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.837     0.141    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X5Y141         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d4_reg[0]/C
                         clock pessimism              0.235     0.377    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.040     0.417    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.769%)  route 0.097ns (43.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.139 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.173 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.633     0.173    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X3Y135         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.100     0.273 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.097     0.370    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_1_d3[1]
    SLICE_X2Y135         LUT3 (Prop_lut3_I2_O)        0.028     0.398 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X2Y135         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.835     0.139    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X2Y135         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.044     0.184    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.087     0.271    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns = ( 0.098 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.461ns = ( 0.134 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.594     0.134    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X16Y127        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.118     0.252 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d9_reg[1]/Q
                         net (fo=1, routed)           0.077     0.328    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/din_nib_0_d9[1]
    SLICE_X17Y127        LUT3 (Prop_lut3_I0_O)        0.030     0.358 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l[15]_i_1/O
                         net (fo=1, routed)           0.000     0.358    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l[15]_i_1_n_0
    SLICE_X17Y127        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.794     0.098    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/data_clk
    SLICE_X17Y127        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism              0.046     0.145    
    SLICE_X17Y127        FDRE (Hold_fdre_C_D)         0.075     0.220    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.401ns  (logic 0.100ns (24.954%)  route 0.301ns (75.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.143 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.438ns = ( 0.157 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.617     0.157    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X3Y161         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.100     0.257 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2_reg[1]/Q
                         net (fo=2, routed)           0.301     0.557    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d2[1]
    SLICE_X6Y149         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.839     0.143    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X6Y149         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]/C
                         clock pessimism              0.235     0.379    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.037     0.416    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.431%)  route 0.106ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns = ( 0.095 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.462ns = ( 0.133 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.593     0.133    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X13Y125        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.100     0.233 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7_reg[0]/Q
                         net (fo=3, routed)           0.106     0.339    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d7[0]
    SLICE_X16Y125        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.791     0.095    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X16Y125        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[0]/C
                         clock pessimism              0.067     0.163    
    SLICE_X16Y125        FDRE (Hold_fdre_C_D)         0.032     0.195    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d8_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns = ( 0.105 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.453ns = ( 0.142 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.602     0.142    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X8Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.118     0.260 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5_reg[0]/Q
                         net (fo=3, routed)           0.084     0.344    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_1_d5[0]
    SLICE_X9Y134         LUT3 (Prop_lut3_I0_O)        0.030     0.374 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[6]_i_1/O
                         net (fo=1, routed)           0.000     0.374    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l[6]_i_1_n_0
    SLICE_X9Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.801     0.105    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X9Y134         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]/C
                         clock pessimism              0.047     0.153    
    SLICE_X9Y134         FDRE (Hold_fdre_C_D)         0.075     0.228    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.757%)  route 0.084ns (36.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns = ( 0.100 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.458ns = ( 0.137 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.597     0.137    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X14Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.118     0.255 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7_reg[0]/Q
                         net (fo=3, routed)           0.084     0.339    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/din_nib_0_d7[0]
    SLICE_X15Y129        LUT3 (Prop_lut3_I2_O)        0.030     0.369 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[11]_i_1/O
                         net (fo=1, routed)           0.000     0.369    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l[11]_i_1_n_0
    SLICE_X15Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.796     0.100    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/data_clk
    SLICE_X15Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]/C
                         clock pessimism              0.047     0.148    
    SLICE_X15Y129        FDRE (Hold_fdre_C_D)         0.075     0.223    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_12b_1l_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_3  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_3 rise@0.595ns - clk1_bufin_3 rise@0.595ns)
  Data Path Delay:        0.275ns  (logic 0.129ns (46.865%)  route 0.146ns (53.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns = ( 0.102 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.456ns = ( 0.139 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.457     1.052 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.555    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.066 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -0.486    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.460 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.599     0.139    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X15Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y131        FDRE (Prop_fdre_C_Q)         0.100     0.239 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5_reg[1]/Q
                         net (fo=3, routed)           0.146     0.385    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/din_nib_0_d5[1]
    SLICE_X16Y131        LUT3 (Prop_lut3_I0_O)        0.029     0.414 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1/O
                         net (fo=1, routed)           0.000     0.414    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l[7]_i_1_n_0
    SLICE_X16Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_3 rise edge)
                                                      0.595     0.595 r  
    AE27                                              0.000     0.595 r  lvds_dco2_p_1 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_p
    AE27                 IBUFDS (Prop_ibufds_I_O)     0.530     1.125 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.678    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.375 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -0.726    design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.696 r  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=308, routed)         0.798     0.102    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/data_clk
    SLICE_X16Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]/C
                         clock pessimism              0.067     0.170    
    SLICE_X16Y131        FDRE (Hold_fdre_C_D)         0.096     0.266    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_12b_1l_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_3
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y19   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y78     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y116    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y132    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y228    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i2/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y240    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i3/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y242    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i4/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y216    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i5/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y120    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_ddr_i6/iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X6Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.191       0.549      SLICE_X4Y126     design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1_d5_reg[1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_3
  To Clock:  clkfb_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_3
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y26   design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y3  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_dco2_p2
  To Clock:  lvds_dco2_p2

Setup :            0  Failing Endpoints,  Worst Slack       10.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.456ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.301ns  (logic 0.302ns (23.215%)  route 0.999ns (76.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 16.737 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.449     6.267    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.112    16.737    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
                         clock pessimism              0.199    16.936    
                         clock uncertainty           -0.035    16.901    
    SLICE_X8Y45          FDCE (Setup_fdce_C_CE)      -0.178    16.723    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.723    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 10.456    

Slack (MET) :             10.456ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.301ns  (logic 0.302ns (23.215%)  route 0.999ns (76.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 16.737 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.449     6.267    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.112    16.737    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
                         clock pessimism              0.199    16.936    
                         clock uncertainty           -0.035    16.901    
    SLICE_X8Y45          FDCE (Setup_fdce_C_CE)      -0.178    16.723    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.723    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 10.456    

Slack (MET) :             10.456ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.301ns  (logic 0.302ns (23.215%)  route 0.999ns (76.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 16.737 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.449     6.267    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.112    16.737    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism              0.199    16.936    
                         clock uncertainty           -0.035    16.901    
    SLICE_X8Y45          FDCE (Setup_fdce_C_CE)      -0.178    16.723    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.723    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 10.456    

Slack (MET) :             10.456ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.301ns  (logic 0.302ns (23.215%)  route 0.999ns (76.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 16.737 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.449     6.267    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.112    16.737    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]/C
                         clock pessimism              0.199    16.936    
                         clock uncertainty           -0.035    16.901    
    SLICE_X8Y45          FDCE (Setup_fdce_C_CE)      -0.178    16.723    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.723    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 10.456    

Slack (MET) :             10.471ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.219ns  (logic 0.302ns (24.782%)  route 0.917ns (75.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 16.670 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.367     6.184    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.045    16.670    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]/C
                         clock pessimism              0.199    16.869    
                         clock uncertainty           -0.035    16.834    
    SLICE_X8Y46          FDCE (Setup_fdce_C_CE)      -0.178    16.656    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.656    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                 10.471    

Slack (MET) :             10.471ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.219ns  (logic 0.302ns (24.782%)  route 0.917ns (75.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 16.670 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.367     6.184    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.045    16.670    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]/C
                         clock pessimism              0.199    16.869    
                         clock uncertainty           -0.035    16.834    
    SLICE_X8Y46          FDCE (Setup_fdce_C_CE)      -0.178    16.656    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.656    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                 10.471    

Slack (MET) :             10.471ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.219ns  (logic 0.302ns (24.782%)  route 0.917ns (75.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 16.670 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.367     6.184    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.045    16.670    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism              0.199    16.869    
                         clock uncertainty           -0.035    16.834    
    SLICE_X8Y46          FDCE (Setup_fdce_C_CE)      -0.178    16.656    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.656    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                 10.471    

Slack (MET) :             10.471ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.219ns  (logic 0.302ns (24.782%)  route 0.917ns (75.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 16.670 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.367     6.184    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.045    16.670    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]/C
                         clock pessimism              0.199    16.869    
                         clock uncertainty           -0.035    16.834    
    SLICE_X8Y46          FDCE (Setup_fdce_C_CE)      -0.178    16.656    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.656    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                 10.471    

Slack (MET) :             10.500ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.132ns  (logic 0.302ns (26.672%)  route 0.830ns (73.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 16.653 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.280     6.098    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.028    16.653    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism              0.158    16.811    
                         clock uncertainty           -0.035    16.776    
    SLICE_X8Y47          FDCE (Setup_fdce_C_CE)      -0.178    16.598    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.598    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                 10.500    

Slack (MET) :             10.500ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.905ns  (lvds_dco2_p2 rise@14.881ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        1.132ns  (logic 0.302ns (26.672%)  route 0.830ns (73.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 16.653 - 14.881 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 4.966 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     3.797 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.169     4.966    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.259     5.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2_reg/Q
                         net (fo=1, routed)           0.550     5.775    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dut_sync_rdy_dco_d2
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.043     5.818 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count[0]_i_1/O
                         net (fo=16, routed)          0.280     6.098    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                     14.881    14.881 r  
    AF15                                              0.000    14.881 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000    14.881    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744    15.625 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.028    16.653    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
                         clock pessimism              0.158    16.811    
                         clock uncertainty           -0.035    16.776    
    SLICE_X8Y47          FDCE (Setup_fdce_C_CE)      -0.178    16.598    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.598    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                 10.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.901%)  route 0.115ns (30.099%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.323 - 2.976 ) 
    Source Clock Delay      (SCD):    1.131ns = ( 4.107 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.686     4.107    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.118     4.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.339    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.446 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.487 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.487    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_7
    SLICE_X8Y48          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.829     4.323    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y48          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
                         clock pessimism             -0.118     4.205    
    SLICE_X8Y48          FDCE (Hold_fdce_C_D)         0.092     4.297    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.487    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.393ns  (logic 0.278ns (70.821%)  route 0.115ns (29.179%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.323 - 2.976 ) 
    Source Clock Delay      (SCD):    1.131ns = ( 4.107 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.686     4.107    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.118     4.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.339    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.446 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     4.499 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.499    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_5
    SLICE_X8Y48          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.829     4.323    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y48          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
                         clock pessimism             -0.118     4.205    
    SLICE_X8Y48          FDCE (Hold_fdce_C_D)         0.092     4.297    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.762%)  route 0.115ns (30.238%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.316 - 2.976 ) 
    Source Clock Delay      (SCD):    1.142ns = ( 4.118 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.697     4.118    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.118     4.236 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.458 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.458    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.499 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.499    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_7
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.822     4.316    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]/C
                         clock pessimism             -0.118     4.198    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.092     4.290    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.290    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.332%)  route 0.115ns (28.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.323 - 2.976 ) 
    Source Clock Delay      (SCD):    1.131ns = ( 4.107 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.686     4.107    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.118     4.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.339    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.446 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.506 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.506    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_6
    SLICE_X8Y48          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.829     4.323    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y48          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
                         clock pessimism             -0.118     4.205    
    SLICE_X8Y48          FDCE (Hold_fdce_C_D)         0.092     4.297    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.316 - 2.976 ) 
    Source Clock Delay      (SCD):    1.131ns = ( 4.107 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.686     4.107    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.118     4.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.339    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.414 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.414    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_5
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.822     4.316    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                         clock pessimism             -0.209     4.107    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.092     4.199    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 4.379 - 2.976 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 4.159 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.738     4.159    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.118     4.277 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/Q
                         net (fo=2, routed)           0.115     4.391    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.466 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     4.466    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]_i_2_n_5
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.885     4.379    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y45          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]/C
                         clock pessimism             -0.220     4.159    
    SLICE_X8Y45          FDCE (Hold_fdce_C_D)         0.092     4.251    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.466    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.603%)  route 0.115ns (37.398%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 4.330 - 2.976 ) 
    Source Clock Delay      (SCD):    1.142ns = ( 4.118 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.697     4.118    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.118     4.236 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     4.426 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.426    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_5
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.836     4.330    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                         clock pessimism             -0.212     4.118    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.092     4.210    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.826%)  route 0.115ns (28.174%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.323 - 2.976 ) 
    Source Clock Delay      (SCD):    1.131ns = ( 4.107 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.686     4.107    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.118     4.225 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/Q
                         net (fo=2, routed)           0.115     4.339    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.446 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.446    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     4.513 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.513    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]_i_1_n_4
    SLICE_X8Y48          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.829     4.323    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y48          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
                         clock pessimism             -0.118     4.205    
    SLICE_X8Y48          FDCE (Hold_fdce_C_D)         0.092     4.297    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.513    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.321ns  (logic 0.147ns (45.803%)  route 0.174ns (54.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 4.299 - 2.976 ) 
    Source Clock Delay      (SCD):    1.114ns = ( 4.090 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.669     4.090    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y49          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.118     4.208 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg/Q
                         net (fo=2, routed)           0.174     4.382    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_d1_reg_n_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I0_O)        0.029     4.411 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1/O
                         net (fo=1, routed)           0.000     4.411    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_i_1_n_0
    SLICE_X8Y49          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.805     4.299    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y49          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
                         clock pessimism             -0.209     4.090    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.096     4.186    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.186    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by lvds_dco2_p2  {rise@2.976ns fall@8.929ns period=11.905ns})
  Path Group:             lvds_dco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_dco2_p2 rise@2.976ns - lvds_dco2_p2 rise@2.976ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.198%)  route 0.115ns (28.802%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.316 - 2.976 ) 
    Source Clock Delay      (SCD):    1.142ns = ( 4.118 - 2.976 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     3.421 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.697     4.118    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y46          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.118     4.236 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]/Q
                         net (fo=2, routed)           0.115     4.351    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[6]
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.458 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.458    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[4]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.518 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.518    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[8]_i_1_n_6
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_dco2_p2 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     3.494 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.822     4.316    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/dco_clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]/C
                         clock pessimism             -0.118     4.198    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.092     4.290    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.290    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_dco2_p2
Waveform(ns):       { 2.976 8.929 }
Period(ns):         11.905
Sources:            { lvds_dco2_p_2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         11.905      10.834     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         11.905      11.155     SLICE_X8Y49      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y45      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y47      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y47      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.700         11.905      11.205     SLICE_X8Y45      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.905      88.095     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.952       2.952      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y49      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.952       5.552      SLICE_X8Y49      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y47      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.952       5.602      SLICE_X8Y47      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.953       2.953      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y45      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y47      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y47      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y48      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.953       5.603      SLICE_X8Y45      design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufin_5
  To Clock:  clk1_bufin_5

Setup :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        1.133ns  (logic 0.259ns (22.865%)  route 0.874ns (77.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 1.191 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( -1.610 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.538    -1.610    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/data_clk
    SLICE_X0Y80          FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.259    -1.351 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/Q
                         net (fo=1, routed)           0.874    -0.477    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0[1]
    SLICE_X1Y111         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.238     1.191    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X1Y111         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]/C
                         clock pessimism             -0.707     0.484    
                         clock uncertainty           -0.133     0.352    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)       -0.022     0.330    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        1.006ns  (logic 0.259ns (25.755%)  route 0.747ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 1.139 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( -1.779 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.369    -1.779    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.520 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.747    -0.773    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.186     1.139    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[10]/C
                         clock pessimism             -0.720     0.419    
                         clock uncertainty           -0.133     0.287    
    SLICE_X11Y143        FDRE (Setup_fdre_C_CE)      -0.201     0.086    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        1.006ns  (logic 0.259ns (25.755%)  route 0.747ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 1.139 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( -1.779 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.369    -1.779    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.520 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.747    -0.773    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.186     1.139    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]/C
                         clock pessimism             -0.720     0.419    
                         clock uncertainty           -0.133     0.287    
    SLICE_X11Y143        FDRE (Setup_fdre_C_CE)      -0.201     0.086    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        1.006ns  (logic 0.259ns (25.755%)  route 0.747ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 1.139 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( -1.779 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.369    -1.779    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.520 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.747    -0.773    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.186     1.139    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]/C
                         clock pessimism             -0.720     0.419    
                         clock uncertainty           -0.133     0.287    
    SLICE_X11Y143        FDRE (Setup_fdre_C_CE)      -0.201     0.086    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[12]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        1.006ns  (logic 0.259ns (25.755%)  route 0.747ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 1.139 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( -1.779 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.369    -1.779    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.520 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.747    -0.773    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.186     1.139    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]/C
                         clock pessimism             -0.720     0.419    
                         clock uncertainty           -0.133     0.287    
    SLICE_X11Y143        FDRE (Setup_fdre_C_CE)      -0.201     0.086    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        1.006ns  (logic 0.259ns (25.755%)  route 0.747ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 1.139 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( -1.779 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.369    -1.779    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.520 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.747    -0.773    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.186     1.139    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]/C
                         clock pessimism             -0.720     0.419    
                         clock uncertainty           -0.133     0.287    
    SLICE_X11Y143        FDRE (Setup_fdre_C_CE)      -0.201     0.086    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        1.006ns  (logic 0.259ns (25.755%)  route 0.747ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 1.139 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( -1.779 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.369    -1.779    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.520 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.747    -0.773    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.186     1.139    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X11Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]/C
                         clock pessimism             -0.720     0.419    
                         clock uncertainty           -0.133     0.287    
    SLICE_X11Y143        FDRE (Setup_fdre_C_CE)      -0.201     0.086    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_16b_2l_reg[9]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/iddr/C
                            (rising edge-triggered cell IDDR clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        1.157ns  (logic 0.392ns (33.871%)  route 0.765ns (66.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 1.356 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.084ns = ( -1.489 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.632ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.659    -1.489    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/data_clk
    ILOGIC_X0Y68         IDDR                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y68         IDDR (Prop_iddr_C_Q1)        0.392    -1.097 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/iddr/Q1
                         net (fo=1, routed)           0.765    -0.332    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/q1
    SLICE_X0Y80          FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.403     1.356    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/data_clk
    SLICE_X0Y80          FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]/C
                         clock pessimism             -0.632     0.724    
                         clock uncertainty           -0.133     0.592    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.053     0.539    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        1.214ns  (logic 0.302ns (24.869%)  route 0.912ns (75.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 1.139 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( -1.779 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.369    -1.779    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.520 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[0]/Q
                         net (fo=28, routed)          0.912    -0.608    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1[0]
    SLICE_X9Y142         LUT3 (Prop_lut3_I1_O)        0.043    -0.565 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.565    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[5]_i_1_n_0
    SLICE_X9Y142         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.186     1.139    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X9Y142         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]/C
                         clock pessimism             -0.720     0.419    
                         clock uncertainty           -0.133     0.287    
    SLICE_X9Y142         FDRE (Setup_fdre_C_D)        0.034     0.321    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.381ns  (clk1_bufin_5 rise@2.976ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.999ns  (logic 0.259ns (25.925%)  route 0.740ns (74.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 1.139 - 2.976 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( -1.779 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.821     1.416 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          1.081     2.497    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.064 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.823    -3.241    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.148 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.369    -1.779    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.259    -1.520 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_reg[1]/Q
                         net (fo=28, routed)          0.740    -0.780    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]
    SLICE_X14Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      2.976     2.976 r  
    AF15                                              0.000     2.976 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     2.976    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.744     3.720 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.986     4.706    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534    -1.828 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.130    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -0.047 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          1.186     1.139    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X14Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]/C
                         clock pessimism             -0.720     0.419    
                         clock uncertainty           -0.133     0.287    
    SLICE_X14Y143        FDRE (Setup_fdre_C_CE)      -0.178     0.109    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.769%)  route 0.097ns (43.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns = ( 0.070 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.481ns = ( 0.114 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.629     0.114    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X7Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.100     0.214 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3_reg[1]/Q
                         net (fo=3, routed)           0.097     0.311    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d3[1]
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.028     0.339 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1/O
                         net (fo=1, routed)           0.000     0.339    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l[4]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.831     0.070    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X6Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]/C
                         clock pessimism              0.055     0.125    
    SLICE_X6Y136         FDRE (Hold_fdre_C_D)         0.087     0.212    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.391%)  route 0.142ns (58.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns = ( 0.068 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 0.105 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.620     0.105    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y157         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.100     0.205 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/Q
                         net (fo=1, routed)           0.142     0.346    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_strobe
    SLICE_X2Y155         SRL16E                                       r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.829     0.068    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         SRL16E                                       r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
                         clock pessimism              0.052     0.120    
    SLICE_X2Y155         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.218    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.392%)  route 0.061ns (29.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns = ( 0.067 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 0.105 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.620     0.105    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X0Y157         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDCE (Prop_fdce_C_Q)         0.118     0.223 f  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/Q
                         net (fo=2, routed)           0.061     0.284    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_din_d2[0]
    SLICE_X1Y157         LUT4 (Prop_lut4_I3_O)        0.028     0.312 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_1/O
                         net (fo=1, routed)           0.000     0.312    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_1_n_0
    SLICE_X1Y157         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.828     0.067    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y157         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg/C
                         clock pessimism              0.049     0.116    
    SLICE_X1Y157         FDCE (Hold_fdce_C_D)         0.060     0.176    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 0.089 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.604     0.089    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X16Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDRE (Prop_fdre_C_Q)         0.118     0.207 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.077     0.283    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9[0]
    SLICE_X17Y148        LUT3 (Prop_lut3_I2_O)        0.030     0.313 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[15]_i_1/O
                         net (fo=1, routed)           0.000     0.313    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[15]_i_1_n_0
    SLICE_X17Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.806     0.045    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X17Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]/C
                         clock pessimism              0.055     0.100    
    SLICE_X17Y148        FDRE (Hold_fdre_C_D)         0.075     0.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.464%)  route 0.147ns (59.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns = ( 0.068 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 0.105 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.620     0.105    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_dclk
    SLICE_X1Y157         FDCE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.100     0.205 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/Q
                         net (fo=2, routed)           0.147     0.352    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_position
    SLICE_X2Y155         SRL16E                                       r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.829     0.068    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X2Y155         SRL16E                                       r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
                         clock pessimism              0.052     0.120    
    SLICE_X2Y155         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.212    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns = ( 0.045 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 0.089 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.604     0.089    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X16Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDRE (Prop_fdre_C_Q)         0.118     0.207 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9_reg[0]/Q
                         net (fo=2, routed)           0.077     0.283    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9[0]
    SLICE_X17Y148        LUT3 (Prop_lut3_I0_O)        0.028     0.311 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[14]_i_1/O
                         net (fo=1, routed)           0.000     0.311    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[14]_i_1_n_0
    SLICE_X17Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.806     0.045    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X17Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]/C
                         clock pessimism              0.055     0.100    
    SLICE_X17Y148        FDRE (Hold_fdre_C_D)         0.061     0.161    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns = ( 0.044 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 0.089 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.604     0.089    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X9Y143         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.100     0.189 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7_reg[0]/Q
                         net (fo=3, routed)           0.100     0.289    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7[0]
    SLICE_X9Y143         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.805     0.044    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X9Y143         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[0]/C
                         clock pessimism              0.045     0.089    
    SLICE_X9Y143         FDRE (Hold_fdre_C_D)         0.047     0.136    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.367%)  route 0.103ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns = ( 0.044 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 0.089 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.604     0.089    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X9Y143         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.100     0.189 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5_reg[0]/Q
                         net (fo=3, routed)           0.103     0.291    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d5[0]
    SLICE_X9Y143         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.805     0.044    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X9Y143         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d6_reg[0]/C
                         clock pessimism              0.045     0.089    
    SLICE_X9Y143         FDRE (Hold_fdre_C_D)         0.032     0.121    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d6_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.547%)  route 0.115ns (53.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns = ( 0.044 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 0.089 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.604     0.089    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X9Y143         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.100     0.189 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7_reg[1]/Q
                         net (fo=3, routed)           0.115     0.304    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d7[1]
    SLICE_X9Y143         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.805     0.044    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X9Y143         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[1]/C
                         clock pessimism              0.045     0.089    
    SLICE_X9Y143         FDRE (Hold_fdre_C_D)         0.044     0.133    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1_bufin_5  {rise@0.595ns fall@1.786ns period=2.381ns})
  Path Group:             clk1_bufin_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_bufin_5 rise@0.595ns - clk1_bufin_5 rise@0.595ns)
  Data Path Delay:        0.306ns  (logic 0.129ns (42.180%)  route 0.177ns (57.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns = ( 0.044 - 0.595 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 0.089 - 0.595 ) 
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.445     1.040 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.503     1.543    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.308 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.767    -0.541    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.515 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.604     0.089    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X15Y146        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE (Prop_fdre_C_Q)         0.100     0.189 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d6_reg[0]/Q
                         net (fo=3, routed)           0.177     0.366    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d6[0]
    SLICE_X16Y146        LUT3 (Prop_lut3_I2_O)        0.029     0.395 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[9]_i_1/O
                         net (fo=1, routed)           0.000     0.395    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l[9]_i_1_n_0
    SLICE_X16Y146        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_bufin_5 rise edge)
                                                      0.595     0.595 r  
    AF15                                              0.000     0.595 r  lvds_dco2_p_2 (IN)
                         net (fo=0)                   0.000     0.595    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_p
    AF15                 IBUFDS (Prop_ibufds_I_O)     0.518     1.113 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/bufds/O
                         net (fo=21, routed)          0.553     1.666    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLKIN
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -1.629 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.838    -0.791    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/clk1_bufin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -0.761 r  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/O
                         net (fo=86, routed)          0.805     0.044    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/data_clk
    SLICE_X16Y146        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]/C
                         clock pessimism              0.078     0.122    
    SLICE_X16Y146        FDRE (Hold_fdre_C_D)         0.096     0.218    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufin_5
Waveform(ns):       { 0.595 1.786 }
Period(ns):         2.381
Sources:            { design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.381       0.972      BUFGCTRL_X0Y2    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUF_CLK1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.381       1.310      MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y178    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_f0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y68     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i0/iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         2.381       1.311      ILOGIC_X0Y88     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_ddr_i1/iddr/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X16Y148    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X9Y143     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X9Y143     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d8_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X9Y143     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d9_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.381       1.631      SLICE_X9Y143     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_1_d9_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.381       210.979    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y155     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y155     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y155     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y155     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.190       0.790      SLICE_X4Y142     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_16b_1l_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.190       0.790      SLICE_X9Y142     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_12b_2l_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.190       0.790      SLICE_X9Y142     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.190       0.790      SLICE_X9Y142     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_12b_1l_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.190       0.790      SLICE_X16Y148    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/din_nib_0_d9_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.190       0.790      SLICE_X17Y148    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_12b_1l_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y155     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y155     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y155     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.190       0.548      SLICE_X2Y155     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1_d5_reg[1]_srl6/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         1.190       0.840      SLICE_X0Y157     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         1.190       0.840      SLICE_X0Y157     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_din_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         1.190       0.840      SLICE_X0Y157     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         1.190       0.840      SLICE_X0Y157     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_din_d2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         1.190       0.840      SLICE_X1Y157     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_position_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         1.190       0.840      SLICE_X0Y158     design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_ready_d0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_o_5
  To Clock:  clkfb_o_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_o_5
Waveform(ns):       { 2.976 32.739 }
Period(ns):         59.525
Sources:            { design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         59.525      58.117     BUFGCTRL_X0Y9    design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         59.525      58.454     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       59.525      40.475     MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       59.525      153.835    MMCME2_ADV_X0Y1  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p
  To Clock:  lvds_fco1_p

Setup :            0  Failing Endpoints,  Worst Slack       82.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.567ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.223ns (31.442%)  route 0.486ns (68.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 86.921 - 83.333 ) 
    Source Clock Delay      (SCD):    3.936ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.365     3.936    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.223     4.159 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.486     4.645    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[2]
    SLICE_X2Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.222    86.921    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X2Y162         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.327    87.248    
                         clock uncertainty           -0.035    87.213    
    SLICE_X2Y162         FDRE (Setup_fdre_C_D)        0.000    87.213    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.213    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 82.567    

Slack (MET) :             82.617ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.459%)  route 0.388ns (65.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 86.864 - 83.333 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.307     3.878    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X19Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.204     4.082 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.388     4.470    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[10]
    SLICE_X19Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.165    86.864    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X19Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.347    87.211    
                         clock uncertainty           -0.035    87.176    
    SLICE_X19Y163        FDRE (Setup_fdre_C_D)       -0.089    87.087    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.087    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                 82.617    

Slack (MET) :             82.619ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.223ns (35.455%)  route 0.406ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 86.860 - 83.333 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.307     3.878    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.223     4.101 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.406     4.507    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[14]
    SLICE_X19Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.161    86.860    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y167        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.323    87.183    
                         clock uncertainty           -0.035    87.148    
    SLICE_X19Y167        FDRE (Setup_fdre_C_D)       -0.022    87.126    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.126    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                 82.619    

Slack (MET) :             82.619ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.259ns (41.628%)  route 0.363ns (58.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 86.863 - 83.333 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.305     3.876    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X22Y162        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y162        FDRE (Prop_fdre_C_Q)         0.259     4.135 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.363     4.498    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[13]
    SLICE_X21Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.164    86.863    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.298    87.161    
                         clock uncertainty           -0.035    87.126    
    SLICE_X21Y163        FDRE (Setup_fdre_C_D)       -0.008    87.118    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.118    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                 82.619    

Slack (MET) :             82.623ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.259ns (41.400%)  route 0.367ns (58.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 86.921 - 83.333 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.364     3.935    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X6Y160         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         FDRE (Prop_fdre_C_Q)         0.259     4.194 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.367     4.561    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[3]
    SLICE_X2Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.222    86.921    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X2Y161         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.298    87.219    
                         clock uncertainty           -0.035    87.184    
    SLICE_X2Y161         FDRE (Setup_fdre_C_D)        0.000    87.184    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.184    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                 82.623    

Slack (MET) :             82.623ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.223ns (35.428%)  route 0.406ns (64.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 86.865 - 83.333 ) 
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.309     3.880    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y157        FDRE (Prop_fdre_C_Q)         0.223     4.103 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.406     4.510    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[13]
    SLICE_X21Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.166    86.865    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.322    87.187    
                         clock uncertainty           -0.035    87.152    
    SLICE_X21Y159        FDRE (Setup_fdre_C_D)       -0.019    87.133    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.133    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 82.623    

Slack (MET) :             82.626ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.204ns (40.003%)  route 0.306ns (59.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 86.865 - 83.333 ) 
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.309     3.880    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDRE (Prop_fdre_C_Q)         0.204     4.084 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.306     4.390    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[13]
    SLICE_X17Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.166    86.865    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X17Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.298    87.163    
                         clock uncertainty           -0.035    87.128    
    SLICE_X17Y160        FDRE (Setup_fdre_C_D)       -0.112    87.016    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.016    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                 82.626    

Slack (MET) :             82.634ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.259ns (39.617%)  route 0.395ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 86.867 - 83.333 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.311     3.882    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X18Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y157        FDRE (Prop_fdre_C_Q)         0.259     4.141 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.395     4.536    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X18Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.168    86.867    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X18Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.348    87.215    
                         clock uncertainty           -0.035    87.180    
    SLICE_X18Y157        FDRE (Setup_fdre_C_D)       -0.010    87.170    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.170    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 82.634    

Slack (MET) :             82.634ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.223ns (36.072%)  route 0.395ns (63.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 86.865 - 83.333 ) 
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.309     3.880    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y157        FDRE (Prop_fdre_C_Q)         0.223     4.103 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.395     4.498    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[12]
    SLICE_X21Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.166    86.865    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.322    87.187    
                         clock uncertainty           -0.035    87.152    
    SLICE_X21Y159        FDRE (Setup_fdre_C_D)       -0.019    87.133    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.133    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                 82.634    

Slack (MET) :             82.636ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p rise@83.333ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.728%)  route 0.367ns (64.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 86.863 - 83.333 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.825     0.825 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.653     2.478    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.571 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.305     3.876    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y163        FDRE (Prop_fdre_C_Q)         0.204     4.080 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.367     4.447    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[14]
    SLICE_X21Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                     83.333    83.333 r  
    AG21                                              0.000    83.333 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.748    84.081 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.535    85.616    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    85.699 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.164    86.863    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.346    87.209    
                         clock uncertainty           -0.035    87.174    
    SLICE_X21Y163        FDRE (Setup_fdre_C_D)       -0.091    87.083    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.083    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                 82.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.587     1.785    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y159        FDRE (Prop_fdre_C_Q)         0.100     1.885 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     1.940    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X21Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.794     2.142    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.357     1.785    
    SLICE_X21Y159        FDRE (Hold_fdre_C_D)         0.047     1.832    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.730%)  route 0.105ns (51.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.588     1.786    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDRE (Prop_fdre_C_Q)         0.100     1.886 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.105     1.991    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[14]
    SLICE_X17Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.794     2.142    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.323     1.819    
    SLICE_X17Y160        FDRE (Hold_fdre_C_D)         0.040     1.859    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.591%)  route 0.106ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.589     1.787    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.106     1.993    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[14]
    SLICE_X17Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.794     2.142    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X17Y160        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.323     1.819    
    SLICE_X17Y160        FDRE (Hold_fdre_C_D)         0.041     1.860    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.584     1.782    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y163        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y163        FDRE (Prop_fdre_C_Q)         0.100     1.882 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.095     1.977    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[15]
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.790     2.138    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y164        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.343     1.795    
    SLICE_X21Y164        FDRE (Hold_fdre_C_D)         0.040     1.835    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.589     1.787    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.102     1.989    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[15]
    SLICE_X15Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.794     2.142    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y161        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/C
                         clock pessimism             -0.342     1.800    
    SLICE_X15Y161        FDRE (Hold_fdre_C_D)         0.047     1.847    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.590     1.788    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y156        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.096     1.983    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[15]
    SLICE_X15Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.795     2.143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X15Y157        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                         clock pessimism             -0.342     1.801    
    SLICE_X15Y157        FDRE (Hold_fdre_C_D)         0.040     1.841    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.588     1.786    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y158        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y158        FDRE (Prop_fdre_C_Q)         0.100     1.886 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[11]/Q
                         net (fo=1, routed)           0.096     1.982    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[11]
    SLICE_X19Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.795     2.143    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y159        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]/C
                         clock pessimism             -0.343     1.800    
    SLICE_X19Y159        FDRE (Hold_fdre_C_D)         0.038     1.838    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.618     1.816    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.100     1.916 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.096     2.012    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[4]
    SLICE_X7Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.826     2.174    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y157         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.358     1.816    
    SLICE_X7Y157         FDRE (Hold_fdre_C_D)         0.047     1.863    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.619     1.817    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y155         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y155         FDRE (Prop_fdre_C_Q)         0.100     1.917 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.096     2.013    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X7Y155         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.827     2.175    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y155         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.358     1.817    
    SLICE_X7Y155         FDRE (Hold_fdre_C_D)         0.047     1.864    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p rise@0.000ns - lvds_fco1_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.723     1.172    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.198 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.621     1.819    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_fdre_C_Q)         0.100     1.919 r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.096     2.015    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[3]
    SLICE_X1Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  lvds_fco1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top1/din_fco_p
    AG21                 IBUFDS (Prop_ibufds_I_O)     0.522     0.522 r  design_1_i/fpga_dig_top_0/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.796     1.318    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.348 r  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.829     2.177    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y156         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.358     1.819    
    SLICE_X1Y156         FDRE (Hold_fdre_C_D)         0.047     1.866    design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y3  design_1_i/fpga_dig_top_0/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y155  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y158   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y159  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X3Y158   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y163  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y155   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y163  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X10Y158  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y159  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y163  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y155   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y163  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y163  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y155  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y155  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y155  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X20Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X20Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y155  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y152  design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X2Y158   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X2Y158   design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p1
  To Clock:  lvds_fco1_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.552ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.259ns (34.754%)  route 0.486ns (65.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 87.968 - 83.333 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.356     5.376    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X2Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_fdre_C_Q)         0.259     5.635 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.486     6.121    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[4]
    SLICE_X2Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.216    87.968    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X2Y179         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.742    88.709    
                         clock uncertainty           -0.035    88.674    
    SLICE_X2Y179         FDRE (Setup_fdre_C_D)        0.000    88.674    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.674    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 82.552    

Slack (MET) :             82.566ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.259ns (35.418%)  route 0.472ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 87.914 - 83.333 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.301     5.321    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y169         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y169         FDRE (Prop_fdre_C_Q)         0.259     5.580 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.472     6.052    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[6]
    SLICE_X8Y169         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.162    87.914    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y169         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
                         clock pessimism              0.741    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X8Y169         FDRE (Setup_fdre_C_D)        0.000    88.619    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         88.619    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 82.566    

Slack (MET) :             82.566ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.259ns (35.418%)  route 0.472ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 87.910 - 83.333 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.297     5.317    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.259     5.576 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.472     6.048    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[8]
    SLICE_X8Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.158    87.910    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.741    88.650    
                         clock uncertainty           -0.035    88.615    
    SLICE_X8Y177         FDRE (Setup_fdre_C_D)        0.000    88.615    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         88.615    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                 82.566    

Slack (MET) :             82.575ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.223ns (31.695%)  route 0.481ns (68.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 87.963 - 83.333 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.350     5.370    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X1Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y174         FDRE (Prop_fdre_C_Q)         0.223     5.593 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.481     6.074    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[4]
    SLICE_X1Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.211    87.963    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X1Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.741    88.703    
                         clock uncertainty           -0.035    88.668    
    SLICE_X1Y174         FDRE (Setup_fdre_C_D)       -0.019    88.649    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.649    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                 82.575    

Slack (MET) :             82.600ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.259ns (40.408%)  route 0.382ns (59.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 87.910 - 83.333 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.299     5.319    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X18Y170        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y170        FDRE (Prop_fdre_C_Q)         0.259     5.578 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.382     5.960    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[12]
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.158    87.910    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.695    88.604    
                         clock uncertainty           -0.035    88.569    
    SLICE_X21Y170        FDRE (Setup_fdre_C_D)       -0.009    88.560    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         88.560    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                 82.600    

Slack (MET) :             82.606ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.236ns (43.105%)  route 0.312ns (56.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 87.965 - 83.333 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.351     5.371    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X6Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_fdre_C_Q)         0.236     5.607 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.312     5.919    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[4]
    SLICE_X3Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.213    87.965    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X3Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.695    88.659    
                         clock uncertainty           -0.035    88.624    
    SLICE_X3Y172         FDRE (Setup_fdre_C_D)       -0.099    88.525    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.525    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 82.606    

Slack (MET) :             82.622ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.915%)  route 0.398ns (64.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 87.963 - 83.333 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.353     5.373    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.223     5.596 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.398     5.994    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[2]
    SLICE_X1Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.211    87.963    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X1Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.720    88.682    
                         clock uncertainty           -0.035    88.647    
    SLICE_X1Y174         FDRE (Setup_fdre_C_D)       -0.031    88.616    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.616    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 82.622    

Slack (MET) :             82.623ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.223ns (36.732%)  route 0.384ns (63.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 87.961 - 83.333 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.351     5.371    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y177         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.223     5.594 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.384     5.978    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[5]
    SLICE_X5Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.209    87.961    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X5Y174         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.695    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X5Y174         FDRE (Setup_fdre_C_D)       -0.019    88.601    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         88.601    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                 82.623    

Slack (MET) :             82.624ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.259ns (40.857%)  route 0.375ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 87.906 - 83.333 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.293     5.313    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X18Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y175        FDRE (Prop_fdre_C_Q)         0.259     5.572 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.375     5.947    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[12]
    SLICE_X19Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.154    87.906    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X19Y175        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.720    88.625    
                         clock uncertainty           -0.035    88.590    
    SLICE_X19Y175        FDRE (Setup_fdre_C_D)       -0.019    88.571    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         88.571    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                 82.624    

Slack (MET) :             82.630ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p1 rise@83.333ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.223ns (37.145%)  route 0.377ns (62.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 87.909 - 83.333 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           3.094     3.927    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.020 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.295     5.315    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y173        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDRE (Prop_fdre_C_Q)         0.223     5.538 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.377     5.915    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[15]
    SLICE_X13Y173        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                     83.333    83.333 r  
    W25                                               0.000    83.333 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.756    84.089 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           2.580    86.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    86.752 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         1.157    87.909    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X13Y173        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.695    88.603    
                         clock uncertainty           -0.035    88.568    
    SLICE_X13Y173        FDRE (Setup_fdre_C_D)       -0.022    88.546    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         88.546    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 82.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     2.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_fdre_C_Q)         0.100     2.769 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     2.823    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[12]
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     3.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
                         clock pessimism             -0.605     2.669    
    SLICE_X17Y178        FDRE (Hold_fdre_C_D)         0.047     2.716    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     2.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_fdre_C_Q)         0.100     2.769 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     2.823    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     3.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.605     2.669    
    SLICE_X17Y178        FDRE (Hold_fdre_C_D)         0.047     2.716    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     2.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_fdre_C_Q)         0.100     2.769 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.055     2.823    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[13]
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     3.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.605     2.669    
    SLICE_X17Y178        FDRE (Hold_fdre_C_D)         0.044     2.713    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.149%)  route 0.103ns (50.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.580     2.670    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X15Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.100     2.770 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.103     2.873    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[13]
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     3.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.573     2.701    
    SLICE_X17Y178        FDRE (Hold_fdre_C_D)         0.049     2.750    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.576     2.666    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y173        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y173        FDRE (Prop_fdre_C_Q)         0.100     2.766 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.095     2.860    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[10]
    SLICE_X21Y172        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.782     3.271    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y172        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.593     2.679    
    SLICE_X21Y172        FDRE (Hold_fdre_C_D)         0.047     2.726    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.580     2.670    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y169        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y169        FDRE (Prop_fdre_C_Q)         0.100     2.770 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.095     2.864    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_d0[11]
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     3.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/fco_clk
    SLICE_X21Y170        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.593     2.681    
    SLICE_X21Y170        FDRE (Hold_fdre_C_D)         0.047     2.728    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.576     2.666    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y173        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y173        FDRE (Prop_fdre_C_Q)         0.100     2.766 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.095     2.860    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0[11]
    SLICE_X21Y172        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.782     3.271    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y172        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.593     2.679    
    SLICE_X21Y172        FDRE (Hold_fdre_C_D)         0.044     2.723    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.581     2.671    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y179        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y179        FDRE (Prop_fdre_C_Q)         0.100     2.771 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.096     2.866    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[15]
    SLICE_X15Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     3.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y178        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]/C
                         clock pessimism             -0.592     2.682    
    SLICE_X15Y178        FDRE (Hold_fdre_C_D)         0.047     2.729    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.222%)  route 0.096ns (44.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.581     2.671    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X12Y170        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y170        FDRE (Prop_fdre_C_Q)         0.118     2.789 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.096     2.884    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X12Y169        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.786     3.275    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X12Y169        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.592     2.684    
    SLICE_X12Y169        FDRE (Hold_fdre_C_D)         0.059     2.743    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p1 rise@0.000ns - lvds_fco1_p1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.964%)  route 0.097ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.607     2.064    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.090 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.579     2.669    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X14Y172        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y172        FDRE (Prop_fdre_C_Q)         0.118     2.787 r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.097     2.883    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[8]
    SLICE_X14Y171        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p1 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  lvds_fco1_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top1/din_fco_p
    W25                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  design_1_i/fpga_dig_top_1/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.929     2.459    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.489 r  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/O
                         net (fo=224, routed)         0.784     3.273    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X14Y171        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.592     2.682    
    SLICE_X14Y171        FDRE (Hold_fdre_C_D)         0.059     2.741    design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y5  design_1_i/fpga_dig_top_1/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y178  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y178  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X17Y178  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X14Y172  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X14Y172  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X12Y169  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X12Y169  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X8Y169   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X15Y176  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y172   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y172   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y172   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X3Y172   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y176  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y176  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y174   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y178  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X2Y179   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X14Y171  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/dout_word_0_d0_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y172  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y172  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X18Y170  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X18Y170  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X18Y170  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y168  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X2Y179   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y180   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X2Y179   design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y170  design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco1_p2
  To Clock:  lvds_fco1_p2

Setup :            0  Failing Endpoints,  Worst Slack       82.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.523ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.223ns (34.152%)  route 0.430ns (65.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 87.058 - 83.333 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.353     4.145    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y169         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.223     4.368 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.430     4.798    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[15]
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.160    87.058    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y169        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.320    87.378    
                         clock uncertainty           -0.035    87.343    
    SLICE_X11Y169        FDRE (Setup_fdre_C_D)       -0.022    87.321    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.321    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 82.523    

Slack (MET) :             82.537ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.223ns (34.228%)  route 0.429ns (65.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 87.059 - 83.333 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.355     4.147    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X7Y167         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y167         FDRE (Prop_fdre_C_Q)         0.223     4.370 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[13]/Q
                         net (fo=1, routed)           0.429     4.799    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[13]
    SLICE_X11Y167        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.161    87.059    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y167        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
                         clock pessimism              0.320    87.379    
                         clock uncertainty           -0.035    87.344    
    SLICE_X11Y167        FDRE (Setup_fdre_C_D)       -0.008    87.336    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.336    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                 82.537    

Slack (MET) :             82.565ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.259ns (41.081%)  route 0.371ns (58.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 87.058 - 83.333 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.353     4.145    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y169         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y169         FDRE (Prop_fdre_C_Q)         0.259     4.404 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.371     4.776    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X12Y168        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.160    87.058    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X12Y168        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.320    87.378    
                         clock uncertainty           -0.035    87.343    
    SLICE_X12Y168        FDRE (Setup_fdre_C_D)       -0.002    87.341    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.341    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                 82.565    

Slack (MET) :             82.574ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.223ns (31.665%)  route 0.481ns (68.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 87.117 - 83.333 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.360     4.152    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.223     4.375 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.481     4.857    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[2]
    SLICE_X3Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.219    87.117    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.368    87.485    
                         clock uncertainty           -0.035    87.450    
    SLICE_X3Y164         FDRE (Setup_fdre_C_D)       -0.019    87.431    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.431    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 82.574    

Slack (MET) :             82.626ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.223ns (37.015%)  route 0.379ns (62.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 87.059 - 83.333 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.301     4.093    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y167        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_fdre_C_Q)         0.223     4.316 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.379     4.696    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[12]
    SLICE_X15Y167        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.161    87.059    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X15Y167        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
                         clock pessimism              0.320    87.379    
                         clock uncertainty           -0.035    87.344    
    SLICE_X15Y167        FDRE (Setup_fdre_C_D)       -0.022    87.322    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.322    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                 82.626    

Slack (MET) :             82.636ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.728%)  route 0.367ns (64.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 87.117 - 83.333 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.360     4.152    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.204     4.356 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.367     4.723    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[4]
    SLICE_X3Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.219    87.117    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.368    87.485    
                         clock uncertainty           -0.035    87.450    
    SLICE_X3Y164         FDRE (Setup_fdre_C_D)       -0.091    87.359    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.359    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 82.636    

Slack (MET) :             82.646ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.259ns (39.751%)  route 0.393ns (60.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 87.060 - 83.333 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.302     4.094    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.259     4.353 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.393     4.746    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[11]
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.162    87.060    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.367    87.427    
                         clock uncertainty           -0.035    87.392    
    SLICE_X12Y166        FDRE (Setup_fdre_C_D)        0.000    87.392    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.392    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                 82.646    

Slack (MET) :             82.656ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.223ns (37.185%)  route 0.377ns (62.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 87.060 - 83.333 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.301     4.093    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y167        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_fdre_C_Q)         0.223     4.316 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.377     4.693    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[15]
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.162    87.060    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.320    87.380    
                         clock uncertainty           -0.035    87.345    
    SLICE_X12Y166        FDRE (Setup_fdre_C_D)        0.004    87.349    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.349    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                 82.656    

Slack (MET) :             82.656ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.782%)  route 0.367ns (62.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 87.112 - 83.333 ) 
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.358     4.150    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y166         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.223     4.373 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.367     4.741    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[7]
    SLICE_X6Y167         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.214    87.112    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X6Y167         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]/C
                         clock pessimism              0.320    87.432    
                         clock uncertainty           -0.035    87.397    
    SLICE_X6Y167         FDRE (Setup_fdre_C_D)        0.000    87.397    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.397    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                 82.656    

Slack (MET) :             82.663ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco1_p2 rise@83.333ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.259ns (41.463%)  route 0.366ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 87.063 - 83.333 ) 
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.890     2.699    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.792 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.306     4.098    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y163         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259     4.357 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.366     4.723    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[8]
    SLICE_X8Y163         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                     83.333    83.333 r  
    U26                                               0.000    83.333 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.732    84.065 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           1.750    85.815    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    85.898 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          1.165    87.063    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y163         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.368    87.431    
                         clock uncertainty           -0.035    87.396    
    SLICE_X8Y163         FDRE (Setup_fdre_C_D)       -0.010    87.386    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.386    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 82.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.282%)  route 0.103ns (46.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.582     1.961    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X8Y167         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.118     2.079 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.103     2.183    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0[11]
    SLICE_X11Y167        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.786     2.318    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y167        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.326     1.992    
    SLICE_X11Y167        FDRE (Hold_fdre_C_D)         0.047     2.039    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.617     1.996    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X1Y160         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.100     2.096 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.095     2.191    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[4]
    SLICE_X1Y160         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.825     2.357    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X1Y160         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.361     1.996    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.043     2.039    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.603%)  route 0.111ns (48.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.584     1.963    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDRE (Prop_fdre_C_Q)         0.118     2.081 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.111     2.192    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[13]
    SLICE_X12Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.788     2.320    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                         clock pessimism             -0.326     1.994    
    SLICE_X12Y165        FDRE (Hold_fdre_C_D)         0.040     2.034    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.603%)  route 0.111ns (48.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.584     1.963    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDRE (Prop_fdre_C_Q)         0.118     2.081 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.111     2.192    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X12Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.788     2.320    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.326     1.994    
    SLICE_X12Y165        FDRE (Hold_fdre_C_D)         0.040     2.034    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.615     1.994    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.100     2.094 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.093     2.187    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[3]
    SLICE_X3Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.822     2.354    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y164         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
                         clock pessimism             -0.360     1.994    
    SLICE_X3Y164         FDRE (Hold_fdre_C_D)         0.032     2.026    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.830%)  route 0.110ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.584     1.963    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDRE (Prop_fdre_C_Q)         0.118     2.081 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.110     2.191    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[12]
    SLICE_X12Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.788     2.320    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
                         clock pessimism             -0.326     1.994    
    SLICE_X12Y165        FDRE (Hold_fdre_C_D)         0.032     2.026    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.582     1.961    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y167         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.118     2.079 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.096     2.175    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X8Y168         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.785     2.317    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X8Y168         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.345     1.972    
    SLICE_X8Y168         FDRE (Hold_fdre_C_D)         0.037     2.009    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.399%)  route 0.142ns (58.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.584     1.963    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y165         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y165         FDRE (Prop_fdre_C_Q)         0.100     2.063 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.142     2.205    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[10]
    SLICE_X10Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.788     2.320    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y165        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.326     1.994    
    SLICE_X10Y165        FDRE (Hold_fdre_C_D)         0.042     2.036    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.409%)  route 0.147ns (59.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.582     1.961    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y167        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_fdre_C_Q)         0.100     2.061 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.147     2.209    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[14]
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.787     2.319    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
                         clock pessimism             -0.326     1.993    
    SLICE_X12Y166        FDRE (Hold_fdre_C_D)         0.042     2.035    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco1_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco1_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco1_p2 rise@0.000ns - lvds_fco1_p2 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.920     1.353    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.583     1.962    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.118     2.080 r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.096     2.176    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0[10]
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco1_p2 rise edge)
                                                      0.000     0.000 r  
    U26                                               0.000     0.000 r  lvds_fco1_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top1/din_fco_p
    U26                  IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  design_1_i/fpga_dig_top_2/U0/iser_top1/IB1/O
                         net (fo=2, routed)           0.996     1.502    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.532 r  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/O
                         net (fo=84, routed)          0.787     2.319    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y166        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.357     1.962    
    SLICE_X12Y166        FDRE (Hold_fdre_C_D)         0.040     2.002    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco1_p2
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco1_p_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y20  design_1_i/fpga_dig_top_2/U0/iser_top1/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X11Y167   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X12Y166   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X12Y166   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y165    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y165    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X11Y167   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y165   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X10Y165   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X7Y160    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y165    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y165    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X10Y165   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X10Y165   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y165    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y165    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/dout_word_0_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y167   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y167   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y160    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y160    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y167   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y167   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y167   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y167   design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X1Y163    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X3Y164    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y165    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y165    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y167    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X7Y165    design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p
  To Clock:  lvds_fco2_p

Setup :            0  Failing Endpoints,  Worst Slack       82.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.499ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.259ns (37.788%)  route 0.426ns (62.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 86.880 - 83.333 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.375     3.942    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X6Y143         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.259     4.201 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.426     4.627    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[8]
    SLICE_X8Y142         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.186    86.880    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X8Y142         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]/C
                         clock pessimism              0.291    87.172    
                         clock uncertainty           -0.035    87.136    
    SLICE_X8Y142         FDRE (Setup_fdre_C_D)       -0.010    87.126    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.126    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                 82.499    

Slack (MET) :             82.559ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.259ns (35.568%)  route 0.469ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 86.930 - 83.333 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.372     3.939    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y137         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.259     4.198 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/Q
                         net (fo=1, routed)           0.469     4.667    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[2]
    SLICE_X4Y137         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.236    86.930    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y137         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]/C
                         clock pessimism              0.341    87.272    
                         clock uncertainty           -0.035    87.236    
    SLICE_X4Y137         FDRE (Setup_fdre_C_D)       -0.010    87.226    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.226    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 82.559    

Slack (MET) :             82.570ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.223ns (32.033%)  route 0.473ns (67.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.541ns = ( 86.874 - 83.333 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.315     3.882    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X24Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y145        FDRE (Prop_fdre_C_Q)         0.223     4.105 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.473     4.578    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[10]
    SLICE_X24Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.180    86.874    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X24Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]/C
                         clock pessimism              0.340    87.215    
                         clock uncertainty           -0.035    87.179    
    SLICE_X24Y145        FDRE (Setup_fdre_C_D)       -0.031    87.148    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.148    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                 82.570    

Slack (MET) :             82.578ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.259ns (40.300%)  route 0.384ns (59.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns = ( 86.934 - 83.333 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.372     3.939    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X4Y137         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.259     4.198 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.384     4.581    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[2]
    SLICE_X3Y141         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.240    86.934    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X3Y141         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]/C
                         clock pessimism              0.291    87.226    
                         clock uncertainty           -0.035    87.190    
    SLICE_X3Y141         FDRE (Setup_fdre_C_D)       -0.031    87.159    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.159    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                 82.578    

Slack (MET) :             82.590ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.223ns (34.076%)  route 0.431ns (65.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 86.879 - 83.333 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.322     3.889    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.223     4.112 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.431     4.543    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[5]
    SLICE_X10Y140        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.185    86.879    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y140        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
                         clock pessimism              0.291    87.171    
                         clock uncertainty           -0.035    87.135    
    SLICE_X10Y140        FDRE (Setup_fdre_C_D)       -0.002    87.133    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.133    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                 82.590    

Slack (MET) :             82.597ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.223ns (32.716%)  route 0.459ns (67.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.541ns = ( 86.874 - 83.333 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.315     3.882    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X25Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y145        FDRE (Prop_fdre_C_Q)         0.223     4.105 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.459     4.563    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[11]
    SLICE_X25Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.180    86.874    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X25Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.340    87.215    
                         clock uncertainty           -0.035    87.179    
    SLICE_X25Y145        FDRE (Setup_fdre_C_D)       -0.019    87.160    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.160    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                 82.597    

Slack (MET) :             82.598ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.223ns (34.940%)  route 0.415ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 86.878 - 83.333 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.321     3.888    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y147        FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.415     4.526    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[9]
    SLICE_X20Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.184    86.878    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X20Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]/C
                         clock pessimism              0.291    87.170    
                         clock uncertainty           -0.035    87.134    
    SLICE_X20Y145        FDRE (Setup_fdre_C_D)       -0.010    87.124    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.124    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                 82.598    

Slack (MET) :             82.599ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.223ns (33.598%)  route 0.441ns (66.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 86.933 - 83.333 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.376     3.943    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y144         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.223     4.166 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.441     4.606    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[3]
    SLICE_X5Y143         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.239    86.933    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y143         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
                         clock pessimism              0.316    87.250    
                         clock uncertainty           -0.035    87.214    
    SLICE_X5Y143         FDRE (Setup_fdre_C_D)       -0.009    87.205    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         87.205    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                 82.599    

Slack (MET) :             82.617ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.525%)  route 0.312ns (60.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 86.879 - 83.333 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.322     3.889    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y147        FDRE (Prop_fdre_C_Q)         0.204     4.093 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.312     4.405    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[12]
    SLICE_X17Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.185    86.879    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X17Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.291    87.171    
                         clock uncertainty           -0.035    87.135    
    SLICE_X17Y147        FDRE (Setup_fdre_C_D)       -0.114    87.021    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.021    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                 82.617    

Slack (MET) :             82.621ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p rise@83.333ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.259ns (41.107%)  route 0.371ns (58.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 86.876 - 83.333 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.474    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.567 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.319     3.886    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X20Y145        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y145        FDRE (Prop_fdre_C_Q)         0.259     4.145 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.371     4.516    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[14]
    SLICE_X22Y143        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                     83.333    83.333 r  
    AF20                                              0.000    83.333 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.743    84.076 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.611    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    85.694 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.182    86.876    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X22Y143        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.291    87.168    
                         clock uncertainty           -0.035    87.132    
    SLICE_X22Y143        FDRE (Setup_fdre_C_D)        0.004    87.136    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.136    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                 82.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.602     1.795    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y148        FDRE (Prop_fdre_C_Q)         0.100     1.895 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     1.950    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[10]
    SLICE_X23Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.804     2.148    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X23Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.352     1.795    
    SLICE_X23Y148        FDRE (Hold_fdre_C_D)         0.047     1.842    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.599     1.792    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y138        FDRE (Prop_fdre_C_Q)         0.100     1.892 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.055     1.947    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[10]
    SLICE_X23Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.801     2.145    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.352     1.792    
    SLICE_X23Y138        FDRE (Hold_fdre_C_D)         0.047     1.839    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.599     1.792    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y138        FDRE (Prop_fdre_C_Q)         0.100     1.892 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     1.947    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[14]
    SLICE_X23Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.801     2.145    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
                         clock pessimism             -0.352     1.792    
    SLICE_X23Y138        FDRE (Hold_fdre_C_D)         0.047     1.839    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.599     1.792    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y138        FDRE (Prop_fdre_C_Q)         0.100     1.892 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.055     1.947    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[12]
    SLICE_X23Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.801     2.145    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X23Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.352     1.792    
    SLICE_X23Y138        FDRE (Hold_fdre_C_D)         0.044     1.836    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.635     1.828    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y144         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.100     1.928 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.096     2.024    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[3]
    SLICE_X1Y143         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.838     2.182    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X1Y143         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.339     1.842    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.049     1.891    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.605     1.798    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X15Y148        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_fdre_C_Q)         0.100     1.898 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.096     1.994    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X15Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.806     2.150    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X15Y147        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism             -0.337     1.812    
    SLICE_X15Y147        FDRE (Hold_fdre_C_D)         0.043     1.855    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.600     1.793    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y137        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        FDRE (Prop_fdre_C_Q)         0.100     1.893 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.096     1.989    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[6]
    SLICE_X17Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.803     2.147    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y138        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]/C
                         clock pessimism             -0.338     1.808    
    SLICE_X17Y138        FDRE (Hold_fdre_C_D)         0.040     1.848    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.603     1.796    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X13Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.100     1.896 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.096     1.992    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg_n_0_[10]
    SLICE_X15Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.804     2.148    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[10]/C
                         clock pessimism             -0.337     1.810    
    SLICE_X15Y142        FDRE (Hold_fdre_C_D)         0.040     1.850    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.443%)  route 0.091ns (47.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.635     1.828    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X1Y144         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.100     1.928 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.091     2.019    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[4]
    SLICE_X1Y143         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.838     2.182    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X1Y143         FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.339     1.842    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.033     1.875    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p rise@0.000ns - lvds_fco2_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.167    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.193 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.601     1.794    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y141        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y141        FDRE (Prop_fdre_C_Q)         0.100     1.894 r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[9]/Q
                         net (fo=1, routed)           0.096     1.990    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[9]
    SLICE_X21Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p rise edge)
                                                      0.000     0.000 r  
    AF20                                              0.000     0.000 r  lvds_fco2_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_0/U0/iser_top2/din_fco_p
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/fpga_dig_top_0/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.314    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.344 r  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.803     2.147    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y142        FDRE                                         r  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
                         clock pessimism             -0.338     1.808    
    SLICE_X21Y142        FDRE (Hold_fdre_C_D)         0.038     1.846    design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y4  design_1_i/fpga_dig_top_0/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y148  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y148  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y148  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X15Y148  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X15Y148  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y138  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y138  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X23Y138  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X14Y137  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X25Y147  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y148  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X15Y148  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y137  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X17Y137  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X22Y143  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y139   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y139   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y141  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X7Y139   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y147  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X24Y148  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X0Y147   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y144   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y144   design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y147  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y147  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y147  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y147  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X25Y147  design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p1
  To Clock:  lvds_fco2_p1

Setup :            0  Failing Endpoints,  Worst Slack       82.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.474ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.204ns (28.916%)  route 0.501ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 87.198 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.307     4.206    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y128        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.204     4.410 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.501     4.911    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[13]
    SLICE_X15Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.180    87.198    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X15Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.323    87.522    
                         clock uncertainty           -0.035    87.486    
    SLICE_X15Y133        FDRE (Setup_fdre_C_D)       -0.101    87.385    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.385    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                 82.474    

Slack (MET) :             82.525ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.259ns (34.403%)  route 0.494ns (65.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 87.197 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.307     4.206    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y128        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_fdre_C_Q)         0.259     4.465 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.494     4.959    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X16Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.179    87.197    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X16Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.299    87.497    
                         clock uncertainty           -0.035    87.461    
    SLICE_X16Y134        FDRE (Setup_fdre_C_D)        0.022    87.483    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.483    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                 82.525    

Slack (MET) :             82.565ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.866%)  route 0.371ns (61.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 87.197 - 83.333 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.311     4.210    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X14Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y131        FDRE (Prop_fdre_C_Q)         0.236     4.446 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.371     4.817    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[14]
    SLICE_X16Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.179    87.197    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X16Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.299    87.497    
                         clock uncertainty           -0.035    87.461    
    SLICE_X16Y134        FDRE (Setup_fdre_C_D)       -0.079    87.382    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.382    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 82.565    

Slack (MET) :             82.576ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.259ns (38.701%)  route 0.410ns (61.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 87.194 - 83.333 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.305     4.204    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X18Y127        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.259     4.463 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.410     4.873    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[14]
    SLICE_X21Y132        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.176    87.194    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X21Y132        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.299    87.494    
                         clock uncertainty           -0.035    87.458    
    SLICE_X21Y132        FDRE (Setup_fdre_C_D)       -0.009    87.449    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.449    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                 82.576    

Slack (MET) :             82.599ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.259ns (41.182%)  route 0.370ns (58.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 87.191 - 83.333 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.307     4.206    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X12Y128        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_fdre_C_Q)         0.259     4.465 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.370     4.835    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[15]
    SLICE_X11Y126        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.173    87.191    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y126        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.299    87.491    
                         clock uncertainty           -0.035    87.455    
    SLICE_X11Y126        FDRE (Setup_fdre_C_D)       -0.022    87.433    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.433    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                 82.599    

Slack (MET) :             82.605ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.259ns (38.980%)  route 0.405ns (61.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 87.197 - 83.333 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.314     4.213    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y134        FDRE (Prop_fdre_C_Q)         0.259     4.472 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.405     4.877    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[12]
    SLICE_X16Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.179    87.197    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X16Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.299    87.497    
                         clock uncertainty           -0.035    87.461    
    SLICE_X16Y134        FDRE (Setup_fdre_C_D)        0.021    87.482    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.482    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                 82.605    

Slack (MET) :             82.615ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.259ns (39.311%)  route 0.400ns (60.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 87.194 - 83.333 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.309     4.208    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y130        FDRE (Prop_fdre_C_Q)         0.259     4.467 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.400     4.867    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[14]
    SLICE_X18Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.176    87.194    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]/C
                         clock pessimism              0.324    87.519    
                         clock uncertainty           -0.035    87.483    
    SLICE_X18Y131        FDRE (Setup_fdre_C_D)       -0.002    87.481    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.481    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 82.615    

Slack (MET) :             82.623ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.223ns (34.984%)  route 0.414ns (65.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 87.249 - 83.333 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.360     4.259    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y127         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.223     4.482 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.414     4.896    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_d0[4]
    SLICE_X5Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.231    87.249    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X5Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]/C
                         clock pessimism              0.324    87.574    
                         clock uncertainty           -0.035    87.538    
    SLICE_X5Y131         FDRE (Setup_fdre_C_D)       -0.019    87.519    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         87.519    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 82.623    

Slack (MET) :             82.626ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.223ns (37.015%)  route 0.379ns (62.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 87.198 - 83.333 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.313     4.212    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.223     4.435 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.379     4.814    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[13]
    SLICE_X15Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.180    87.198    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X15Y133        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.299    87.498    
                         clock uncertainty           -0.035    87.462    
    SLICE_X15Y133        FDRE (Setup_fdre_C_D)       -0.022    87.440    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.440    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 82.626    

Slack (MET) :             82.630ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p1 rise@83.333ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.223ns (37.107%)  route 0.378ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 87.194 - 83.333 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.814     0.814 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.992     2.806    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.899 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.310     4.209    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X19Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y131        FDRE (Prop_fdre_C_Q)         0.223     4.432 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.378     4.810    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[11]
    SLICE_X21Y132        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                     83.333    83.333 r  
    AE13                                              0.000    83.333 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.736    84.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.866    85.935    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    86.018 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         1.176    87.194    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y132        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]/C
                         clock pessimism              0.299    87.494    
                         clock uncertainty           -0.035    87.458    
    SLICE_X21Y132        FDRE (Setup_fdre_C_D)       -0.019    87.439    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.439    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                 82.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.458%)  route 0.111ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.594     1.967    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDRE (Prop_fdre_C_Q)         0.100     2.067 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.111     2.178    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[15]
    SLICE_X21Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.793     2.319    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.320     1.998    
    SLICE_X21Y129        FDRE (Hold_fdre_C_D)         0.041     2.039    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.685%)  route 0.110ns (52.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.594     1.967    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDRE (Prop_fdre_C_Q)         0.100     2.067 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.110     2.177    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[12]
    SLICE_X21Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.793     2.319    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X21Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.320     1.998    
    SLICE_X21Y129        FDRE (Hold_fdre_C_D)         0.038     2.036    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.596     1.969    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y130         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.100     2.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[8]/Q
                         net (fo=1, routed)           0.095     2.164    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[8]
    SLICE_X9Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.796     2.322    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y131         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
                         clock pessimism             -0.339     1.982    
    SLICE_X9Y131         FDRE (Hold_fdre_C_D)         0.040     2.022    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.622     1.995    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.100     2.095 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[4]/Q
                         net (fo=1, routed)           0.096     2.191    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[4]
    SLICE_X7Y128         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.824     2.350    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X7Y128         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]/C
                         clock pessimism             -0.341     2.008    
    SLICE_X7Y128         FDRE (Hold_fdre_C_D)         0.040     2.048    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.594     1.967    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X15Y128        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.100     2.067 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[6]/Q
                         net (fo=1, routed)           0.096     2.163    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[6]
    SLICE_X14Y127        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.792     2.318    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X14Y127        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[6]/C
                         clock pessimism             -0.339     1.978    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.040     2.018    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.625     1.998    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y130         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.100     2.098 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.102     2.201    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_d0_reg_n_0_[5]
    SLICE_X7Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.828     2.354    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/fco_clk
    SLICE_X7Y132         FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[5]/C
                         clock pessimism             -0.341     2.012    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.040     2.052    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.596     1.969    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y132        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y132        FDRE (Prop_fdre_C_Q)         0.100     2.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.101     2.171    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[15]
    SLICE_X21Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.794     2.320    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X21Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]/C
                         clock pessimism             -0.340     1.979    
    SLICE_X21Y130        FDRE (Hold_fdre_C_D)         0.041     2.020    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.596     1.969    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y131        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y131        FDRE (Prop_fdre_C_Q)         0.100     2.069 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.101     2.171    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0[8]
    SLICE_X17Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.794     2.320    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X17Y129        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]/C
                         clock pessimism             -0.340     1.979    
    SLICE_X17Y129        FDRE (Hold_fdre_C_D)         0.040     2.019    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.600     1.973    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.100     2.073 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.095     2.168    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_d0_reg_n_0_[9]
    SLICE_X11Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.799     2.325    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/fco_clk
    SLICE_X11Y134        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]/C
                         clock pessimism             -0.351     1.973    
    SLICE_X11Y134        FDRE (Hold_fdre_C_D)         0.043     2.016    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p1 rise@0.000ns - lvds_fco2_p1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.910     1.347    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.373 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.595     1.968    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X19Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y130        FDRE (Prop_fdre_C_Q)         0.100     2.068 r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[10]/Q
                         net (fo=1, routed)           0.107     2.176    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0[10]
    SLICE_X18Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p1 rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  lvds_fco2_p_1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_1/U0/iser_top2/din_fco_p
    AE13                 IBUFDS (Prop_ibufds_I_O)     0.511     0.511 r  design_1_i/fpga_dig_top_1/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.985     1.496    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.526 r  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/O
                         net (fo=224, routed)         0.795     2.321    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/fco_clk
    SLICE_X18Y130        FDRE                                         r  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[10]/C
                         clock pessimism             -0.341     1.979    
    SLICE_X18Y130        FDRE (Hold_fdre_C_D)         0.040     2.019    design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y6  design_1_i/fpga_dig_top_1/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y132  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X21Y132  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y132   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_d0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X2Y133   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y132   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X15Y128  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X11Y134  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X2Y133   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X2Y134   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y134  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X16Y134  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y133  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/dout_word_1_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y132  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X21Y132  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X2Y133   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_0_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y134  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X11Y134  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X2Y133   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X2Y134   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/dout_word_1_d0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y130  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y131  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y131  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X2Y133   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X5Y133   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X6Y132   design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y130  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X17Y131  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_d0_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y130  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X22Y131  design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/dout_word_0_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_fco2_p2
  To Clock:  lvds_fco2_p2

Setup :            0  Failing Endpoints,  Worst Slack       82.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.619ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.259ns (39.993%)  route 0.389ns (60.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 86.890 - 83.333 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.323     3.898    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y143        FDRE (Prop_fdre_C_Q)         0.259     4.157 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[13]/Q
                         net (fo=1, routed)           0.389     4.545    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[13]
    SLICE_X13Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.188    86.890    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
                         clock pessimism              0.319    87.210    
                         clock uncertainty           -0.035    87.174    
    SLICE_X13Y143        FDRE (Setup_fdre_C_D)       -0.010    87.164    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         87.164    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                 82.619    

Slack (MET) :             82.650ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.223ns (37.257%)  route 0.376ns (62.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 86.890 - 83.333 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.323     3.898    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y142        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.223     4.121 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[12]/Q
                         net (fo=1, routed)           0.376     4.496    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[12]
    SLICE_X12Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.188    86.890    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]/C
                         clock pessimism              0.291    87.182    
                         clock uncertainty           -0.035    87.146    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.000    87.146    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         87.146    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 82.650    

Slack (MET) :             82.665ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.259ns (40.942%)  route 0.374ns (59.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 86.890 - 83.333 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.323     3.898    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y143        FDRE (Prop_fdre_C_Q)         0.259     4.157 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[14]/Q
                         net (fo=1, routed)           0.374     4.530    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[14]
    SLICE_X12Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.188    86.890    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X12Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]/C
                         clock pessimism              0.340    87.231    
                         clock uncertainty           -0.035    87.195    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.000    87.195    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         87.195    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 82.665    

Slack (MET) :             82.666ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.223ns (37.124%)  route 0.378ns (62.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 86.887 - 83.333 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.319     3.894    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y136        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.223     4.117 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[5]/Q
                         net (fo=1, routed)           0.378     4.494    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[5]
    SLICE_X13Y136        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.185    86.887    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y136        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[5]/C
                         clock pessimism              0.339    87.227    
                         clock uncertainty           -0.035    87.191    
    SLICE_X13Y136        FDRE (Setup_fdre_C_D)       -0.031    87.160    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         87.160    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 82.666    

Slack (MET) :             82.672ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.223ns (36.730%)  route 0.384ns (63.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 86.889 - 83.333 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.323     3.898    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y146        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     4.121 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[8]/Q
                         net (fo=1, routed)           0.384     4.505    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[8]
    SLICE_X19Y146        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.187    86.889    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y146        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]/C
                         clock pessimism              0.341    87.231    
                         clock uncertainty           -0.035    87.195    
    SLICE_X19Y146        FDRE (Setup_fdre_C_D)       -0.019    87.176    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.176    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                 82.672    

Slack (MET) :             82.672ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.223ns (36.733%)  route 0.384ns (63.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 86.888 - 83.333 ) 
    Source Clock Delay      (SCD):    3.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.321     3.896    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y139        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.223     4.119 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[6]/Q
                         net (fo=1, routed)           0.384     4.503    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[6]
    SLICE_X11Y139        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.186    86.888    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y139        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
                         clock pessimism              0.340    87.229    
                         clock uncertainty           -0.035    87.193    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)       -0.019    87.174    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         87.174    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                 82.672    

Slack (MET) :             82.672ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.152%)  route 0.331ns (61.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 86.889 - 83.333 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.323     3.898    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y148        FDRE (Prop_fdre_C_Q)         0.204     4.102 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/Q
                         net (fo=1, routed)           0.331     4.432    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[15]
    SLICE_X19Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.187    86.889    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
                         clock pessimism              0.341    87.231    
                         clock uncertainty           -0.035    87.195    
    SLICE_X19Y148        FDRE (Setup_fdre_C_D)       -0.091    87.104    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.104    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                 82.672    

Slack (MET) :             82.676ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.223ns (37.740%)  route 0.368ns (62.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 86.891 - 83.333 ) 
    Source Clock Delay      (SCD):    3.899ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.324     3.899    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y144        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y144        FDRE (Prop_fdre_C_Q)         0.223     4.122 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[10]/Q
                         net (fo=1, routed)           0.368     4.489    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[10]
    SLICE_X11Y144        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.189    86.891    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y144        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]/C
                         clock pessimism              0.340    87.232    
                         clock uncertainty           -0.035    87.196    
    SLICE_X11Y144        FDRE (Setup_fdre_C_D)       -0.031    87.165    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.165    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 82.676    

Slack (MET) :             82.689ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.819%)  route 0.367ns (62.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 86.890 - 83.333 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.323     3.898    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y142        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.223     4.121 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[15]/Q
                         net (fo=1, routed)           0.367     4.487    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[15]
    SLICE_X11Y142        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.188    86.890    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y142        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]/C
                         clock pessimism              0.340    87.231    
                         clock uncertainty           -0.035    87.195    
    SLICE_X11Y142        FDRE (Setup_fdre_C_D)       -0.019    87.176    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         87.176    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 82.689    

Slack (MET) :             82.689ns  (required time - arrival time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (lvds_fco2_p2 rise@83.333ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.819%)  route 0.367ns (62.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 86.889 - 83.333 ) 
    Source Clock Delay      (SCD):    3.897ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.829     0.829 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.653     2.482    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     2.575 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.322     3.897    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y140         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.223     4.120 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[9]/Q
                         net (fo=1, routed)           0.367     4.486    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[9]
    SLICE_X9Y140         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                     83.333    83.333 r  
    AB27                                              0.000    83.333 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.751    84.084 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           1.535    85.619    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    85.702 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          1.187    86.889    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y140         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
                         clock pessimism              0.340    87.230    
                         clock uncertainty           -0.035    87.194    
    SLICE_X9Y140         FDRE (Setup_fdre_C_D)       -0.019    87.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         87.175    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                 82.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.730%)  route 0.105ns (51.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.605     1.806    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y140         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.100     1.906 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[5]/Q
                         net (fo=1, routed)           0.105     2.011    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[5]
    SLICE_X11Y139        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.805     2.157    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X11Y139        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]/C
                         clock pessimism             -0.318     1.838    
    SLICE_X11Y139        FDRE (Hold_fdre_C_D)         0.040     1.878    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.939%)  route 0.105ns (47.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.633     1.834    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X4Y139         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.118     1.952 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[3]/Q
                         net (fo=1, routed)           0.105     2.057    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[3]
    SLICE_X3Y140         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.839     2.191    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y140         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]/C
                         clock pessimism             -0.318     1.872    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.040     1.912    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.631     1.832    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.100     1.932 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[4]/Q
                         net (fo=1, routed)           0.096     2.028    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[4]
    SLICE_X5Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.833     2.185    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
                         clock pessimism             -0.352     1.832    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.047     1.879    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.606     1.807    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDRE (Prop_fdre_C_Q)         0.100     1.907 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[7]/Q
                         net (fo=1, routed)           0.095     2.002    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[7]
    SLICE_X13Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.807     2.159    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X13Y143        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]/C
                         clock pessimism             -0.351     1.807    
    SLICE_X13Y143        FDRE (Hold_fdre_C_D)         0.043     1.850    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.631     1.832    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.100     1.932 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[3]/Q
                         net (fo=1, routed)           0.095     2.027    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[3]
    SLICE_X5Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.833     2.185    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]/C
                         clock pessimism             -0.352     1.832    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.043     1.875    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.606     1.807    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y148        FDRE (Prop_fdre_C_Q)         0.100     1.907 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[14]/Q
                         net (fo=1, routed)           0.107     2.014    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[14]
    SLICE_X19Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.808     2.160    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
                         clock pessimism             -0.352     1.807    
    SLICE_X19Y148        FDRE (Hold_fdre_C_D)         0.044     1.851    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.648%)  route 0.146ns (59.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.605     1.806    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X9Y141         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.100     1.906 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[7]/Q
                         net (fo=1, routed)           0.146     2.052    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[7]
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.805     2.157    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X10Y139        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
                         clock pessimism             -0.318     1.838    
    SLICE_X10Y139        FDRE (Hold_fdre_C_D)         0.037     1.875    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.129%)  route 0.156ns (60.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.631     1.832    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X5Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.100     1.932 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg[2]/Q
                         net (fo=1, routed)           0.156     2.088    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_d0_reg_n_0_[2]
    SLICE_X3Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.835     2.187    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X3Y136         FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[2]/C
                         clock pessimism             -0.318     1.868    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.041     1.909    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.180%)  route 0.155ns (60.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.606     1.807    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y148        FDRE (Prop_fdre_C_Q)         0.100     1.907 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/Q
                         net (fo=1, routed)           0.155     2.062    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[12]
    SLICE_X20Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.807     2.159    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X20Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]/C
                         clock pessimism             -0.318     1.840    
    SLICE_X20Y148        FDRE (Hold_fdre_C_D)         0.037     1.877    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lvds_fco2_p2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             lvds_fco2_p2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_fco2_p2 rise@0.000ns - lvds_fco2_p2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.723     1.175    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.201 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.606     1.807    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y148        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y148        FDRE (Prop_fdre_C_Q)         0.100     1.907 r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/Q
                         net (fo=1, routed)           0.137     2.044    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0[11]
    SLICE_X19Y146        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_fco2_p2 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  lvds_fco2_p_2 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/fpga_dig_top_2/U0/iser_top2/din_fco_p
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.526     0.526 r  design_1_i/fpga_dig_top_2/U0/iser_top2/IB1/O
                         net (fo=2, routed)           0.796     1.322    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.352 r  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/O
                         net (fo=56, routed)          0.807     2.159    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/fco_clk
    SLICE_X19Y146        FDRE                                         r  design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]/C
                         clock pessimism             -0.338     1.820    
    SLICE_X19Y146        FDRE (Hold_fdre_C_D)         0.038     1.858    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_fco2_p2
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lvds_fco2_p_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         83.333      81.924     BUFGCTRL_X0Y21  design_1_i/fpga_dig_top_2/U0/iser_top2/BG1/I
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X13Y143   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.750         83.333      82.583     SLICE_X5Y136    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         83.333      82.633     SLICE_X11Y139   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         83.333      82.633     SLICE_X10Y139   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         83.333      82.633     SLICE_X9Y144    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.700         83.333      82.633     SLICE_X9Y140    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y143   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y136    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X5Y136    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X13Y143   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         41.666      41.266     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y139   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X11Y139   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y139   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X10Y139   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y144    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X9Y140    design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_1_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y147   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X21Y147   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         41.667      41.317     SLICE_X19Y148   design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/dout_word_0_d0_reg[12]/C



