verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/ec67/hdl" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/86fe/hdl" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ip/matrix_mult_zybo_axil_mat_prod1_0_2/drivers/axil_mat_prod1_v1_0/src" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/f0b6/hdl/verilog" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/0127/hdl/verilog" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_processing_system7_0_0/sim/matrix_mult_zybo_processing_system7_0_0.v" \
"../../../bd/matrix_mult_zybo/sim/matrix_mult_zybo.v" \
"../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/804e/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v" \
"../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/804e/hdl/verilog/axil_mat_prod1_flow_control_loop_pipe.v" \
"../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/804e/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v" \
"../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/804e/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v" \
"../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/804e/hdl/verilog/axil_mat_prod1_mul_32s_32s_32_2_1.v" \
"../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/804e/hdl/verilog/axil_mat_prod1.v" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axil_mat_prod1_0_2/sim/matrix_mult_zybo_axil_mat_prod1_0_2.v" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_0/sim/bd_768e_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/ec67/hdl" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/86fe/hdl" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ip/matrix_mult_zybo_axil_mat_prod1_0_2/drivers/axil_mat_prod1_v1_0/src" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/f0b6/hdl/verilog" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/0127/hdl/verilog" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_2/sim/bd_768e_s00mmu_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_3/sim/bd_768e_s00tr_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_4/sim/bd_768e_s00sic_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_5/sim/bd_768e_s00a2s_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_6/sim/bd_768e_sarn_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_7/sim/bd_768e_srn_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_8/sim/bd_768e_sawn_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_9/sim/bd_768e_swn_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_10/sim/bd_768e_sbn_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_11/sim/bd_768e_m00s2a_0.sv" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/ip/ip_12/sim/bd_768e_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/ec67/hdl" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/86fe/hdl" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ip/matrix_mult_zybo_axil_mat_prod1_0_2/drivers/axil_mat_prod1_v1_0/src" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/f0b6/hdl/verilog" --include "../../../../Vivado_Matrix_Mult.gen/sources_1/bd/matrix_mult_zybo/ipshared/0127/hdl/verilog" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/bd_0/sim/bd_768e.v" \
"../../../bd/matrix_mult_zybo/ip/matrix_mult_zybo_axi_smc_2/sim/matrix_mult_zybo_axi_smc_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
