#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Apr  8 09:40:26 2019
# Process ID: 7204
# Current directory: C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.runs/synth_1
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.runs/synth_1/ALU.vds
# Journal file: C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7328 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.238 ; gain = 98.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/ALU.vhd:24]
	Parameter width bound to: 16 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ShiftLeft' declared at 'C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/left_shifter.vhd:13' bound to instance 'shifter_l' of component 'ShiftLeft' [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/ALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft' [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/left_shifter.vhd:20]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft' (1#1) [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/left_shifter.vhd:20]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ShiftRight' declared at 'C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/right_shifter.vhd:13' bound to instance 'shifter_r' of component 'ShiftRight' [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/ALU.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ShiftRight' [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/right_shifter.vhd:20]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftRight' (2#1) [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/right_shifter.vhd:20]
WARNING: [Synth 8-3848] Net slt in module/entity ALU does not have driver. [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/ALU.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/ALU.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.973 ; gain = 154.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.973 ; gain = 154.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.973 ; gain = 154.457
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/ALU.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/left_shifter.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.srcs/sources_1/new/right_shifter.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.973 ; gain = 154.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
Module ShiftLeft 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module ShiftRight 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[15]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[14]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[13]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[12]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[11]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[10]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[9]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[8]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[1]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[0]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[15]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[14]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[13]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[12]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[11]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[10]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[9]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[8]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[1]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[0]) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT2   |     4|
|3     |LUT3   |     7|
|4     |LUT4   |    99|
|5     |LUT5   |    34|
|6     |LUT6   |    74|
|7     |MUXF7  |    17|
|8     |IBUF   |    40|
|9     |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   306|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.313 ; gain = 321.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.313 ; gain = 321.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.313 ; gain = 321.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 672.422 ; gain = 427.539
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ushrestha20/Documents/super-octo-train/MP2/ALU/ALU.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 672.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 09:40:46 2019...
