Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 28 18:47:34 2020
| Host         : DESKTOP-BBSH87J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 496 register/latch pins with no clock driven by root clock pin: sc/DIV_CLK_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1365 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.486        0.000                      0                  380        0.110        0.000                      0                  380        4.500        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.486        0.000                      0                  380        0.110        0.000                      0                  380        4.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.318%)  route 2.882ns (77.682%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.856     5.459    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.456     5.915 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.679     6.594    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.665     7.383    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X77Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.569     8.077    ee354_debouncer_down/debounce_count
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.201 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.968     9.169    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X80Y52         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.604    15.027    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[25]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X80Y52         FDRE (Setup_fdre_C_R)       -0.524    14.654    ee354_debouncer_down/debounce_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.318%)  route 2.882ns (77.682%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.856     5.459    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.456     5.915 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.679     6.594    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.665     7.383    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X77Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.569     8.077    ee354_debouncer_down/debounce_count
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.201 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.968     9.169    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X80Y52         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.604    15.027    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[26]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X80Y52         FDRE (Setup_fdre_C_R)       -0.524    14.654    ee354_debouncer_down/debounce_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.318%)  route 2.882ns (77.682%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.856     5.459    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.456     5.915 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.679     6.594    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.665     7.383    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X77Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.569     8.077    ee354_debouncer_down/debounce_count
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.201 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.968     9.169    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X80Y52         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.604    15.027    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y52         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[27]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X80Y52         FDRE (Setup_fdre_C_R)       -0.524    14.654    ee354_debouncer_down/debounce_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.828ns (18.537%)  route 3.639ns (81.463%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.732     5.335    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDCE (Prop_fdce_C_Q)         0.456     5.791 r  ee354_debouncer_up/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           1.308     7.099    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[5]
    SLICE_X87Y54         LUT4 (Prop_lut4_I1_O)        0.124     7.223 r  ee354_debouncer_up/direction[0]_i_3/O
                         net (fo=2, routed)           1.308     8.531    ee354_debouncer_down/up
    SLICE_X77Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.655 f  ee354_debouncer_down/direction[1]_i_2/O
                         net (fo=1, routed)           1.022     9.677    sc/direction_reg[1]_0
    SLICE_X78Y55         LUT5 (Prop_lut5_I3_O)        0.124     9.801 r  sc/direction[1]_i_1/O
                         net (fo=1, routed)           0.000     9.801    sc/direction[1]_i_1_n_0
    SLICE_X78Y55         FDRE                                         r  sc/direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.600    15.023    sc/ClkPort_IBUF_BUFG
    SLICE_X78Y55         FDRE                                         r  sc/direction_reg[1]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X78Y55         FDRE (Setup_fdre_C_D)        0.081    15.327    sc/direction_reg[1]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.828ns (23.183%)  route 2.744ns (76.817%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.856     5.459    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.456     5.915 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.679     6.594    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.665     7.383    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X77Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.569     8.077    ee354_debouncer_down/debounce_count
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.201 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.829     9.030    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X80Y51         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.604    15.027    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[21]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X80Y51         FDRE (Setup_fdre_C_R)       -0.524    14.654    ee354_debouncer_down/debounce_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.828ns (23.183%)  route 2.744ns (76.817%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.856     5.459    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.456     5.915 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.679     6.594    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.665     7.383    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X77Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.569     8.077    ee354_debouncer_down/debounce_count
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.201 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.829     9.030    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X80Y51         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.604    15.027    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[22]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X80Y51         FDRE (Setup_fdre_C_R)       -0.524    14.654    ee354_debouncer_down/debounce_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.828ns (23.183%)  route 2.744ns (76.817%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.856     5.459    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.456     5.915 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.679     6.594    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.665     7.383    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X77Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.569     8.077    ee354_debouncer_down/debounce_count
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.201 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.829     9.030    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X80Y51         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.604    15.027    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[23]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X80Y51         FDRE (Setup_fdre_C_R)       -0.524    14.654    ee354_debouncer_down/debounce_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.828ns (23.183%)  route 2.744ns (76.817%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.856     5.459    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.456     5.915 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.679     6.594    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.665     7.383    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X77Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.569     8.077    ee354_debouncer_down/debounce_count
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.201 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.829     9.030    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X80Y51         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.604    15.027    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y51         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[24]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X80Y51         FDRE (Setup_fdre_C_R)       -0.524    14.654    ee354_debouncer_down/debounce_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.206%)  route 2.901ns (77.794%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.856     5.459    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.456     5.915 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.679     6.594    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.665     7.383    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X77Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.569     8.077    ee354_debouncer_down/debounce_count
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.201 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.987     9.187    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X80Y47         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.728    15.150    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y47         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[5]/C
                         clock pessimism              0.267    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X80Y47         FDRE (Setup_fdre_C_R)       -0.524    14.858    ee354_debouncer_down/debounce_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.206%)  route 2.901ns (77.794%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.856     5.459    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.456     5.915 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.679     6.594    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.718 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.665     7.383    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X77Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.569     8.077    ee354_debouncer_down/debounce_count
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.201 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.987     9.187    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X80Y47         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.728    15.150    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y47         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[6]/C
                         clock pessimism              0.267    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X80Y47         FDRE (Setup_fdre_C_R)       -0.524    14.858    ee354_debouncer_down/debounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/debounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.299ns (52.230%)  route 0.273ns (47.770%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.598     1.517    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y50         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ee354_debouncer_down/debounce_count_reg[0]/Q
                         net (fo=2, routed)           0.273     1.932    ee354_debouncer_down/debounce_count_reg_n_0_[0]
    SLICE_X80Y46         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     2.090 r  ee354_debouncer_down/debounce_count0_carry/O[0]
                         net (fo=1, routed)           0.000     2.090    ee354_debouncer_down/debounce_count0_carry_n_7
    SLICE_X80Y46         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.931     2.096    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y46         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[1]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X80Y46         FDRE (Hold_fdre_C_D)         0.134     1.979    ee354_debouncer_down/debounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/debounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.313ns (53.370%)  route 0.273ns (46.630%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.598     1.517    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y50         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ee354_debouncer_down/debounce_count_reg[0]/Q
                         net (fo=2, routed)           0.273     1.932    ee354_debouncer_down/debounce_count_reg_n_0_[0]
    SLICE_X80Y46         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     2.104 r  ee354_debouncer_down/debounce_count0_carry/O[2]
                         net (fo=1, routed)           0.000     2.104    ee354_debouncer_down/debounce_count0_carry_n_5
    SLICE_X80Y46         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.931     2.096    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y46         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[3]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X80Y46         FDRE (Hold_fdre_C_D)         0.134     1.979    ee354_debouncer_down/debounce_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/debounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.325ns (54.305%)  route 0.273ns (45.695%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.598     1.517    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y50         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ee354_debouncer_down/debounce_count_reg[0]/Q
                         net (fo=2, routed)           0.273     1.932    ee354_debouncer_down/debounce_count_reg_n_0_[0]
    SLICE_X80Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     2.116 r  ee354_debouncer_down/debounce_count0_carry/O[1]
                         net (fo=1, routed)           0.000     2.116    ee354_debouncer_down/debounce_count0_carry_n_6
    SLICE_X80Y46         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.931     2.096    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y46         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[2]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X80Y46         FDRE (Hold_fdre_C_D)         0.134     1.979    ee354_debouncer_down/debounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/debounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.656     1.576    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  ee354_debouncer_down/debounce_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.854    ee354_debouncer_down/debounce_count_reg_n_0_[15]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.010 r  ee354_debouncer_down/debounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.011    ee354_debouncer_down/debounce_count0_carry__2_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  ee354_debouncer_down/debounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.064    ee354_debouncer_down/debounce_count0_carry__3_n_7
    SLICE_X80Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.875     2.040    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[17]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.134     1.923    ee354_debouncer_down/debounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.656     1.576    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  sc/timer_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  sc/timer_count_reg[8]/Q
                         net (fo=1, routed)           0.108     1.825    sc/timer_count[8]
    SLICE_X81Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.985 r  sc/timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    sc/timer_count_reg[8]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  sc/timer_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    sc/timer_count0[9]
    SLICE_X81Y50         FDRE                                         r  sc/timer_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.875     2.040    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y50         FDRE                                         r  sc/timer_count_reg[9]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.105     1.894    sc/timer_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.210ns (43.043%)  route 0.278ns (56.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.656     1.576    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X76Y49         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDCE (Prop_fdce_C_Q)         0.164     1.740 r  ee354_debouncer_down/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.278     2.018    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[6]
    SLICE_X76Y50         LUT4 (Prop_lut4_I0_O)        0.046     2.064 r  ee354_debouncer_down/FSM_onehot_state[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.064    ee354_debouncer_down/FSM_onehot_state[7]_i_1__0_n_0
    SLICE_X76Y50         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.871     2.036    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X76Y50         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X76Y50         FDCE (Hold_fdce_C_D)         0.131     1.916    ee354_debouncer_down/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/debounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.337ns (55.203%)  route 0.273ns (44.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.598     1.517    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X77Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y50         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ee354_debouncer_down/debounce_count_reg[0]/Q
                         net (fo=2, routed)           0.273     1.932    ee354_debouncer_down/debounce_count_reg_n_0_[0]
    SLICE_X80Y46         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     2.128 r  ee354_debouncer_down/debounce_count0_carry/O[3]
                         net (fo=1, routed)           0.000     2.128    ee354_debouncer_down/debounce_count0_carry_n_4
    SLICE_X80Y46         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.931     2.096    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y46         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[4]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X80Y46         FDRE (Hold_fdre_C_D)         0.134     1.979    ee354_debouncer_down/debounce_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/debounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.656     1.576    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y49         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  ee354_debouncer_down/debounce_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.854    ee354_debouncer_down/debounce_count_reg_n_0_[15]
    SLICE_X80Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.010 r  ee354_debouncer_down/debounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.011    ee354_debouncer_down/debounce_count0_carry__2_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.077 r  ee354_debouncer_down/debounce_count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.077    ee354_debouncer_down/debounce_count0_carry__3_n_5
    SLICE_X80Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.875     2.040    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X80Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[19]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.134     1.923    ee354_debouncer_down/debounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/ten_secs_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.173%)  route 0.104ns (35.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.600     1.519    sc/ClkPort_IBUF_BUFG
    SLICE_X79Y55         FDCE                                         r  sc/FSM_onehot_full_clk_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y55         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  sc/FSM_onehot_full_clk_state_reg[1]/Q
                         net (fo=15, routed)          0.104     1.764    sc/FSM_onehot_full_clk_state_reg_n_0_[1]
    SLICE_X78Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  sc/ten_secs_i_1/O
                         net (fo=1, routed)           0.000     1.809    sc/ten_secs_i_1_n_0
    SLICE_X78Y55         FDRE                                         r  sc/ten_secs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.872     2.037    sc/ClkPort_IBUF_BUFG
    SLICE_X78Y55         FDRE                                         r  sc/ten_secs_reg/C
                         clock pessimism             -0.504     1.532    
    SLICE_X78Y55         FDRE (Hold_fdre_C_D)         0.121     1.653    sc/ten_secs_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.656     1.576    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  sc/timer_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  sc/timer_count_reg[8]/Q
                         net (fo=1, routed)           0.108     1.825    sc/timer_count[8]
    SLICE_X81Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.985 r  sc/timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    sc/timer_count_reg[8]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  sc/timer_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    sc/timer_count0[11]
    SLICE_X81Y50         FDRE                                         r  sc/timer_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.875     2.040    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y50         FDRE                                         r  sc/timer_count_reg[11]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.105     1.894    sc/timer_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y37    DIV_CLK_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y50    ee354_debouncer_down/debounce_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y48    ee354_debouncer_down/debounce_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y48    ee354_debouncer_down/debounce_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y48    ee354_debouncer_down/debounce_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y49    ee354_debouncer_down/debounce_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y49    ee354_debouncer_down/debounce_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y49    ee354_debouncer_down/debounce_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y49    ee354_debouncer_down/debounce_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y37    DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y37    DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y50    ee354_debouncer_down/debounce_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y39    DIV_CLK_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y39    DIV_CLK_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y39    DIV_CLK_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y39    DIV_CLK_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y40    DIV_CLK_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y40    DIV_CLK_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y40    DIV_CLK_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y50    ee354_debouncer_down/debounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y48    ee354_debouncer_down/debounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y48    ee354_debouncer_down/debounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y48    ee354_debouncer_down/debounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y49    ee354_debouncer_down/debounce_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y49    ee354_debouncer_down/debounce_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y49    ee354_debouncer_down/debounce_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y49    ee354_debouncer_down/debounce_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y46    ee354_debouncer_down/debounce_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y46    ee354_debouncer_down/debounce_count_reg[2]/C



