Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 12 12:43:44 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/U0/internal_clock_reg[26]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.464        0.000                      0                   48        0.160        0.000                      0                   48        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.464        0.000                      0                   48        0.160        0.000                      0                   48        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 2.063ns (79.834%)  route 0.521ns (20.166%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.918 r  design_1_i/clock_divider_0/U0/internal_clock_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.918    design_1_i/clock_divider_0/U0/internal_clock_reg[26]_i_1_n_6
    SLICE_X84Y56         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y56         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[25]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[25]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.979ns (79.157%)  route 0.521ns (20.843%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.834 r  design_1_i/clock_divider_0/U0/internal_clock_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.834    design_1_i/clock_divider_0/U0/internal_clock_reg[26]_i_1_n_5
    SLICE_X84Y56         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y56         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[26]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 1.959ns (78.989%)  route 0.521ns (21.011%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.814 r  design_1_i/clock_divider_0/U0/internal_clock_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.814    design_1_i/clock_divider_0/U0/internal_clock_reg[26]_i_1_n_7
    SLICE_X84Y56         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y56         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[24]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.946ns (78.878%)  route 0.521ns (21.122%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.801 r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.801    design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1_n_6
    SLICE_X84Y55         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[21]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y55         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.938ns (78.809%)  route 0.521ns (21.191%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.793 r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.793    design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1_n_4
    SLICE_X84Y55         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[23]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y55         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.862ns (78.133%)  route 0.521ns (21.867%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.717 r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.717    design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1_n_5
    SLICE_X84Y55         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[22]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y55         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.842ns (77.948%)  route 0.521ns (22.052%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.697 r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.697    design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1_n_7
    SLICE_X84Y55         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y55         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.829ns (77.826%)  route 0.521ns (22.174%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.684 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.684    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_6
    SLICE_X84Y54         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y54         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[17]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[17]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.821ns (77.751%)  route 0.521ns (22.249%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.676 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.676    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_4
    SLICE_X84Y54         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y54         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[19]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.745ns (77.004%)  route 0.521ns (22.996%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.731     5.334    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  design_1_i/clock_divider_0/U0/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.373    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[0]
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  design_1_i/clock_divider_0/U0/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.497    design_1_i/clock_divider_0/U0/internal_clock[0]_i_5_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.010 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.600 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.600    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_5
    SLICE_X84Y54         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.610    15.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y54         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[18]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_D)        0.109    15.381    design_1_i/clock_divider_0/U0/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  7.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.592     1.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    SLICE_X72Y62         FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y62         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=2, routed)           0.175     1.827    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_2
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.907     2.072    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.571    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.667    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.596     1.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X72Y52         FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.175     1.831    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_1
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.075    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.574    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.670    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.596     1.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X72Y52         FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.175     1.831    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_1
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.909     2.074    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.573    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.669    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.592     1.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    SLICE_X72Y62         FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y62         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=2, routed)           0.175     1.827    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_2
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.904     2.069    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.568    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.664    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.275ns (71.769%)  route 0.108ns (28.231%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.607     1.526    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  design_1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.108     1.799    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.910 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_6
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.879     2.044    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.134     1.660    design_1_i/clock_divider_0/U0/internal_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/EightDisplayControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.771    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[11]
    SLICE_X89Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X89Y66         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X89Y66         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/EightDisplayControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.522    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/EightDisplayControl_0/U0/div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[3]
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  design_1_i/EightDisplayControl_0/U0/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    design_1_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_4
    SLICE_X89Y64         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.874     2.039    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.105     1.627    design_1_i/EightDisplayControl_0/U0/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.522    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y65         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/EightDisplayControl_0/U0/div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.772    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[7]
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X89Y65         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.873     2.038    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y65         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[7]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.105     1.627    design_1_i/EightDisplayControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.607     1.526    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y52         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  design_1_i/clock_divider_0/U0/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.114     1.805    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[10]
    SLICE_X84Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_5
    SLICE_X84Y52         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.879     2.044    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y52         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[10]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X84Y52         FDRE (Hold_fdre_C_D)         0.134     1.660    design_1_i/clock_divider_0/U0/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.606     1.525    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y53         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  design_1_i/clock_divider_0/U0/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.114     1.804    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[14]
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_5
    SLICE_X84Y53         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.878     2.043    design_1_i/clock_divider_0/U0/clk
    SLICE_X84Y53         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[14]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X84Y53         FDRE (Hold_fdre_C_D)         0.134     1.659    design_1_i/clock_divider_0/U0/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y64    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y67    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y67    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    design_1_i/EightDisplayControl_0/U0/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    design_1_i/EightDisplayControl_0/U0/div_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y67    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y67    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y64    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y67    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y67    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y67    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y67    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y67    design_1_i/EightDisplayControl_0/U0/div_reg[14]/C



