

================================================================
== Vitis HLS Report for 'Axi2AxiStream'
================================================================
* Date:           Thu Mar 25 15:01:47 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_down_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.867 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |        1|   518473| 6.667 ns | 3.457 ms |    1|  518473|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- MMIterInLoop1  |        2|   518401|         3|          1|          1| 1 ~ 518400 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      79|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     401|    -|
|Register         |        -|     -|     195|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     195|     480|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln695_fu_142_p2                |     +    |   0|  0|  27|          20|           1|
    |ap_block_state73_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage0_iter2  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln1003_fu_137_p2              |   icmp   |   0|  0|  20|          20|          20|
    |icmp_ln882_fu_107_p2               |   icmp   |   0|  0|  20|          20|           1|
    |ap_block_pp0_stage0_01001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  79|          67|          29|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  329|         74|    1|         74|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |din_blk_n                |    9|          2|    1|          2|
    |empty_135_reg_96         |    9|          2|   20|         40|
    |gmem1_blk_n_AR           |    9|          2|    1|          2|
    |gmem1_blk_n_R            |    9|          2|    1|          2|
    |ldata1_blk_n             |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  401|         90|   28|        128|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  73|   0|   73|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |empty_135_reg_96                   |  20|   0|   20|          0|
    |gmem1_addr_read_reg_178            |  32|   0|   32|          0|
    |gmem1_addr_reg_158                 |  64|   0|   64|          0|
    |icmp_ln1003_reg_169                |   1|   0|    1|          0|
    |icmp_ln1003_reg_169_pp0_iter1_reg  |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 195|   0|  195|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   Axi2AxiStream  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   Axi2AxiStream  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   Axi2AxiStream  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   Axi2AxiStream  | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |   Axi2AxiStream  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   Axi2AxiStream  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   Axi2AxiStream  | return value |
|m_axi_gmem1_AWVALID   | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWREADY   |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWADDR    | out |   64|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWID      | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWLEN     | out |   32|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWSIZE    | out |    3|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWBURST   | out |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWLOCK    | out |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWCACHE   | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWPROT    | out |    3|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWQOS     | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWREGION  | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWUSER    | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WVALID    | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WREADY    |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WDATA     | out |   32|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WSTRB     | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WLAST     | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WID       | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WUSER     | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARVALID   | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARREADY   |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARADDR    | out |   64|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARID      | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARLEN     | out |   32|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARSIZE    | out |    3|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARBURST   | out |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARLOCK    | out |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARCACHE   | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARPROT    | out |    3|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARQOS     | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARREGION  | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARUSER    | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RVALID    |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RREADY    | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RDATA     |  in |   32|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RLAST     |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RID       |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RUSER     |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RRESP     |  in |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BVALID    |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BREADY    | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BRESP     |  in |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BID       |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BUSER     |  in |    1|    m_axi   |       gmem1      |    pointer   |
|ldata1_din            | out |   32|   ap_fifo  |      ldata1      |    pointer   |
|ldata1_full_n         |  in |    1|   ap_fifo  |      ldata1      |    pointer   |
|ldata1_write          | out |    1|   ap_fifo  |      ldata1      |    pointer   |
|din_dout              |  in |   64|   ap_fifo  |        din       |    pointer   |
|din_empty_n           |  in |    1|   ap_fifo  |        din       |    pointer   |
|din_read              | out |    1|   ap_fifo  |        din       |    pointer   |
|addrbound_V_read      |  in |   20|   ap_none  | addrbound_V_read |    scalar    |
+----------------------+-----+-----+------------+------------------+--------------+

