

================================================================
== Vitis HLS Report for 'muladd'
================================================================
* Date:           Sun Dec 18 20:43:17 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        muladd_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- muladd_loop  |       19|       19|         5|          1|          1|    16|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp = alloca i32 1"   --->   Operation 8 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [muladd_ip/src/muladd.c:3]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %a, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %b, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln8 = store i5 0, i5 %i" [muladd_ip/src/muladd.c:8]   --->   Operation 21 'store' 'store_ln8' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln8 = store i32 0, i32 %temp" [muladd_ip/src/muladd.c:8]   --->   Operation 22 'store' 'store_ln8' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [muladd_ip/src/muladd.c:8]   --->   Operation 23 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [muladd_ip/src/muladd.c:8]   --->   Operation 24 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp_eq  i5 %i_1, i5 16" [muladd_ip/src/muladd.c:8]   --->   Operation 25 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln8 = add i5 %i_1, i5 1" [muladd_ip/src/muladd.c:8]   --->   Operation 27 'add' 'add_ln8' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc.split, void %for.end" [muladd_ip/src/muladd.c:8]   --->   Operation 28 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i5 %i_1" [muladd_ip/src/muladd.c:8]   --->   Operation 29 'zext' 'zext_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln8" [muladd_ip/src/muladd.c:10]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [muladd_ip/src/muladd.c:10]   --->   Operation 31 'load' 'a_load' <Predicate = (!icmp_ln8)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln8" [muladd_ip/src/muladd.c:10]   --->   Operation 32 'getelementptr' 'b_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [muladd_ip/src/muladd.c:10]   --->   Operation 33 'load' 'b_load' <Predicate = (!icmp_ln8)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln8 = store i5 %add_ln8, i5 %i" [muladd_ip/src/muladd.c:8]   --->   Operation 34 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [muladd_ip/src/muladd.c:10]   --->   Operation 35 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [muladd_ip/src/muladd.c:10]   --->   Operation 36 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 37 [2/2] (6.91ns)   --->   "%mul_ln10 = mul i32 %b_load, i32 %a_load" [muladd_ip/src/muladd.c:10]   --->   Operation 37 'mul' 'mul_ln10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 38 [1/2] (6.91ns)   --->   "%mul_ln10 = mul i32 %b_load, i32 %a_load" [muladd_ip/src/muladd.c:10]   --->   Operation 38 'mul' 'mul_ln10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%temp_load_1 = load i32 %temp" [muladd_ip/src/muladd.c:13]   --->   Operation 45 'load' 'temp_load_1' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln13 = ret i32 %temp_load_1" [muladd_ip/src/muladd.c:13]   --->   Operation 46 'ret' 'ret_ln13' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%temp_load = load i32 %temp" [muladd_ip/src/muladd.c:10]   --->   Operation 39 'load' 'temp_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/reon/work/xilinx/muladd_ip/solution3/directives.tcl:6]   --->   Operation 40 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [muladd_ip/src/muladd.c:5]   --->   Operation 41 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.55ns)   --->   "%temp_1 = add i32 %mul_ln10, i32 %temp_load" [muladd_ip/src/muladd.c:10]   --->   Operation 42 'add' 'temp_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln8 = store i32 %temp_1, i32 %temp" [muladd_ip/src/muladd.c:8]   --->   Operation 43 'store' 'store_ln8' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [muladd_ip/src/muladd.c:8]   --->   Operation 44 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp              (alloca           ) [ 011111]
i                 (alloca           ) [ 010000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln3 (spectopmodule    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specmemcore_ln0   (specmemcore      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specmemcore_ln0   (specmemcore      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
store_ln8         (store            ) [ 000000]
store_ln8         (store            ) [ 000000]
br_ln8            (br               ) [ 000000]
i_1               (load             ) [ 000000]
icmp_ln8          (icmp             ) [ 011110]
empty             (speclooptripcount) [ 000000]
add_ln8           (add              ) [ 000000]
br_ln8            (br               ) [ 000000]
zext_ln8          (zext             ) [ 000000]
a_addr            (getelementptr    ) [ 011000]
b_addr            (getelementptr    ) [ 011000]
store_ln8         (store            ) [ 000000]
a_load            (load             ) [ 010110]
b_load            (load             ) [ 010110]
mul_ln10          (mul              ) [ 010001]
temp_load         (load             ) [ 000000]
specpipeline_ln6  (specpipeline     ) [ 000000]
specloopname_ln5  (specloopname     ) [ 000000]
temp_1            (add              ) [ 000000]
store_ln8         (store            ) [ 000000]
br_ln8            (br               ) [ 000000]
temp_load_1       (load             ) [ 000000]
ret_ln13          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="temp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="a_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="b_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln8_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln8_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_1_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln8_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln8_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln8_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln8_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="5" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln10/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="temp_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="4"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="temp_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_1/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln8_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="4"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="temp_load_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="3"/>
<pin id="147" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load_1/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="temp_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln8_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="3"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="167" class="1005" name="a_addr_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="1"/>
<pin id="169" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="172" class="1005" name="b_addr_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="1"/>
<pin id="174" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="177" class="1005" name="a_load_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="182" class="1005" name="b_load_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="187" class="1005" name="mul_ln10_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="50" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="50" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="102" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="127"><net_src comp="111" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="58" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="159"><net_src comp="62" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="166"><net_src comp="105" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="66" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="175"><net_src comp="79" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="180"><net_src comp="73" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="185"><net_src comp="86" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="190"><net_src comp="128" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: muladd : a | {1 2 }
	Port: muladd : b | {1 2 }
  - Chain level:
	State 1
		store_ln8 : 1
		store_ln8 : 1
		i_1 : 1
		icmp_ln8 : 2
		add_ln8 : 2
		br_ln8 : 3
		zext_ln8 : 2
		a_addr : 3
		a_load : 4
		b_addr : 3
		b_load : 4
		store_ln8 : 3
	State 2
	State 3
	State 4
		ret_ln13 : 1
	State 5
		temp_1 : 1
		store_ln8 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|    mul   |    grp_fu_128   |    3    |   165   |    50   |
|----------|-----------------|---------|---------|---------|
|    add   |  add_ln8_fu_111 |    0    |    0    |    13   |
|          |  temp_1_fu_135  |    0    |    0    |    39   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln8_fu_105 |    0    |    0    |    9    |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln8_fu_117 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    3    |   165   |   111   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| a_addr_reg_167 |    4   |
| a_load_reg_177 |   32   |
| b_addr_reg_172 |    4   |
| b_load_reg_182 |   32   |
|    i_reg_156   |    5   |
|icmp_ln8_reg_163|    1   |
|mul_ln10_reg_187|   32   |
|  temp_reg_148  |   32   |
+----------------+--------+
|      Total     |   142  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_86 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   111  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   142  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   307  |   129  |
+-----------+--------+--------+--------+--------+
