Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'music_select' [D:/Programming/FPGA/assignmen_cmy/assignment/assignment.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'music_select' [D:/Programming/FPGA/assignmen_cmy/assignment/assignment.srcs/sources_1/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'music_select' [D:/Programming/FPGA/assignmen_cmy/assignment/assignment.srcs/sources_1/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'music_select' [D:/Programming/FPGA/assignmen_cmy/assignment/assignment.srcs/sources_1/new/top.v:76]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
