#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 20 10:57:00 2019
# Process ID: 2419
# Current directory: /home/ryan/vivado
# Command line: vivado
# Log file: /home/ryan/vivado/vivado.log
# Journal file: /home/ryan/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 6394.457 ; gain = 99.965 ; free physical = 5127 ; free virtual = 7567
update_compile_order -fileset sources_1
close_project
create_project Seven_Segment_Part_2 /home/ryan/vivado/Seven_Segment_Part_2 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
set_property simulator_language Verilog [current_project]
file mkdir /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.srcs/sources_1/new
close [ open /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.srcs/sources_1/new/Seven_Segment_II.v w ]
add_files /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.srcs/sources_1/new/Seven_Segment_II.v
update_compile_order -fileset sources_1
file mkdir /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.srcs/constrs_1
file mkdir /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.srcs/constrs_1/new
close [ open /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.srcs/constrs_1/new/pins.xdc w ]
add_files -fileset constrs_1 /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.srcs/constrs_1/new/pins.xdc
launch_runs synth_1 -jobs 2
[Mon May 20 12:46:24 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 12:47:03 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 20 12:48:02 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA631AA
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/Seven_Segment_II.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/Seven_Segment_II.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 12:52:45 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 12:53:19 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 20 12:54:08 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/Seven_Segment_II.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 12:56:25 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 12:57:02 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 20 12:58:02 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/Seven_Segment_II.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 14:39:47 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 14:40:24 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 14:44:00 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 14:45:26 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 14:46:42 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 14:47:18 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 20 14:48:20 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 14:52:21 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 14:52:59 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 14:55:05 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 14:55:46 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 14:58:01 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 14:58:35 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 20 14:59:33 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA631AA
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/Seven_Segment_II.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/Seven_Segment_II.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 15:02:08 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 15:03:02 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 15:07:45 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 15:08:21 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.010000 secs | Memory: 0.037224 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8689.867 ; gain = 0.000 ; free physical = 1912 ; free virtual = 5138
open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8689.867 ; gain = 675.973 ; free physical = 2027 ; free virtual = 5254
INFO: [Common 17-344] 'open_run' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 20 15:10:43 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/Seven_Segment_II.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 20 15:24:06 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 20 15:25:28 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 20 15:26:30 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.runs/impl_1/Seven_Segment_II.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ryan/vivado/Seven_Segment_Part_2/Seven_Segment_Part_2.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon May 20 15:34:41 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 20 15:34:41 2019...
create_project Seven_Segment_Part_3 /home/ryan/vivado/Seven_Segment_Part_3 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
set_property simulator_language Verilog [current_project]
file mkdir /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/sources_1/new
close [ open /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/sources_1/new/Seven_Segment_III.v w ]
add_files /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/sources_1/new/Seven_Segment_III.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Tue May 21 18:12:53 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue May 21 18:13:20 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/runme.log
file mkdir /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1
file mkdir /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new
close [ open /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/pins.xdc w ]
add_files -fileset constrs_1 /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/pins.xdc
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8689.867 ; gain = 0.000 ; free physical = 1163 ; free virtual = 4924
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 8689.867 ; gain = 0.000 ; free physical = 1039 ; free virtual = 4803
set_property target_constrs_file /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/pins.xdc [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8689.867 ; gain = 0.000 ; free physical = 1037 ; free virtual = 4806
export_ip_user_files -of_objects  [get_files /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/pins.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/pins.xdc
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 21 18:22:11 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8689.867 ; gain = 0.000 ; free physical = 1067 ; free virtual = 4846
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close [ open /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8689.867 ; gain = 0.000 ; free physical = 1145 ; free virtual = 4674
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8689.867 ; gain = 0.000 ; free physical = 1134 ; free virtual = 4673
export_ip_user_files -of_objects  [get_files /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/constraints.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/constraints.xdc
close [ open /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/map.xdc w ]
add_files -fileset constrs_1 /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/map.xdc
set_property package_pin "" [get_ports [list  {an[3]}]]
place_ports {seg[6]} W7
place_ports {seg[5]} W6
place_ports {seg[4]} U8
place_ports {seg[3]} V8
place_ports {seg[2]} U5
place_ports {seg[1]} V5
place_ports {seg[0]} U7
place_ports {sw[15]} R2
place_ports {sw[14]} T1
place_ports {sw[13]} U1
place_ports {sw[12]} W2
place_ports {sw[11]} R3
set_property package_pin "" [get_ports [list  {sw[10]}]]
place_ports {sw[10]} T2
place_ports {sw[9]} T3
place_ports {sw[8]} V2
place_ports {sw[7]} W13
place_ports {sw[6]} W14
place_ports {sw[5]} V15
place_ports {sw[4]} W15
place_ports {sw[3]} W17
place_ports {sw[2]} W16
place_ports {sw[1]} V16
place_ports {sw[0]} V17
place_ports BTN T18
set_property package_pin "" [get_ports [list  clk]]
place_ports rst U18
place_ports clk W5
place_ports {an[3]} W4
place_ports {an[2]} V4
place_ports {an[1]} U4
place_ports {an[0]} U2
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/map.xdc]
Finished Parsing XDC File [/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/map.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property target_constrs_file /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/map.xdc [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
set_property IOSTANDARD LVTTL [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
place_ports {an[3]} W4
place_ports {an[2]} V4
place_ports {an[1]} U4
place_ports {an[0]} U2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[6]} {seg[5]} {seg[4]} {seg[3]} {seg[2]} {seg[1]} {seg[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[15]} {sw[14]} {sw[13]} {sw[12]} {sw[11]} {sw[10]} {sw[9]} {sw[8]} {sw[7]} {sw[6]} {sw[5]} {sw[4]} {sw[3]} {sw[2]} {sw[1]} {sw[0]}]]
place_ports {seg[6]} W7
place_ports {seg[5]} W6
place_ports {seg[4]} U8
place_ports {seg[3]} V8
place_ports {seg[2]} U5
place_ports {seg[1]} V5
place_ports {seg[0]} U7
place_ports {sw[15]} R2
place_ports {sw[14]} T1
place_ports {sw[13]} U1
place_ports {sw[12]} W2
place_ports {sw[11]} R3
place_ports {sw[10]} T2
place_ports {sw[9]} T3
place_ports {sw[8]} V2
place_ports {sw[7]} W13
place_ports {sw[6]} W14
place_ports {sw[5]} V15
place_ports {sw[4]} W15
place_ports {sw[3]} W17
place_ports {sw[2]} W16
place_ports {sw[1]} V16
place_ports {sw[0]} V17
place_ports BTN T18
place_ports clk W5
place_ports rst U18
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8689.867 ; gain = 0.000 ; free physical = 1049 ; free virtual = 4612
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 21 18:49:01 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May 21 18:49:36 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list BTN]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8689.867 ; gain = 0.000 ; free physical = 1046 ; free virtual = 4607
refresh_design
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/map.xdc]
Finished Parsing XDC File [/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.srcs/constrs_1/new/map.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 21 18:56:13 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May 21 18:56:50 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May 21 18:58:13 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA631AA
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/Seven_Segment_III.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/Seven_Segment_III.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 21 19:05:12 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May 21 19:07:29 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May 21 19:08:26 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA631AA
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/Seven_Segment_III.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/Seven_Segment_Part_3/Seven_Segment_Part_3.runs/impl_1/Seven_Segment_III.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
