#! 
:ivl_version "13.0 (devel)" "(s20221226-353-gc6df820ff)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\SW\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "D:\SW\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\SW\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\SW\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "D:\SW\oss-cad-suite\lib\ivl\va_math.vpi";
:vpi_module "D:\SW\oss-cad-suite\lib\ivl\v2009.vpi";
S_0000000006351ab0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000000006351c40 .scope module, "tb_spi_master" "tb_spi_master" 3 5;
 .timescale -9 -12;
P_0000000006351760 .param/l "CLK_RATIO" 0 3 10, +C4<00000000000000000000000000000100>;
P_0000000006351798 .param/l "PERIOD" 0 3 8, +C4<00000000000000000000000000101000>;
P_00000000063517d0 .param/l "SPI_MODE" 0 3 9, +C4<00000000000000000000000000000000>;
v00000000063c4f80_0 .var "clk_i", 0 0;
v00000000063c4bc0_0 .var "reset_l_i", 0 0;
v00000000063c4d00_0 .net "rx_data_byte_o", 7 0, v00000000063493a0_0;  1 drivers
v00000000063c5520_0 .net "rx_data_valid_o", 0 0, v00000000063491c0_0;  1 drivers
v00000000063c49e0_0 .net "spi_clk_o", 0 0, L_00000000063c4b20;  1 drivers
v00000000063c5160_0 .var "spi_miso_i", 0 0;
v00000000063c52a0_0 .net "spi_mosi_o", 0 0, v0000000006349ee0_0;  1 drivers
v00000000063c4a80_0 .var "tx_data_byte_i", 7 0;
v00000000063c5340_0 .var "tx_data_valid_i", 0 0;
v00000000063c5480_0 .net "tx_ready_o", 0 0, v00000000063c53e0_0;  1 drivers
S_000000000636b8a0 .scope task, "SendSingleByte" "SendSingleByte" 3 55, 3 55 0, S_0000000006351c40;
 .timescale -9 -12;
v0000000006349120_0 .var "data", 7 0;
E_000000000634e650 .event posedge, v00000000063c53e0_0;
E_000000000634e690 .event posedge, v0000000006349760_0;
TD_tb_spi_master.SendSingleByte ;
    %wait E_000000000634e690;
    %load/vec4 v0000000006349120_0;
    %assign/vec4 v00000000063c4a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063c5340_0, 0;
    %wait E_000000000634e690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063c5340_0, 0;
    %wait E_000000000634e650;
    %end;
S_000000000636ba30 .scope module, "u_spi_master" "spi_master" 3 40, 4 14 0, S_0000000006351c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_l_i";
    .port_info 2 /INPUT 8 "tx_data_byte_i";
    .port_info 3 /INPUT 1 "tx_data_valid_i";
    .port_info 4 /OUTPUT 1 "tx_ready_o";
    .port_info 5 /OUTPUT 8 "rx_data_byte_o";
    .port_info 6 /OUTPUT 1 "rx_data_valid_o";
    .port_info 7 /OUTPUT 1 "spi_clk_o";
    .port_info 8 /OUTPUT 1 "spi_mosi_o";
    .port_info 9 /INPUT 1 "spi_miso_i";
P_00000000043b6e20 .param/l "CLK_RATIO" 0 4 16, +C4<00000000000000000000000000000100>;
P_00000000043b6e58 .param/l "SPI_MODE" 0 4 15, +C4<00000000000000000000000000000000>;
L_00000000064100d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000006349260_0 .net "CPHA_s", 0 0, L_00000000064100d0;  1 drivers
L_0000000006410088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000006349bc0_0 .net "CPOL_s", 0 0, L_0000000006410088;  1 drivers
L_0000000006410118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000006349e40_0 .net/2u *"_ivl_4", 0 0, L_0000000006410118;  1 drivers
v000000000634a020_0 .var "clk_counter_r", 2 0;
v0000000006349760_0 .net "clk_i", 0 0, v00000000063c4f80_0;  1 drivers
v00000000063498a0_0 .var "leading_edge_r", 0 0;
v00000000063494e0_0 .net "reset_l_i", 0 0, v00000000063c4bc0_0;  1 drivers
v0000000006349d00_0 .var "rx_count_r", 2 0;
v00000000063493a0_0 .var "rx_data_byte_o", 7 0;
v00000000063491c0_0 .var "rx_data_valid_o", 0 0;
v0000000006349300_0 .var "spi_clk_counter_r", 2 0;
v0000000006349da0_0 .var "spi_clk_enable_r", 0 0;
v0000000006349620_0 .net "spi_clk_o", 0 0, L_00000000063c4b20;  alias, 1 drivers
v0000000006349940_0 .net "spi_miso_i", 0 0, v0000000006349ee0_0;  alias, 1 drivers
v0000000006349ee0_0 .var "spi_mosi_o", 0 0;
v00000000063496c0_0 .var "sub_clock_r", 0 0;
v00000000063499e0_0 .var "trailing_edge_r", 0 0;
v0000000006349800_0 .var "tx_count_r", 2 0;
v0000000006349f80_0 .net "tx_data_byte_i", 7 0, v00000000063c4a80_0;  1 drivers
v00000000063c50c0_0 .var "tx_data_byte_r", 7 0;
v00000000063c5200_0 .net "tx_data_valid_i", 0 0, v00000000063c5340_0;  1 drivers
v00000000063c48a0_0 .var "tx_data_valid_r", 0 0;
v00000000063c53e0_0 .var "tx_ready_o", 0 0;
E_000000000634fe10/0 .event negedge, v00000000063494e0_0;
E_000000000634fe10/1 .event posedge, v0000000006349760_0;
E_000000000634fe10 .event/or E_000000000634fe10/0, E_000000000634fe10/1;
E_000000000634f950/0 .event anyedge, v00000000063c53e0_0;
E_000000000634f950/1 .event negedge, v00000000063494e0_0;
E_000000000634f950/2 .event posedge, v00000000063496c0_0;
E_000000000634f950 .event/or E_000000000634f950/0, E_000000000634f950/1, E_000000000634f950/2;
L_00000000063c4b20 .functor MUXZ 1, L_0000000006410118, v00000000063496c0_0, v0000000006349da0_0, C4<>;
    .scope S_000000000636ba30;
T_1 ;
    %wait E_000000000634fe10;
    %load/vec4 v00000000063494e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000634a020_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000634a020_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000000000634a020_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000634a020_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000634a020_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000636ba30;
T_2 ;
    %wait E_000000000634f950;
    %load/vec4 v00000000063494e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000006349300_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000063c53e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000006349300_0;
    %pad/u 32;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0000000006349300_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000006349300_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000006349300_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000063c53e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000006349300_0, 0;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000636ba30;
T_3 ;
    %wait E_000000000634fe10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063498a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063499e0_0, 0;
    %load/vec4 v00000000063494e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000006349bc0_0;
    %assign/vec4 v00000000063496c0_0, 0;
    %load/vec4 v0000000006349bc0_0;
    %assign/vec4 v00000000063498a0_0, 0;
    %load/vec4 v0000000006349bc0_0;
    %inv;
    %assign/vec4 v00000000063499e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000634a020_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000000063496c0_0;
    %inv;
    %assign/vec4 v00000000063496c0_0, 0;
    %load/vec4 v00000000063496c0_0;
    %inv;
    %assign/vec4 v00000000063498a0_0, 0;
    %load/vec4 v00000000063496c0_0;
    %assign/vec4 v00000000063499e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000636ba30;
T_4 ;
    %wait E_000000000634fe10;
    %load/vec4 v00000000063494e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063c53e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006349da0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000063c5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063c53e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006349da0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000006349300_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000063c53e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063c53e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006349da0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000636ba30;
T_5 ;
    %wait E_000000000634fe10;
    %load/vec4 v00000000063494e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000063c50c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063c48a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000063c5200_0;
    %assign/vec4 v00000000063c48a0_0, 0;
    %load/vec4 v00000000063c5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000006349f80_0;
    %assign/vec4 v00000000063c50c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000636ba30;
T_6 ;
    %wait E_000000000634fe10;
    %load/vec4 v00000000063494e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006349ee0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000006349800_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000063c53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000006349800_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000063c48a0_0;
    %load/vec4 v0000000006349260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000000063c50c0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000006349ee0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000006349800_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000000063498a0_0;
    %load/vec4 v0000000006349260_0;
    %and;
    %load/vec4 v00000000063499e0_0;
    %load/vec4 v0000000006349260_0;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0000000006349800_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000000006349800_0, 0;
    %load/vec4 v00000000063c50c0_0;
    %load/vec4 v0000000006349800_0;
    %part/u 1;
    %assign/vec4 v0000000006349ee0_0, 0;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000636ba30;
T_7 ;
    %wait E_000000000634fe10;
    %load/vec4 v00000000063494e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000063493a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063491c0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000006349d00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063491c0_0, 0;
    %load/vec4 v00000000063c53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000006349d00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000063498a0_0;
    %load/vec4 v0000000006349260_0;
    %inv;
    %and;
    %load/vec4 v00000000063499e0_0;
    %load/vec4 v0000000006349260_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000000006349940_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000000006349d00_0;
    %assign/vec4/off/d v00000000063493a0_0, 4, 5;
    %load/vec4 v0000000006349d00_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000000006349d00_0, 0;
    %load/vec4 v0000000006349d00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063491c0_0, 0;
T_7.6 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000006351c40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000063c4f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000063c4bc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000063c4a80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000063c5340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000063c5160_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0000000006351c40;
T_9 ;
T_9.0 ;
    %delay 20000, 0;
    %load/vec4 v00000000063c4f80_0;
    %inv;
    %store/vec4 v00000000063c4f80_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000000006351c40;
T_10 ;
    %delay 80000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000063c4bc0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000000006351c40;
T_11 ;
    %vpi_call/w 3 66 "$dumpfile", "spi_master_tb.vcd" {0 0 0};
    %vpi_call/w 3 67 "$dumpvars" {0 0 0};
    %delay 80000, 0;
    %pushi/vec4 193, 0, 8;
    %store/vec4 v0000000006349120_0, 0, 8;
    %fork TD_tb_spi_master.SendSingleByte, S_000000000636b8a0;
    %join;
    %vpi_call/w 3 73 "$display", "Sent out 0xC1, Received 0x%X", v00000000063c4d00_0 {0 0 0};
    %pushi/vec4 190, 0, 8;
    %store/vec4 v0000000006349120_0, 0, 8;
    %fork TD_tb_spi_master.SendSingleByte, S_000000000636b8a0;
    %join;
    %vpi_call/w 3 77 "$display", "Sent out 0xBE, Received 0x%X", v00000000063c4d00_0 {0 0 0};
    %pushi/vec4 239, 0, 8;
    %store/vec4 v0000000006349120_0, 0, 8;
    %fork TD_tb_spi_master.SendSingleByte, S_000000000636b8a0;
    %join;
    %vpi_call/w 3 79 "$display", "Sent out 0xEF, Received 0x%X", v00000000063c4d00_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000634e690;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %delay 4000000, 0;
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_spi_master.sv";
    "./spi_master.v";
