Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 12 12:07:47 2021
| Host         : ECE-PHO115-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_square_timing_summary_routed.rpt -pb top_square_timing_summary_routed.pb -rpx top_square_timing_summary_routed.rpx -warn_on_violation
| Design       : top_square
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.443        0.000                      0                   62        0.237        0.000                      0                   62        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.443        0.000                      0                   62        0.237        0.000                      0                   62        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.202ns (29.574%)  route 2.862ns (70.426%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 r  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 f  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.768     8.615    display/v_count[9]_i_4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  display/v_count[9]_i_1/O
                         net (fo=9, routed)           0.651     9.390    display/v_count[9]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  display/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.600    15.023    display/CLK_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  display/v_count_reg[7]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429    14.833    display/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.560ns (34.825%)  route 2.920ns (65.175%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 f  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 f  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 r  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.893     8.741    display/v_count[9]_i_4_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I1_O)        0.150     8.891 r  display/v_count[8]_i_2/O
                         net (fo=1, routed)           0.582     9.473    display/v_count[8]_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.332     9.805 r  display/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.805    display/v_count[8]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  display/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.599    15.022    display/CLK_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  display/v_count_reg[8]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.031    15.276    display/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.202ns (30.619%)  route 2.724ns (69.381%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 r  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 f  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.768     8.615    display/v_count[9]_i_4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  display/v_count[9]_i_1/O
                         net (fo=9, routed)           0.512     9.251    display/v_count[9]_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598    15.021    display/CLK_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.815    display/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.202ns (30.619%)  route 2.724ns (69.381%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 r  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 f  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.768     8.615    display/v_count[9]_i_4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  display/v_count[9]_i_1/O
                         net (fo=9, routed)           0.512     9.251    display/v_count[9]_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598    15.021    display/CLK_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.815    display/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.202ns (30.619%)  route 2.724ns (69.381%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 r  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 f  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.768     8.615    display/v_count[9]_i_4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  display/v_count[9]_i_1/O
                         net (fo=9, routed)           0.512     9.251    display/v_count[9]_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598    15.021    display/CLK_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[9]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.815    display/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.202ns (30.643%)  route 2.721ns (69.357%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 r  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 f  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.768     8.615    display/v_count[9]_i_4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  display/v_count[9]_i_1/O
                         net (fo=9, routed)           0.509     9.248    display/v_count[9]_i_1_n_0
    SLICE_X3Y63          FDRE                                         r  display/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.600    15.023    display/CLK_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  display/v_count_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y63          FDRE (Setup_fdre_C_R)       -0.429    14.833    display/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.202ns (31.738%)  route 2.585ns (68.262%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 r  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 f  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.768     8.615    display/v_count[9]_i_4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  display/v_count[9]_i_1/O
                         net (fo=9, routed)           0.374     9.113    display/v_count[9]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  display/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598    15.021    display/CLK_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  display/v_count_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429    14.815    display/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.202ns (31.738%)  route 2.585ns (68.262%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 r  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 f  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.768     8.615    display/v_count[9]_i_4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  display/v_count[9]_i_1/O
                         net (fo=9, routed)           0.374     9.113    display/v_count[9]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  display/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598    15.021    display/CLK_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  display/v_count_reg[6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429    14.815    display/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.202ns (31.775%)  route 2.581ns (68.225%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 r  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 f  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.768     8.615    display/v_count[9]_i_4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  display/v_count[9]_i_1/O
                         net (fo=9, routed)           0.369     9.109    display/v_count[9]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  display/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598    15.021    display/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  display/v_count_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429    14.815    display/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 display/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.202ns (31.775%)  route 2.581ns (68.225%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.723     5.326    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  display/h_count_reg[2]/Q
                         net (fo=9, routed)           0.842     6.586    display/h_count_reg[2]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.327     6.913 r  display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.602     7.516    display/v_count[9]_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.332     7.848 f  display/v_count[9]_i_4/O
                         net (fo=7, routed)           0.768     8.615    display/v_count[9]_i_4_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  display/v_count[9]_i_1/O
                         net (fo=9, routed)           0.369     9.109    display/v_count[9]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  display/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598    15.021    display/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  display/v_count_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429    14.815    display/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.123%)  route 0.178ns (48.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  display/v_count_reg[7]/Q
                         net (fo=11, routed)          0.178     1.838    display/v_count_reg_n_0_[7]
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.883 r  display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.000     1.883    display/v_count[9]_i_3_n_0
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[9]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.092     1.646    display/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 display/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    display/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  display/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display/v_count_reg[2]/Q
                         net (fo=14, routed)          0.167     1.826    display/v_count_reg_n_0_[2]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  display/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.871    display/v_count[6]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  display/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  display/v_count_reg[6]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.091     1.622    display/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.600     1.519    CLK_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.727    cnt[14]
    SLICE_X5Y62          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.873 r  cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    cnt_reg[15]_i_1_n_5
    SLICE_X5Y62          FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.105     1.624    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    display/CLK_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display/v_count_reg[5]/Q
                         net (fo=16, routed)          0.157     1.817    display/v_count_reg_n_0_[5]
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  display/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    display/v_count[5]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  display/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  display/v_count_reg[5]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.092     1.610    display/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.600     1.519    CLK_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cnt_reg[13]/Q
                         net (fo=1, routed)           0.105     1.766    cnt[13]
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  cnt_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    cnt_reg[15]_i_1_n_7
    SLICE_X5Y62          FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.105     1.624    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/h_count_reg[1]/Q
                         net (fo=8, routed)           0.180     1.844    display/h_count_reg[1]
    SLICE_X3Y59          LUT3 (Prop_lut3_I2_O)        0.042     1.886 r  display/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    display/p_0_in__0[2]
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.041    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.107     1.629    display/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 display/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.189ns (47.814%)  route 0.206ns (52.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    display/CLK_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display/v_count_reg[0]/Q
                         net (fo=15, routed)          0.206     1.866    display/v_count_reg_n_0_[0]
    SLICE_X5Y63          LUT4 (Prop_lut4_I2_O)        0.048     1.914 r  display/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.914    display/v_count[3]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  display/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  display/v_count_reg[3]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.107     1.640    display/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/h_count_reg[1]/Q
                         net (fo=8, routed)           0.180     1.844    display/h_count_reg[1]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.045     1.889 r  display/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    display/p_0_in__0[1]
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.041    display/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  display/h_count_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.091     1.613    display/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 display/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.488%)  route 0.223ns (54.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.600     1.519    display/CLK_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  display/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  display/v_count_reg[1]/Q
                         net (fo=15, routed)          0.223     1.883    display/v_count_reg_n_0_[1]
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.045     1.928 r  display/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.928    display/v_count[4]_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[4]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.092     1.646    display/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 display/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.414%)  route 0.206ns (52.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    display/CLK_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  display/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display/v_count_reg[0]/Q
                         net (fo=15, routed)          0.206     1.866    display/v_count_reg_n_0_[0]
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.911 r  display/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.911    display/v_count[2]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  display/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.869     2.034    display/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  display/v_count_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.091     1.624    display/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y62     cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y62     cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y62     cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y60     display/h_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59     display/h_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59     display/h_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y60     display/h_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59     display/h_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61     display/h_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     display/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     display/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     display/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     display/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y62     cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     display/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     display/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     display/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     display/h_count_reg[2]/C



