
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004774                       # Number of seconds simulated
sim_ticks                                  4773984903                       # Number of ticks simulated
final_tick                                 4773984903                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132470                       # Simulator instruction rate (inst/s)
host_op_rate                                   239418                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16063557                       # Simulator tick rate (ticks/s)
host_mem_usage                               33927028                       # Number of bytes of host memory used
host_seconds                                   297.19                       # Real time elapsed on the host
sim_insts                                    39369251                       # Number of instructions simulated
sim_ops                                      71153481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         181376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2120128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         181696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        2119680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         182464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        2123200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         183104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        2120576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9212224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       181376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       181696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       182464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       183104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        728640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       747904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          747904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            2834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           33127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           33120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           33175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            2861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           33134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              143941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11686                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11686                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          37992579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         444100273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          38059609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         444006431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          38220481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         444743761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          38354541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         444194115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1929671791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     37992579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     38059609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     38220481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     38354541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        152627211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       156662414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            156662414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       156662414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         37992579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        444100273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         38059609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        444006431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         38220481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        444743761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         38354541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        444194115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2086334206                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                3005877                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          3005877                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           250827                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             2548930                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 272575                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             26608                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        2548930                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1281337                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         1267593                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted       164665                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    2894526                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    1748575                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        23050                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         4483                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    2264068                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                         2177                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  132                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        14336292                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2557776                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      16963970                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    3005877                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1553912                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     11245554                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 509038                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                1168                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        10171                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  2262063                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                69276                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          14069451                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.184249                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.279991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 9176051     65.22%     65.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  233602      1.66%     66.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  258010      1.83%     68.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  331541      2.36%     71.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  358619      2.55%     73.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  442950      3.15%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  203819      1.45%     78.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  404078      2.87%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2660781     18.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            14069451                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.209669                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.183289                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2145809                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              7317636                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  3983920                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               367567                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                254519                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              28982649                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                254519                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 2380464                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2916709                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9377                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  4085414                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              4422968                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              27782958                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                17907                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                136793                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 16114                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               4207634                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           33592303                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             70828975                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        42919033                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           981581                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             22212704                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                11379514                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               296                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           301                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1179738                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             3544152                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2132127                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           389660                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          215884                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  25423607                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               2133                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 22566100                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            72842                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        7362036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     11888161                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          1929                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     14069451                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.603908                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.279130                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            8050184     57.22%     57.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1037423      7.37%     64.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             986070      7.01%     71.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             829433      5.90%     77.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             972096      6.91%     84.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             826190      5.87%     90.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             749713      5.33%     95.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             396110      2.82%     98.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             222232      1.58%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       14069451                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 295722     83.26%     83.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     83.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     83.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1518      0.43%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 37596     10.58%     94.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11033      3.11%     97.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead             3894      1.10%     98.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            5437      1.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           255651      1.13%      1.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17076330     75.67%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               44955      0.20%     77.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                92761      0.41%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             205201      0.91%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2992381     13.26%     91.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1577463      6.99%     98.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          98727      0.44%     99.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        222631      0.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              22566100                       # Type of FU issued
system.cpu0.iq.rate                          1.574054                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     355200                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015740                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          58524748                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         31889425                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     21025794                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            1104940                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            901902                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       510399                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              22111160                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 554489                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          280268                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1429908                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         4552                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3610                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       575769                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         1070                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1762                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                254519                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 866067                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              2007453                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           25425740                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            11792                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              3544152                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             2132127                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               909                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   566                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              2006678                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3610                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         85818                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       237164                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              322982                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             21942664                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2891002                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           623431                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4637304                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2112799                       # Number of branches executed
system.cpu0.iew.exec_stores                   1746302                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.530568                       # Inst execution rate
system.cpu0.iew.wb_sent                      21702371                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     21536193                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 15684844                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 25821271                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.502215                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.607439                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        7362589                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            204                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           251716                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     12979540                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.391702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.462224                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      8278689     63.78%     63.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1515112     11.67%     75.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       443972      3.42%     78.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       575460      4.43%     83.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       401281      3.09%     86.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       407620      3.14%     89.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       198498      1.53%     91.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       171259      1.32%     92.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       987649      7.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     12979540                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu0.commit.committedOps              18063653                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3670594                       # Number of memory references committed
system.cpu0.commit.loads                      2114240                       # Number of loads committed
system.cpu0.commit.membars                         48                       # Number of memory barriers committed
system.cpu0.commit.branches                   1855547                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    375972                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 17805840                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              115153                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       150899      0.84%      0.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13996779     77.49%     78.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          41598      0.23%     78.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           92064      0.51%     79.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        111719      0.62%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2074925     11.49%     91.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1339591      7.42%     98.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        39315      0.22%     98.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       216763      1.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         18063653                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               987649                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    37418133                       # The number of ROB reads
system.cpu0.rob.rob_writes                   51959329                       # The number of ROB writes
system.cpu0.timesIdled                           1755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         266841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu0.committedOps                     18063653                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.433629                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.433629                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.697530                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.697530                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                32508618                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17660073                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   681152                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  271116                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 11833196                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 8293196                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                8856768                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            45686                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.434318                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4088226                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            46198                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            88.493571                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   509.434318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.994989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          374                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33224222                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33224222                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      2568962                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2568962                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1518969                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1518969                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      4087931                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4087931                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      4087931                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4087931                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        20227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20227                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        39095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        39095                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        59322                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         59322                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        59322                       # number of overall misses
system.cpu0.dcache.overall_misses::total        59322                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    701890074                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    701890074                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2096699200                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2096699200                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2798589274                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2798589274                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2798589274                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2798589274                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2589189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2589189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1558064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1558064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4147253                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4147253                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4147253                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4147253                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.007812                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007812                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.025092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025092                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.014304                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014304                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.014304                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014304                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 34700.651308                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34700.651308                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53630.878629                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53630.878629                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 47176.246148                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47176.246148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 47176.246148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47176.246148                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        15440                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              334                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.227545                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        43004                       # number of writebacks
system.cpu0.dcache.writebacks::total            43004                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        12805                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12805                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data           38                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        12843                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12843                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        12843                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12843                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         7422                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7422                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        39057                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        39057                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        46479                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        46479                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        46479                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        46479                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    119838708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    119838708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   2069934325                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2069934325                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2189773033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2189773033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2189773033                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2189773033                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.025068                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025068                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.011207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.011207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16146.417138                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16146.417138                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52997.780808                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52997.780808                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 47113.170098                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47113.170098                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 47113.170098                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47113.170098                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             8646                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.755887                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2251148                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             9158                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           245.812186                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.755887                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.995617                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995617                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18105719                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18105719                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      2251149                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2251149                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2251149                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2251149                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2251149                       # number of overall hits
system.cpu0.icache.overall_hits::total        2251149                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        10913                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10913                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        10913                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10913                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        10913                       # number of overall misses
system.cpu0.icache.overall_misses::total        10913                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    342481506                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    342481506                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    342481506                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    342481506                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    342481506                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    342481506                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2262062                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2262062                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2262062                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2262062                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2262062                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2262062                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004824                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004824                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004824                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004824                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004824                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 31382.892514                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 31382.892514                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 31382.892514                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 31382.892514                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 31382.892514                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 31382.892514                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3300                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          110                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    73.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         8646                       # number of writebacks
system.cpu0.icache.writebacks::total             8646                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1690                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1690                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1690                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1690                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1690                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1690                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         9223                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         9223                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         9223                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         9223                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         9223                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         9223                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    247912504                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    247912504                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    247912504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    247912504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    247912504                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    247912504                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.004077                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004077                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.004077                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004077                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.004077                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004077                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 26879.811775                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26879.811775                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 26879.811775                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26879.811775                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 26879.811775                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26879.811775                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           36219                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3917.204478                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             69576                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           40315                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.725809                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks   218.799037                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   515.989477                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3182.415964                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.053418                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.125974                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.776957                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.956349                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         3832                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          480059                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         480059                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        43004                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        43004                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks         8641                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         8641                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          285                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          285                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data         4926                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         4926                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst         6075                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total         6075                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data         5519                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         5519                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst         6075                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data        10445                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          16520                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst         6075                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data        10445                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         16520                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data        33857                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        33857                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         3078                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         3078                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         1896                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1896                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         3078                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        35753                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        38831                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         3078                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        35753                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        38831                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   2014867116                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   2014867116                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    220096017                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    220096017                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     95213358                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     95213358                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    220096017                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   2110080474                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   2330176491                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    220096017                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   2110080474                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   2330176491                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        43004                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        43004                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks         8641                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         8641                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data          285                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          285                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data        38783                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        38783                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         9153                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         9153                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data         7415                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         7415                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         9153                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        46198                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        55351                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         9153                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        46198                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        55351                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.872986                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.872986                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.336283                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.336283                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.255698                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.255698                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.336283                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.773908                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.701541                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.336283                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.773908                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.701541                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 59511.094190                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 59511.094190                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 71506.178363                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 71506.178363                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 50218.015823                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 50218.015823                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 71506.178363                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 59018.277459                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 60008.150473                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 71506.178363                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 59018.277459                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 60008.150473                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks        32449                       # number of writebacks
system.cpu0.l2cache.writebacks::total           32449                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           45                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           45                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        33857                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        33857                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         3078                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         3078                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         1896                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1896                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         3078                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        35753                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        38831                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         3078                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        35753                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        38831                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   1919036129                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1919036129                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    211389901                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    211389901                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     89840715                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     89840715                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    211389901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   2008876844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   2220266745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    211389901                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   2008876844                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   2220266745                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.872986                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.872986                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.336283                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.336283                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.255698                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.255698                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.336283                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.773908                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.701541                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.336283                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.773908                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.701541                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 56680.631155                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 56680.631155                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 68677.680637                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68677.680637                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 47384.343354                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 47384.343354                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 68677.680637                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 56187.644226                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 57177.686513                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 68677.680637                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 56187.644226                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 57177.686513                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       110038                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        54561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests          167                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         1680                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         1680                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        16638                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        75453                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean         8646                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         6674                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq          285                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp          285                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        38783                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        38783                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         9223                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq         7415                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        27022                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       138652                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           165674                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      1139136                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      5708928                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           6848064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      36511                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic              2081216                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        92147                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.020120                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.140412                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             90293     97.99%     97.99% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              1854      2.01%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         92147                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      71041554                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      9220085                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     46247039                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu1.branchPred.lookups                2928043                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2928043                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           239438                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2499105                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 264216                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             25016                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        2499105                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1260016                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         1239089                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted       156431                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    2812117                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    1707223                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        21457                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         4351                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    2203504                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                         1481                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                  132                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        14336292                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2488035                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      16475482                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    2928043                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1524232                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     11342326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 485282                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         3                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                 874                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         6533                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  2202191                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                66213                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          14080560                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.119330                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.249774                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 9320959     66.20%     66.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  227919      1.62%     67.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  252266      1.79%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  325989      2.32%     71.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  349897      2.48%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  434792      3.09%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  199190      1.41%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  394133      2.80%     81.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2575415     18.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            14080560                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.204240                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.149215                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 2084881                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              7518907                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  3874817                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               359314                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                242641                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              28160712                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                242641                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2312944                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                3002826                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          9759                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  3975832                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              4536558                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              27011716                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                17591                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                137389                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 15264                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               4321268                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           32655749                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             68848691                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        41685439                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           949494                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             21776550                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                10879199                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               301                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           309                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1173985                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             3426920                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2073587                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           360568                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          212682                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  24763036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2348                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 22032645                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            71062                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        7048992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     11383327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          2144                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     14080560                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.564756                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.263785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8200983     58.24%     58.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1014863      7.21%     65.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             960936      6.82%     72.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             810016      5.75%     78.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             953317      6.77%     84.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             808640      5.74%     90.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             728527      5.17%     95.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             387992      2.76%     98.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             215286      1.53%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       14080560                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 292250     83.18%     83.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     83.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     83.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1330      0.38%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     83.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 37937     10.80%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                10815      3.08%     97.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead             3674      1.05%     98.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            5330      1.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           245065      1.11%      1.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16697955     75.79%     76.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               43625      0.20%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                88946      0.40%     77.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             199982      0.91%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2906496     13.19%     91.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1534387      6.96%     98.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          94022      0.43%     98.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        222167      1.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22032645                       # Type of FU issued
system.cpu1.iq.rate                          1.536844                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     351336                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015946                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          57486179                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         30950227                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     20542711                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            1082069                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            867508                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       501419                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              21595910                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 543006                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          277272                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1364891                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         4487                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         3429                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       547876                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          934                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1844                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                242641                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 827610                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              2135269                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           24765384                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            11229                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              3426920                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2073587                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               979                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   585                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              2134456                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          3429                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         82864                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       225618                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              308482                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             21435391                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2808763                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           597254                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4513835                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2070650                       # Number of branches executed
system.cpu1.iew.exec_stores                   1705072                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.495184                       # Inst execution rate
system.cpu1.iew.wb_sent                      21203384                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     21044130                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 15323289                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 25225397                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.467892                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.607455                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        7049380                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            204                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           239979                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     13040383                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.358579                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.443163                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      8435635     64.69%     64.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1481891     11.36%     76.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       434256      3.33%     79.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       562955      4.32%     83.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       391136      3.00%     86.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       404462      3.10%     89.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       190571      1.46%     91.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       168972      1.30%     92.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       970505      7.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     13040383                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9805624                       # Number of instructions committed
system.cpu1.commit.committedOps              17716392                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3587740                       # Number of memory references committed
system.cpu1.commit.loads                      2062029                       # Number of loads committed
system.cpu1.commit.membars                         48                       # Number of memory barriers committed
system.cpu1.commit.branches                   1823663                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    375088                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 17464880                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              113579                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       145197      0.82%      0.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        13743443     77.57%     78.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          40475      0.23%     78.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           88256      0.50%     79.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        111281      0.63%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.75% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2023002     11.42%     91.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1309018      7.39%     98.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        39027      0.22%     98.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       216693      1.22%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         17716392                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               970505                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    36835650                       # The number of ROB reads
system.cpu1.rob.rob_writes                   50587195                       # The number of ROB writes
system.cpu1.timesIdled                           1759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         255732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9805624                       # Number of Instructions Simulated
system.cpu1.committedOps                     17716392                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.462048                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.462048                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.683972                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.683972                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                31748019                       # number of integer regfile reads
system.cpu1.int_regfile_writes               17250091                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   669418                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  262339                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 11593915                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 8108211                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                8648907                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            45405                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          509.379212                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3979932                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            45917                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            86.676656                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           160173                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   509.379212                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.994881                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994881                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         32355701                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        32355701                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      2491276                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2491276                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1488414                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1488414                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3979690                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3979690                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3979690                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3979690                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        20098                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20098                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        38935                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        38935                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        59033                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         59033                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        59033                       # number of overall misses
system.cpu1.dcache.overall_misses::total        59033                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    689389254                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    689389254                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   2177143675                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2177143675                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2866532929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2866532929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2866532929                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2866532929                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2511374                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2511374                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1527349                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1527349                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4038723                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4038723                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4038723                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4038723                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.008003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008003                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.025492                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025492                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.014617                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014617                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.014617                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014617                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 34301.385909                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34301.385909                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 55917.392449                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55917.392449                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 48558.144241                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48558.144241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 48558.144241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48558.144241                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        15844                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              344                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.058140                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        42750                       # number of writebacks
system.cpu1.dcache.writebacks::total            42750                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        12841                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12841                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        12886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        12886                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12886                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         7257                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7257                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        38890                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        38890                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        46147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        46147                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46147                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    117529686                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    117529686                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2150503675                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2150503675                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2268033361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2268033361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2268033361                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2268033361                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.002890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.025462                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025462                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011426                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011426                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011426                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011426                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 16195.354279                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16195.354279                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 55297.086012                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55297.086012                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 49148.013110                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49148.013110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 49148.013110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49148.013110                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             8319                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.745952                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2191613                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8830                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           248.200793                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.745952                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.995598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17626380                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17626380                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      2191613                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2191613                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2191613                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2191613                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2191613                       # number of overall hits
system.cpu1.icache.overall_hits::total        2191613                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        10576                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10576                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        10576                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10576                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        10576                       # number of overall misses
system.cpu1.icache.overall_misses::total        10576                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    322660349                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    322660349                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    322660349                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    322660349                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    322660349                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    322660349                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2202189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2202189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2202189                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2202189                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2202189                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2202189                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004802                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004802                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004802                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004802                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004802                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004802                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 30508.731940                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30508.731940                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 30508.731940                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30508.731940                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 30508.731940                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30508.731940                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3978                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    99.450000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          169                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         8319                       # number of writebacks
system.cpu1.icache.writebacks::total             8319                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         1708                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1708                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         1708                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1708                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         1708                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1708                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         8868                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8868                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         8868                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8868                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         8868                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8868                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    240917174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    240917174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    240917174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    240917174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    240917174                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    240917174                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.004027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.004027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 27167.024583                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27167.024583                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 27167.024583                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27167.024583                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 27167.024583                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27167.024583                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           36376                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3918.317527                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             68131                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           40472                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.683411                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks   225.158650                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   487.150434                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3206.008444                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.054970                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.118933                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.782717                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.956620                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         3778                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          475236                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         475236                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        42750                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        42750                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks         8315                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         8315                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data          245                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          245                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data         4889                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         4889                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst         5711                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total         5711                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data         5305                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         5305                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst         5711                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data        10194                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          15905                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst         5711                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data        10194                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         15905                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::cpu1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::cpu1.data        33775                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        33775                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         3115                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         3115                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         1948                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1948                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         3115                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        35723                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        38838                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         3115                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        35723                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        38838                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   2095838064                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2095838064                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    214590195                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    214590195                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     93690882                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     93690882                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    214590195                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   2189528946                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2404119141                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    214590195                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   2189528946                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2404119141                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        42750                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        42750                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks         8315                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         8315                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data          246                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          246                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        38664                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        38664                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         8826                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         8826                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data         7253                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         7253                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         8826                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        45917                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        54743                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         8826                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        45917                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        54743                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.004065                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.004065                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.873552                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.873552                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.352935                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.352935                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.268579                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.268579                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.352935                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.777991                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.709461                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.352935                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.777991                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.709461                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 62052.940459                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 62052.940459                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 68889.308186                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 68889.308186                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 48095.935318                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 48095.935318                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 68889.308186                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 61291.855275                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 61901.208636                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 68889.308186                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 61291.855275                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 61901.208636                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks        32389                       # number of writebacks
system.cpu1.l2cache.writebacks::total           32389                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           87                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           87                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        33775                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        33775                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         3115                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         3115                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         1948                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1948                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         3115                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        35723                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        38838                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         3115                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        35723                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        38838                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data        12415                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        12415                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   2000249119                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2000249119                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    205766509                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    205766509                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     88176319                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     88176319                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    205766509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2088425438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2294191947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    205766509                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2088425438                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2294191947                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.004065                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.004065                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.873552                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.873552                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.352935                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.352935                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.268579                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.268579                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.352935                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.777991                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.709461                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.352935                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.777991                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.709461                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data        12415                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12415                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 59222.771843                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 59222.771843                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 66056.664205                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66056.664205                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 45265.050821                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 45265.050821                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 66056.664205                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 58461.647622                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 59070.805577                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 66056.664205                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 58461.647622                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 59070.805577                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       108755                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        53939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         1946                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         1944                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        16121                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        75139                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean         8319                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         6900                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq          246                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp          246                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        38664                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        38664                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         8868                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq         7253                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        26013                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       137731                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           163744                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      1097280                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      5674688                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           6771968                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      36676                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic              2075584                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        91665                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.022364                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.148013                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             89617     97.77%     97.77% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              2046      2.23%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 2      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         91665                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      70227369                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      8863448                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     45954329                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.branchPred.lookups                2924429                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2924429                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           241581                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2494588                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 270041                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             25542                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        2494588                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1251167                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         1243421                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted       158050                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    2794977                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    1700062                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        21893                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         4383                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    2200386                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                         1832                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                  132                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        14336292                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           2487673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      16420300                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    2924429                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1521208                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     11335971                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 490162                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                         7                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                 938                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         8576                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          398                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  2198724                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                66102                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          14078651                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.116134                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.248925                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 9329577     66.27%     66.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  226665      1.61%     67.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  250684      1.78%     69.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  324488      2.30%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  349624      2.48%     74.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  432612      3.07%     77.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  196951      1.40%     78.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  396842      2.82%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 2571208     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            14078651                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.203988                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.145366                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2082424                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              7530106                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  3862624                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               358416                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                245081                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              28088550                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                245081                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 2310113                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                3018236                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          9676                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  3962850                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              4532695                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              26930621                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                17109                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                135862                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 16745                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               4318405                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           32528988                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             68664657                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        41573922                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           943881                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             21559594                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                10969392                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               304                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           307                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  1159455                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3424034                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2069382                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           376747                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          220108                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  24670340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               2347                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 21900611                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            69890                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        7114676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     11509735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          2143                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     14078651                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.555590                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.259140                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            8226297     58.43%     58.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1015188      7.21%     65.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             959338      6.81%     72.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             804322      5.71%     78.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             946681      6.72%     84.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             805814      5.72%     90.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             722453      5.13%     95.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             385195      2.74%     98.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             213363      1.52%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       14078651                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 288271     83.18%     83.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     83.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     83.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1369      0.40%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     83.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 37123     10.71%     94.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                10649      3.07%     97.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead             3572      1.03%     98.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            5583      1.61%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           244554      1.12%      1.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16593018     75.77%     76.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               43062      0.20%     77.08% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                88065      0.40%     77.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             198877      0.91%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2890634     13.20%     91.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1526598      6.97%     98.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          92975      0.42%     98.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        222828      1.02%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              21900611                       # Type of FU issued
system.cpu2.iq.rate                          1.527634                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     346567                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.015825                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          57218176                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         30929693                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     20409884                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            1078154                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            861153                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       500109                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              21461456                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 541168                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          270761                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1384631                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         4607                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         3542                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       553592                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          880                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1586                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                245081                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 832922                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles              2140200                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           24672687                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            11405                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3424034                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2069382                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               986                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   579                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents              2139386                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          3542                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         83811                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       227902                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              311713                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             21302924                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2791605                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           597687                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4489515                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2061097                       # Number of branches executed
system.cpu2.iew.exec_stores                   1697910                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.485944                       # Inst execution rate
system.cpu2.iew.wb_sent                      21070758                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     20909993                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 15212897                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 25037750                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.458536                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.607598                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        7114975                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            204                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           242323                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     13027408                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.347774                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.434661                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      8458003     64.92%     64.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1471930     11.30%     76.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       430652      3.31%     79.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       559593      4.30%     83.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       390187      3.00%     86.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       401355      3.08%     89.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       189436      1.45%     91.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       168160      1.29%     92.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       958092      7.35%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     13027408                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9701490                       # Number of instructions committed
system.cpu2.commit.committedOps              17558008                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3555192                       # Number of memory references committed
system.cpu2.commit.loads                      2039402                       # Number of loads committed
system.cpu2.commit.membars                         48                       # Number of memory barriers committed
system.cpu2.commit.branches                   1811938                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    374807                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 17306999                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              113110                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       144894      0.83%      0.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        13619636     77.57%     78.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          39752      0.23%     78.62% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           87388      0.50%     79.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        111146      0.63%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.75% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2000435     11.39%     91.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1299111      7.40%     98.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        38967      0.22%     98.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       216679      1.23%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17558008                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               958092                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    36742299                       # The number of ROB reads
system.cpu2.rob.rob_writes                   50412945                       # The number of ROB writes
system.cpu2.timesIdled                           1779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         257641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9701490                       # Number of Instructions Simulated
system.cpu2.committedOps                     17558008                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.477741                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.477741                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.676708                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.676708                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                31524234                       # number of integer regfile reads
system.cpu2.int_regfile_writes               17133791                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   667276                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  260372                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 11523704                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 8034897                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                8606454                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            45112                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.323472                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3959867                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            45624                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            86.793508                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   509.323472                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.994772                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994772                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         32190040                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        32190040                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      2481013                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2481013                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1478569                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1478569                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3959582                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3959582                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3959582                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3959582                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        19612                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19612                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        38858                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        38858                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data        58470                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         58470                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        58470                       # number of overall misses
system.cpu2.dcache.overall_misses::total        58470                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    692337303                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    692337303                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   2180885596                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2180885596                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2873222899                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2873222899                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2873222899                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2873222899                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2500625                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2500625                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1517427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1517427                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4018052                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4018052                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4018052                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4018052                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.007843                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007843                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.025608                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025608                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.014552                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014552                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.014552                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014552                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 35301.718489                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35301.718489                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 56124.494210                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56124.494210                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 49140.121413                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49140.121413                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 49140.121413                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49140.121413                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        15385                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              290                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.051724                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        42509                       # number of writebacks
system.cpu2.dcache.writebacks::total            42509                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        12540                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12540                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           53                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        12593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        12593                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12593                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         7072                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7072                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        38805                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        38805                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        45877                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45877                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        45877                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45877                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    115346871                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    115346871                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2154166009                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2154166009                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   2269512880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2269512880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2269512880                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2269512880                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.002828                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002828                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.025573                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025573                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.011418                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.011418                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.011418                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011418                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16310.360718                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16310.360718                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 55512.588816                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55512.588816                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 49469.513700                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49469.513700                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 49469.513700                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49469.513700                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             8174                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.779858                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2188296                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             8684                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           251.991709                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   509.779858                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.995664                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995664                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17598523                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17598523                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      2188299                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2188299                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2188299                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2188299                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2188299                       # number of overall hits
system.cpu2.icache.overall_hits::total        2188299                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        10424                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        10424                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        10424                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         10424                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        10424                       # number of overall misses
system.cpu2.icache.overall_misses::total        10424                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    334982013                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    334982013                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    334982013                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    334982013                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    334982013                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    334982013                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2198723                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2198723                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2198723                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2198723                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2198723                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2198723                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.004741                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004741                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.004741                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004741                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.004741                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004741                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 32135.649751                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32135.649751                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 32135.649751                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32135.649751                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 32135.649751                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32135.649751                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3142                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    80.564103                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         8174                       # number of writebacks
system.cpu2.icache.writebacks::total             8174                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         1685                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1685                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         1685                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1685                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         1685                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1685                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         8739                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         8739                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         8739                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         8739                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         8739                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         8739                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    245608477                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    245608477                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    245608477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    245608477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    245608477                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    245608477                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.003975                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003975                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.003975                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003975                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 28104.872068                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 28104.872068                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 28104.872068                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 28104.872068                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 28104.872068                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 28104.872068                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           36321                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3912.732807                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             67363                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           40417                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.666700                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks   215.230802                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   500.125934                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3197.376071                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.052547                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.122101                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.780609                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.955257                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3782                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          471713                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         471713                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        42509                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        42509                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks         8170                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         8170                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data          267                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          267                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data         4768                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         4768                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst         5528                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total         5528                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data         5175                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         5175                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst         5528                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data         9943                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          15471                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst         5528                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data         9943                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         15471                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::cpu2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::cpu2.data        33792                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        33792                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         3149                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         3149                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         1889                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         1889                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         3149                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        35681                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        38830                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         3149                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        35681                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        38830                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data   2099852379                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   2099852379                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    219942837                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    219942837                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     92110131                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     92110131                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    219942837                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   2191962510                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   2411905347                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    219942837                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   2191962510                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   2411905347                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        42509                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        42509                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks         8170                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         8170                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data          268                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          268                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data        38560                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        38560                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         8677                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         8677                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data         7064                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         7064                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         8677                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        45624                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        54301                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         8677                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        45624                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        54301                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::cpu2.data     0.003731                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.003731                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.876349                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.876349                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.362913                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.362913                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.267412                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.267412                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.362913                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.782066                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.715088                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.362913                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.782066                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.715088                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 62140.517844                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 62140.517844                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 69845.295967                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 69845.295967                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 48761.318687                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 48761.318687                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 69845.295967                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 61432.205095                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 62114.482282                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 69845.295967                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 61432.205095                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 62114.482282                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks        32365                       # number of writebacks
system.cpu2.l2cache.writebacks::total           32365                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks           43                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           43                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::cpu2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data        33792                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        33792                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         3149                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         3149                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         1889                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         1889                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         3149                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        35681                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        38830                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         3149                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        35681                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        38830                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::cpu2.data        14894                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        14894                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data   2004213012                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   2004213012                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    211034300                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    211034300                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     86767289                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     86767289                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    211034300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data   2090980301                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   2302014601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    211034300                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data   2090980301                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   2302014601                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::cpu2.data     0.003731                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.876349                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.876349                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.362913                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.362913                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.267412                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.267412                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.362913                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.782066                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.715088                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.362913                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.782066                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.715088                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu2.data        14894                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        14894                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 59310.280895                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 59310.280895                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 67016.290886                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67016.290886                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 45932.921652                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 45932.921652                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 67016.290886                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 58602.065553                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 59284.434741                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 67016.290886                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 58602.065553                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 59284.434741                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       107916                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        53511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests          150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         1792                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         1792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        15803                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        74874                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean         8173                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         6732                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq          268                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp          268                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq        38560                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp        38560                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         8739                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq         7064                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        25589                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       136896                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           162485                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side      1078400                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      5640512                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           6718912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      36556                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic              2075328                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        91125                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.021454                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.144893                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             89170     97.85%     97.85% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              1955      2.15%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         91125                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      69694224                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      8735241                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     45669624                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.branchPred.lookups                2961249                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2961249                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           244366                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             2516397                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 271345                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             26463                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        2516397                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           1264795                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         1251602                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted       158798                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    2846064                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    1720589                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        22943                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         4497                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    2229544                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                         1851                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                  132                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        14336292                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           2521496                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      16698832                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    2961249                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1536140                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     11302852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 495814                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                         1                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 967                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         7825                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          241                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  2227866                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                67357                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          14081296                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.148040                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.263479                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 9261186     65.77%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  230132      1.63%     67.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  255984      1.82%     69.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  327298      2.32%     71.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  352187      2.50%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  440264      3.13%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  200855      1.43%     78.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  399131      2.83%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 2614259     18.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            14081296                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.206556                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.164794                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 2111585                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              7436910                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  3922762                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               362132                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                247907                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              28520829                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                247907                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 2342497                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2987947                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          9917                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  4023686                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              4469342                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              27349264                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                17188                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                138810                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 15494                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               4253441                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           33077073                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             69733098                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        42263723                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           950439                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             21901540                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                11175449                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               299                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           304                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  1169049                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3482925                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2095548                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           388681                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          234607                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  25046116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               2276                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 22227155                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            73394                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        7232903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     11723098                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          2072                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     14081296                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.578488                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.267656                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            8143284     57.83%     57.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1027089      7.29%     65.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             973362      6.91%     72.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             818538      5.81%     77.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             961274      6.83%     84.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             817311      5.80%     90.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             733947      5.21%     95.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             389533      2.77%     98.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             216958      1.54%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       14081296                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 293274     82.62%     82.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     82.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     82.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1427      0.40%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 40037     11.28%     94.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                11288      3.18%     97.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead             3705      1.04%     98.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            5238      1.48%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           247993      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16836797     75.75%     76.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               43856      0.20%     77.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                90160      0.41%     77.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             200230      0.90%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2943974     13.24%     91.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1548401      6.97%     98.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          93830      0.42%     99.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        221914      1.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              22227155                       # Type of FU issued
system.cpu3.iq.rate                          1.550412                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     354969                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015970                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          57883028                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         31417766                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     20718319                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            1080936                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            867115                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       501099                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              21791731                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 542400                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          276491                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1406805                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         4459                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         3647                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       561056                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          996                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                247907                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 848046                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles              2093811                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           25048392                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            11278                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3482925                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2095548                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               953                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   593                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents              2092977                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          3647                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         85574                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       230749                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              316323                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             21620115                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2842676                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           607035                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4561078                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2085874                       # Number of branches executed
system.cpu3.iew.exec_stores                   1718402                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.508069                       # Inst execution rate
system.cpu3.iew.wb_sent                      21382570                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     21219418                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 15450949                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 25441812                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.480119                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.607305                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        7233361                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            204                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           245071                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     13013172                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.369030                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.447707                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      8372893     64.34%     64.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1497838     11.51%     75.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       437500      3.36%     79.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       568844      4.37%     83.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       396466      3.05%     86.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       404526      3.11%     89.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       191817      1.47%     91.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       169642      1.30%     92.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       973646      7.48%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     13013172                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9862137                       # Number of instructions committed
system.cpu3.commit.committedOps              17815428                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3610594                       # Number of memory references committed
system.cpu3.commit.loads                      2076105                       # Number of loads committed
system.cpu3.commit.membars                         48                       # Number of memory barriers committed
system.cpu3.commit.branches                   1832962                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    375281                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 17562716                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              114176                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       146263      0.82%      0.82% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        13817021     77.56%     78.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          40691      0.23%     78.61% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           89488      0.50%     79.11% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        111371      0.63%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2037018     11.43%     91.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1317777      7.40%     98.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        39087      0.22%     98.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       216712      1.22%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         17815428                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               973646                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    37088315                       # The number of ROB reads
system.cpu3.rob.rob_writes                   51181229                       # The number of ROB writes
system.cpu3.timesIdled                           1744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         254996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9862137                       # Number of Instructions Simulated
system.cpu3.committedOps                     17815428                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.453670                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.453670                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.687914                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.687914                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                32021107                       # number of integer regfile reads
system.cpu3.int_regfile_writes               17400451                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   667373                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  262164                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 11663657                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 8167909                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                8728786                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            45663                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          509.383603                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4022039                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            46175                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            87.104256                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           135198                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   509.383603                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.994890                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994890                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         32693583                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        32693583                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      2524695                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2524695                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1496971                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1496971                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4021666                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4021666                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4021666                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4021666                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        20107                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20107                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        39153                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        39153                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data        59260                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         59260                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        59260                       # number of overall misses
system.cpu3.dcache.overall_misses::total        59260                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    709605684                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    709605684                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   2141568287                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2141568287                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   2851173971                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2851173971                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   2851173971                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2851173971                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2544802                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2544802                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1536124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1536124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4080926                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4080926                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4080926                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4080926                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.007901                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007901                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.025488                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025488                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.014521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.014521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014521                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 35291.474810                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35291.474810                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 54697.425153                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54697.425153                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 48112.959349                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48112.959349                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 48112.959349                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48112.959349                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        14714                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              319                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    46.125392                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        43008                       # number of writebacks
system.cpu3.dcache.writebacks::total            43008                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        12705                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12705                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           55                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        12760                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12760                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        12760                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12760                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         7402                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7402                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        39098                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        39098                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        46500                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        46500                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        46500                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        46500                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    122052492                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    122052492                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   2114740475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2114740475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   2236792967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2236792967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   2236792967                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2236792967                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.002909                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002909                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.025452                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025452                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011394                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011394                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011394                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011394                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 16489.123480                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16489.123480                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 54088.200803                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 54088.200803                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 48103.074559                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 48103.074559                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 48103.074559                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48103.074559                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             8614                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.516388                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2216914                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9124                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           242.976107                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   509.516388                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.995149                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995149                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         17832168                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        17832168                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      2216918                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2216918                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2216918                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2216918                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2216918                       # number of overall hits
system.cpu3.icache.overall_hits::total        2216918                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        10947                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10947                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        10947                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10947                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        10947                       # number of overall misses
system.cpu3.icache.overall_misses::total        10947                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    329125543                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    329125543                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    329125543                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    329125543                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    329125543                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    329125543                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2227865                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2227865                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2227865                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2227865                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2227865                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2227865                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.004914                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004914                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.004914                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004914                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.004914                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004914                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 30065.364301                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 30065.364301                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 30065.364301                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 30065.364301                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 30065.364301                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 30065.364301                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3287                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    80.170732                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         8614                       # number of writebacks
system.cpu3.icache.writebacks::total             8614                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         1699                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1699                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         1699                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1699                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         1699                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1699                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         9248                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9248                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         9248                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9248                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         9248                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9248                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    241354736                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    241354736                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    241354736                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    241354736                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    241354736                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    241354736                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.004151                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004151                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.004151                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004151                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 26098.046713                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26098.046713                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 26098.046713                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26098.046713                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 26098.046713                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 26098.046713                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           36117                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3914.734594                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             69632                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           40213                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.731579                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks   211.935248                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   505.973416                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3196.825930                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.051742                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.123529                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.780475                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.955746                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3812                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          479705                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         479705                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        43008                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        43008                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks         8607                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         8607                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data          341                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          341                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data         4966                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         4966                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst         6023                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total         6023                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data         5561                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         5561                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst         6023                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data        10527                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          16550                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst         6023                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data        10527                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         16550                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data        33819                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        33819                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         3092                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         3092                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         1829                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1829                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         3092                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        35648                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        38740                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         3092                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        35648                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        38740                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data   2059252353                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   2059252353                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    213612840                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    213612840                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     97283619                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     97283619                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    213612840                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   2156535972                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   2370148812                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    213612840                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   2156535972                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   2370148812                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        43008                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        43008                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks         8607                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         8607                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data          341                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          341                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data        38785                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        38785                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         9115                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         9115                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data         7390                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         7390                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         9115                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        46175                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        55290                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         9115                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        46175                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        55290                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.871961                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.871961                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.339221                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.339221                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.247497                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.247497                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.339221                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.772019                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.700669                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.339221                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.772019                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.700669                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 60890.397498                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 60890.397498                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 69085.653299                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 69085.653299                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 53189.512849                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 53189.512849                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 69085.653299                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 60495.286468                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 61180.919257                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 69085.653299                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 60495.286468                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 61180.919257                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks        32371                       # number of writebacks
system.cpu3.l2cache.writebacks::total           32371                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           27                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           27                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data        33819                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        33819                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         3092                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         3092                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         1829                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1829                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         3092                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        35648                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        38740                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         3092                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        35648                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        38740                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data   1963538315                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1963538315                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    204860583                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    204860583                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     92101472                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     92101472                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    204860583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data   2055639787                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   2260500370                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    204860583                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data   2055639787                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   2260500370                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.871961                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.871961                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.339221                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.339221                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.247497                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.247497                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.339221                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.772019                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.700669                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.339221                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.772019                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.700669                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 58060.212159                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 58060.212159                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 66255.039780                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66255.039780                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 50356.190268                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50356.190268                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 66255.039780                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 57664.940165                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 58350.551626                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 66255.039780                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 57664.940165                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 58350.551626                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       110041                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        54509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         1623                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         1622                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        16638                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        75379                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean         8614                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         6547                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq          341                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp          341                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq        38785                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp        38785                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         9248                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq         7390                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        26977                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       138695                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           165672                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side      1134656                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      5707712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           6842368                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      36396                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic              2080256                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        92027                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.020950                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.143295                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             90100     97.91%     97.91% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              1926      2.09%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         92027                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      71035525                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      9244064                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     46244073                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                     15107                       # number of replacements
system.l3.tags.tagsinuse                 90314.962403                       # Cycle average of tags in use
system.l3.tags.total_refs                      149685                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    143969                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.039703                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       10.185617                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst      1601.751966                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     21062.474836                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      1543.794180                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     21161.805711                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      1636.781770                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     20737.022282                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      1656.302919                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     20904.843123                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000078                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.012220                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.160694                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.011778                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.161452                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.012488                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.158211                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.012637                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.159491                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.689048                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        128862                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3       128652                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.983139                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   4848977                       # Number of tag accesses
system.l3.tags.data_accesses                  4848977                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       129574                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           129574                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu0.data              1781                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data              1718                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data              1688                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data              1751                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  6938                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst           244                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data           845                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst           276                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data           885                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst           298                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data           818                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst           231                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data           763                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              4360                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                  244                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                 2626                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                  276                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                 2603                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                  298                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                 2506                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                  231                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                 2514                       # number of demand (read+write) hits
system.l3.demand_hits::total                    11298                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                 244                       # number of overall hits
system.l3.overall_hits::cpu0.data                2626                       # number of overall hits
system.l3.overall_hits::cpu1.inst                 276                       # number of overall hits
system.l3.overall_hits::cpu1.data                2603                       # number of overall hits
system.l3.overall_hits::cpu2.inst                 298                       # number of overall hits
system.l3.overall_hits::cpu2.data                2506                       # number of overall hits
system.l3.overall_hits::cpu3.inst                 231                       # number of overall hits
system.l3.overall_hits::cpu3.data                2514                       # number of overall hits
system.l3.overall_hits::total                   11298                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           32076                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data           32057                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data           32104                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data           32068                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              128305                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         2834                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         1051                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         2839                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         1063                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         2851                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         1071                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         2861                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         1066                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           15636                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               2834                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              33127                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               2839                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              33120                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               2851                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              33175                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               2861                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              33134                       # number of demand (read+write) misses
system.l3.demand_misses::total                 143941                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              2834                       # number of overall misses
system.l3.overall_misses::cpu0.data             33127                       # number of overall misses
system.l3.overall_misses::cpu1.inst              2839                       # number of overall misses
system.l3.overall_misses::cpu1.data             33120                       # number of overall misses
system.l3.overall_misses::cpu2.inst              2851                       # number of overall misses
system.l3.overall_misses::cpu2.data             33175                       # number of overall misses
system.l3.overall_misses::cpu3.inst              2861                       # number of overall misses
system.l3.overall_misses::cpu3.data             33134                       # number of overall misses
system.l3.overall_misses::total                143941                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data   1759133934                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data   1841013759                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data   1844954877                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data   1803734544                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    7248837114                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    194285204                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     73935802                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst    188537641                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     71722480                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst    193546144                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     71065783                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst    187985831                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     77174327                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   1058253212                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    194285204                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data   1833069736                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst    188537641                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data   1912736239                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst    193546144                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data   1916020660                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst    187985831                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data   1880908871                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8307090326                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    194285204                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data   1833069736                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst    188537641                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data   1912736239                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst    193546144                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data   1916020660                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst    187985831                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data   1880908871                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8307090326                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       129574                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       129574                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         33857                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         33775                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data         33792                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data         33819                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            135243                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         3078                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         1896                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         3115                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         1948                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         3149                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         1889                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         3092                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         1829                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19996                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             3078                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            35753                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             3115                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            35723                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             3149                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            35681                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             3092                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            35648                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               155239                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            3078                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           35753                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            3115                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           35723                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            3149                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           35681                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            3092                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           35648                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              155239                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.947396                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.949134                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.950047                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.948224                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.948700                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.920728                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.554325                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.911396                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.545688                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.905367                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.566967                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.925291                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.582832                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.781956                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.920728                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.926552                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.911396                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.927134                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.905367                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.929767                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.925291                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.929477                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.927222                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.920728                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.926552                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.911396                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.927134                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.905367                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.929767                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.925291                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.929477                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.927222                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 54842.684063                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 57429.383879                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 57468.068683                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 56247.179244                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 56496.918390                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 68555.117855                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 70348.051380                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 66409.877069                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 67471.759172                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 67887.107682                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 66354.605976                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 65706.337295                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 72396.179174                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 67680.558455                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 68555.117855                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 55334.613337                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 66409.877069                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 57751.698037                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 67887.107682                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 57754.955840                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 65706.337295                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 56766.731182                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 57711.773060                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 68555.117855                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 55334.613337                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 66409.877069                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 57751.698037                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 67887.107682                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 57754.955840                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 65706.337295                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 56766.731182                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 57711.773060                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                11686                       # number of writebacks
system.l3.writebacks::total                     11686                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          409                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           409                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data        32076                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data        32057                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data        32104                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data        32068                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         128305                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         2834                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         1051                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         2839                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         1063                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         2851                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         1071                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         2861                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         1066                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        15636                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          2834                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         33127                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          2839                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         33120                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          2851                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         33175                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          2861                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         33134                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            143941                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         2834                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        33127                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         2839                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        33120                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         2851                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        33175                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         2861                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        33134                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           143941                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data   1540182555                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data   1622180007                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data   1625811114                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data   1584836253                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6373009929                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst    174941696                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     66763286                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst    169155978                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     64468933                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst    174091711                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     63759196                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst    168452872                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     69892506                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    951526178                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst    174941696                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data   1606945841                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst    169155978                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data   1686648940                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst    174091711                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data   1689570310                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst    168452872                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data   1654728759                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7324536107                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst    174941696                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data   1606945841                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst    169155978                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data   1686648940                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst    174091711                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data   1689570310                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst    168452872                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data   1654728759                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7324536107                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.947396                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.949134                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.950047                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.948224                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.948700                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.920728                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.554325                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.911396                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.545688                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.905367                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.566967                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.925291                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.582832                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.781956                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.920728                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.926552                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.911396                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.927134                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.905367                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.929767                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.925291                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.929477                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.927222                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.920728                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.926552                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.911396                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.927134                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.905367                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.929767                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.925291                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.929477                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.927222                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 48016.665264                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 50602.988645                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 50642.010777                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 49421.113041                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 49670.783906                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 61729.603387                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 63523.583254                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 59582.943994                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 60648.102540                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 61063.385128                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 59532.395892                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 58879.018525                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 65565.202627                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 60854.833589                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 61729.603387                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 48508.643735                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 59582.943994                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 50925.390700                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 61063.385128                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 50929.022155                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 58879.018525                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 49940.507002                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 50885.683072                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 61729.603387                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 48508.643735                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 59582.943994                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 50925.390700                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 61063.385128                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 50929.022155                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 58879.018525                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 49940.507002                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 50885.683072                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        158658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        14717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11686                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3031                       # Transaction distribution
system.membus.trans_dist::ReadExReq            128305                       # Transaction distribution
system.membus.trans_dist::ReadExResp           128305                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15636                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       302599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       302599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 302599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            143941                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  143941    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              143941                       # Request fanout histogram
system.membus.reqLayer8.occupancy           252656846                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          773249130                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       294063                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       138835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            799                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   4773984903                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             19996                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       141260                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           12669                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           135243                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          135243                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19996                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side       112389                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side       112425                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side       112382                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side       112108                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                449304                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      4561920                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      4558528                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      4556480                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      4551104                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               18228032                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           15107                       # Total snoops (count)
system.tol3bus.snoopTraffic                    747904                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           170348                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004690                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.068326                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 169549     99.53%     99.53% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    799      0.47%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             170348                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          669716078                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             14.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         123590996                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy         123607694                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy         123596678                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             2.6                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy         123251789                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
