<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>glxtphyreg.h source code [netbsd/sys/dev/mii/glxtphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/glxtphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='glxtphyreg.h.html'>glxtphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: glxtphyreg.h,v 1.2 2008/04/28 20:23:53 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_GLXTPHYREG_H_">_DEV_MII_GLXTPHYREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_GLXTPHYREG_H_" data-ref="_M/_DEV_MII_GLXTPHYREG_H_">_DEV_MII_GLXTPHYREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * LXT-1000 registers.</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/MII_GLXTPHY_PCR" data-ref="_M/MII_GLXTPHY_PCR">MII_GLXTPHY_PCR</dfn>		0x10	/* port configuration register */</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/PCR_TX_DIS" data-ref="_M/PCR_TX_DIS">PCR_TX_DIS</dfn>		(1U &lt;&lt; 13)  /* transmit disable */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/PCR_BYP_SCR" data-ref="_M/PCR_BYP_SCR">PCR_BYP_SCR</dfn>		(1U &lt;&lt; 12)  /* bypass scrambler */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/PCR_BYP_4B5B" data-ref="_M/PCR_BYP_4B5B">PCR_BYP_4B5B</dfn>		(1U &lt;&lt; 11)  /* bypass 4b/5b encoder */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/PCR_JAB_DIS" data-ref="_M/PCR_JAB_DIS">PCR_JAB_DIS</dfn>		(1U &lt;&lt; 10)  /* disable jabber */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/PCR_SQE" data-ref="_M/PCR_SQE">PCR_SQE</dfn>			(1U &lt;&lt; 9)   /* enable heartbeat */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/PCR_TP_LOOPBACK" data-ref="_M/PCR_TP_LOOPBACK">PCR_TP_LOOPBACK</dfn>		(1U &lt;&lt; 8)   /* disable TP loopback */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/PCR_SMART_SPEED" data-ref="_M/PCR_SMART_SPEED">PCR_SMART_SPEED</dfn>		(1U &lt;&lt; 7)   /* enable SmartSpeed */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/PCR_PRE_EN" data-ref="_M/PCR_PRE_EN">PCR_PRE_EN</dfn>		(1U &lt;&lt; 5)   /* preamble enable */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/PCR_10_SERIAL" data-ref="_M/PCR_10_SERIAL">PCR_10_SERIAL</dfn>		(1U &lt;&lt; 3)   /* 10Mb/s serial mode */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/PCR_AN_ISOLATE" data-ref="_M/PCR_AN_ISOLATE">PCR_AN_ISOLATE</dfn>		(1U &lt;&lt; 2)   /* autoneg. isolate */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/PCR_TBI" data-ref="_M/PCR_TBI">PCR_TBI</dfn>			(1U &lt;&lt; 1)   /* use ten-bit interface */</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/MII_GLXTPHY_QSR" data-ref="_M/MII_GLXTPHY_QSR">MII_GLXTPHY_QSR</dfn>		0x11	/* quick status register */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/QSR_SPEED_get" data-ref="_M/QSR_SPEED_get">QSR_SPEED_get</dfn>(x)	(((x) &gt;&gt; 14) &amp; 0x3)</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/QSR_TX_STATUS" data-ref="_M/QSR_TX_STATUS">QSR_TX_STATUS</dfn>		(1U &lt;&lt; 13)  /* transmit active */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/QSR_RX_STATUS" data-ref="_M/QSR_RX_STATUS">QSR_RX_STATUS</dfn>		(1U &lt;&lt; 12)  /* receive active */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/QSR_COL_STATUS" data-ref="_M/QSR_COL_STATUS">QSR_COL_STATUS</dfn>		(1U &lt;&lt; 11)  /* collision active */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/QSR_LINK" data-ref="_M/QSR_LINK">QSR_LINK</dfn>		(1U &lt;&lt; 10)  /* link up */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/QSR_DUPLEX" data-ref="_M/QSR_DUPLEX">QSR_DUPLEX</dfn>		(1U &lt;&lt; 9)   /* full-duplex */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/QSR_AN" data-ref="_M/QSR_AN">QSR_AN</dfn>			(1U &lt;&lt; 8)   /* autoneg. enabled */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/QSR_ACOMP" data-ref="_M/QSR_ACOMP">QSR_ACOMP</dfn>		(1U &lt;&lt; 7)   /* autoneg. complete */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/QSR_LINE_LENGTH_get" data-ref="_M/QSR_LINE_LENGTH_get">QSR_LINE_LENGTH_get</dfn>(x)	(((x) &gt;&gt; 4) &amp; 0x7)</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/QSR_PAUSE" data-ref="_M/QSR_PAUSE">QSR_PAUSE</dfn>		(1U &lt;&lt; 3)   /* partner can pause */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/QSR_APAUSE" data-ref="_M/QSR_APAUSE">QSR_APAUSE</dfn>		(1U &lt;&lt; 2)   /* partner can asym-pause */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/QSR_EVENT" data-ref="_M/QSR_EVENT">QSR_EVENT</dfn>		(1U &lt;&lt; 0)   /* event has occurred */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/SPEED_10_SERIAL" data-ref="_M/SPEED_10_SERIAL">SPEED_10_SERIAL</dfn>		0</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/SPEED_10_MII" data-ref="_M/SPEED_10_MII">SPEED_10_MII</dfn>		1</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/SPEED_100" data-ref="_M/SPEED_100">SPEED_100</dfn>		2</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/SPEED_1000" data-ref="_M/SPEED_1000">SPEED_1000</dfn>		3</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/MII_GLXT_IER" data-ref="_M/MII_GLXT_IER">MII_GLXT_IER</dfn>		0x12	/* interrupt enable register */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/IER_AN_FAULT" data-ref="_M/IER_AN_FAULT">IER_AN_FAULT</dfn>		(1U &lt;&lt; 13)  /* autoneg fault */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/IER_CROSS" data-ref="_M/IER_CROSS">IER_CROSS</dfn>		(1U &lt;&lt; 11)  /* crossover MDIX */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/IER_POLARITY" data-ref="_M/IER_POLARITY">IER_POLARITY</dfn>		(1U &lt;&lt; 10)  /* polarity change */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/IER_SMRT" data-ref="_M/IER_SMRT">IER_SMRT</dfn>		(1U &lt;&lt; 9)   /* SmartSpeed event */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/IER_CNTR" data-ref="_M/IER_CNTR">IER_CNTR</dfn>		(1U &lt;&lt; 8)   /* counter full */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/IER_AN" data-ref="_M/IER_AN">IER_AN</dfn>			(1U &lt;&lt; 7)   /* autoneg complete */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/IER_SPEED" data-ref="_M/IER_SPEED">IER_SPEED</dfn>		(1U &lt;&lt; 6)   /* speed change */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/IER_DUPLEX" data-ref="_M/IER_DUPLEX">IER_DUPLEX</dfn>		(1U &lt;&lt; 5)   /* duplex change */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/IER_LINK" data-ref="_M/IER_LINK">IER_LINK</dfn>		(1U &lt;&lt; 4)   /* link change */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/IER_INTEN" data-ref="_M/IER_INTEN">IER_INTEN</dfn>		(1U &lt;&lt; 1)   /* enable interrupts */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/IER_TINT" data-ref="_M/IER_TINT">IER_TINT</dfn>		(1U &lt;&lt; 0)   /* force interrupt */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/MII_GLXT_ISR" data-ref="_M/MII_GLXT_ISR">MII_GLXT_ISR</dfn>		0x13	/* interrupt status register */</u></td></tr>
<tr><th id="85">85</th><td>	<i>/* See IER bits. */</i></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/MII_GLXT_LEDCFG" data-ref="_M/MII_GLXT_LEDCFG">MII_GLXT_LEDCFG</dfn>		0x14	/* LED configuration register */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/LEDCFG_LEDC" data-ref="_M/LEDCFG_LEDC">LEDCFG_LEDC</dfn>(x)		((x) &lt;&lt; 14) /* collision */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/LEDCFG_LEDR" data-ref="_M/LEDCFG_LEDR">LEDCFG_LEDR</dfn>(x)		((x) &lt;&lt; 12) /* receive */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/LEDCFG_LEDT" data-ref="_M/LEDCFG_LEDT">LEDCFG_LEDT</dfn>(x)		((x) &lt;&lt; 10) /* transmit */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/LEDCFG_LEDG" data-ref="_M/LEDCFG_LEDG">LEDCFG_LEDG</dfn>(x)		((x) &lt;&lt; 8)  /* gigabit */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/LEDCFG_LEDS" data-ref="_M/LEDCFG_LEDS">LEDCFG_LEDS</dfn>(x)		((x) &lt;&lt; 6)  /* speed */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/LEDCFG_LEDL" data-ref="_M/LEDCFG_LEDL">LEDCFG_LEDL</dfn>(x)		((x) &lt;&lt; 4)  /* link */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/LEDCFG_LEDF" data-ref="_M/LEDCFG_LEDF">LEDCFG_LEDF</dfn>(x)		((x) &lt;&lt; 2)  /* full-duplex */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/LEDCFG_PULSESTRETCH" data-ref="_M/LEDCFG_PULSESTRETCH">LEDCFG_PULSESTRETCH</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/LEDCFG_LEDFREQ" data-ref="_M/LEDCFG_LEDFREQ">LEDCFG_LEDFREQ</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/LED_MODE_INDICATION" data-ref="_M/LED_MODE_INDICATION">LED_MODE_INDICATION</dfn>	0	    /* indicate LED's event */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/LED_MODE_BLINK" data-ref="_M/LED_MODE_BLINK">LED_MODE_BLINK</dfn>		1	    /* blink */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/LED_MODE_ON" data-ref="_M/LED_MODE_ON">LED_MODE_ON</dfn>		2	    /* force on */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/LED_MODE_OFF" data-ref="_M/LED_MODE_OFF">LED_MODE_OFF</dfn>		3	    /* force off */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/MII_GLXT_PORTCR" data-ref="_M/MII_GLXT_PORTCR">MII_GLXT_PORTCR</dfn>		0x15	/* port control register */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/PORTCR_TX_TCLK" data-ref="_M/PORTCR_TX_TCLK">PORTCR_TX_TCLK</dfn>		(1U &lt;&lt; 15)  /* enable TX_TCLK */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/PORTCR_ALT_NP" data-ref="_M/PORTCR_ALT_NP">PORTCR_ALT_NP</dfn>		(1U &lt;&lt; 13)  /* alternet next-page feature */</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_MII_GLXTPHYREG_H_ */</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='glxtphy.c.html'>netbsd/sys/dev/mii/glxtphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
