$date
	Fri Dec  8 18:02:19 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_f $end
$var wire 1 ! t_f $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$var reg 1 $ t_c $end
$scope module in1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' b_n $end
$var wire 1 ( c $end
$var wire 1 ) c_n $end
$var wire 1 * d $end
$var wire 1 + d_n $end
$var wire 1 ! f $end
$var wire 1 , or_1 $end
$var wire 1 - x_1 $end
$var wire 1 . x_2 $end
$var wire 1 / x_3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
1.
1-
1,
x+
z*
1)
0(
1'
0&
0%
0$
0#
0"
1!
$end
#20
0.
0)
1$
1(
#40
x!
0,
0-
1)
0'
0.
0$
0(
1#
1&
#60
1!
1,
1.
0)
1$
1(
#80
1)
1'
1.
0-
0$
0(
0#
0&
1"
1%
#100
x!
0,
0.
0)
1$
1(
#120
1!
1-
1,
1)
0'
0.
0$
0(
1#
1&
#140
1.
0)
1$
1(
