set ::env(PROJECT_NAME) pdc
set ::env(DESIGN_TOP) pdc
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Gate_Level_Netlist/pdc/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Gate_Level_Netlist/pdc/rtl/pdc.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) Gate_Level_Netlist
