/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  reg [13:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  reg [3:0] celloutsig_1_12z;
  wire [24:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = !(celloutsig_1_7z[2] ? celloutsig_1_13z[0] : celloutsig_1_7z[3]);
  assign celloutsig_1_0z = ~(in_data[168] | in_data[98]);
  assign celloutsig_1_9z = ~(celloutsig_1_3z[2] ^ in_data[113]);
  assign celloutsig_1_4z = { in_data[152:149], celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, celloutsig_1_2z, celloutsig_1_3z[2:1], in_data[96] };
  assign celloutsig_1_8z = { in_data[158:150], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z } / { 1'h1, in_data[142:136], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_8z[22], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z } / { 1'h1, in_data[187:174], celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_2z % { 1'h1, celloutsig_1_3z };
  assign celloutsig_1_6z = in_data[104:100] % { 1'h1, celloutsig_1_3z[1:0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_2z[2:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[1], celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[157:155], celloutsig_1_0z } != in_data[159:156];
  assign celloutsig_1_3z = ~ celloutsig_1_2z[2:0];
  assign celloutsig_1_2z = { in_data[163:161], celloutsig_1_1z } | { in_data[157:155], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_6z[4:1] | celloutsig_1_5z;
  assign celloutsig_0_5z = celloutsig_0_0z[7:5] <<< celloutsig_0_1z[2:0];
  assign celloutsig_0_0z = in_data[79:71] >>> in_data[92:84];
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_11z } >>> { celloutsig_1_2z[1:0], celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_10z[5:2], celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_2z } >>> { celloutsig_1_6z[3:2], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_4z[6:0], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_4z } ~^ { celloutsig_1_10z[14:9], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_14z = { celloutsig_1_13z[3:2], celloutsig_1_0z } ~^ { in_data[156:155], celloutsig_1_9z };
  assign celloutsig_0_3z = in_data[35:26] ^ { in_data[51], celloutsig_0_0z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z[2] & celloutsig_0_3z[2]) | in_data[9]);
  assign celloutsig_1_16z = ~((celloutsig_1_10z[15] & celloutsig_1_4z[7]) | celloutsig_1_14z[1]);
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 14'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_1z = in_data[82:69];
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_12z = celloutsig_1_5z;
  assign { out_data[134:128], out_data[109:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
