{
    "BENCHMARKS": {
        "adder": {
            "design": "RTL_Benchmark/Verilog/EPFL/adder/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "arbiter": {
            "design": "RTL_Benchmark/Verilog/EPFL/arbiter/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bar": {
            "design": "RTL_Benchmark/Verilog/EPFL/bar/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "i2c": {
            "design": "RTL_Benchmark/Verilog/EPFL/i2c/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "log2": {
            "design": "RTL_Benchmark/Verilog/EPFL/log2/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "max": {
            "design": "RTL_Benchmark/Verilog/EPFL/max/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mem_ctrl": {
            "design": "RTL_Benchmark/Verilog/EPFL/mem_ctrl/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "multiplier": {
            "design": "RTL_Benchmark/Verilog/EPFL/multiplier/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "coding_cavlc": {
            "design": "RTL_Benchmark/Verilog/EPFL/coding_cavlc/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "alu_control_unit": {
            "design": "RTL_Benchmark/Verilog/EPFL/alu_control_unit/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "decoder": {
            "design": "RTL_Benchmark/Verilog/EPFL/decoder/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "divisor": {
            "design": "RTL_Benchmark/Verilog/EPFL/divisor/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "hypotenuse": {
            "design": "RTL_Benchmark/Verilog/EPFL/hypotenuse/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "int_to_float_converter": {
            "design": "RTL_Benchmark/Verilog/EPFL/int_to_float_converter/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "lookahead_XY_router": {
            "design": "RTL_Benchmark/Verilog/EPFL/lookahead_XY_router/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "priority_encoder": {
            "design": "RTL_Benchmark/Verilog/EPFL/priority_encoder/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sine": {
            "design": "RTL_Benchmark/Verilog/EPFL/sine/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "square": {
            "design": "RTL_Benchmark/Verilog/EPFL/square/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "square_root": {
            "design": "RTL_Benchmark/Verilog/EPFL/square_root/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "voter": {
            "design": "RTL_Benchmark/Verilog/EPFL/voter/rtl/config.tcl",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}