Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun May 30 23:07:12 2021
| Host         : Pavis-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (50880)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13280)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (205)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50880)
----------------------------
 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/BTI_RO1/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/BTI_RO2/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/Q (HIGH)

 There are 320 register/latch pins with no clock driven by root clock pin: design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13280)
----------------------------------------------------
 There are 13280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (205)
-----------------------
 There are 205 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.965     -897.971                    640                12911        0.056        0.000                      0                12911        0.500        0.000                       0                  6223  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
clk_fpga_1                              {0.000 10.000}       20.000          50.000          
clk_fpga_2                              {0.000 2.000}        4.000           250.000         
  clk30_200MHz_design_1_clk_wiz_0_2     {0.000 1.500}        5.000           200.000         
  clk70_200MHz_design_1_clk_wiz_0_2     {0.000 3.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_2         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_100MHz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk10_100MHz_design_1_clk_wiz_0_0     {0.000 1.000}        10.000          100.000         
  clk30_100MHz_design_1_clk_wiz_0_0     {0.000 3.000}        10.000          100.000         
  clk80_100MHz_design_1_clk_wiz_0_0     {0.000 7.000}        10.000          100.000         
  clk90_100MHz_design_1_clk_wiz_0_0     {0.000 9.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_10MHz/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk10_10MHz_design_1_clk_wiz_0_1_1    {0.000 10.000}       100.000         10.000          
  clk30_10MHz_design_1_clk_wiz_0_1_1    {0.000 30.000}       100.000         10.000          
  clk70_10MHz_design_1_clk_wiz_0_1_1    {0.000 70.000}       100.000         10.000          
  clk90_10MHz_design_1_clk_wiz_0_1_1    {0.000 90.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_1_1       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    0.509        0.000                      0                 6434        0.056        0.000                      0                 6434        4.020        0.000                       0                  2950  
clk_fpga_1                                   14.155        0.000                      0                   38        0.264        0.000                      0                   38        9.500        0.000                       0                    40  
clk_fpga_2                                                                                                                                                                                0.833        0.000                       0                     2  
  clk30_200MHz_design_1_clk_wiz_0_2           1.011        0.000                      0                  320        0.073        0.000                      0                  320        1.000        0.000                       0                   322  
  clk70_200MHz_design_1_clk_wiz_0_2           0.439        0.000                      0                  320        0.322        0.000                      0                  320        1.000        0.000                       0                   322  
  clkfbout_design_1_clk_wiz_0_2                                                                                                                                                           1.845        0.000                       0                     3  
design_1_i/clk_wiz_100MHz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk10_100MHz_design_1_clk_wiz_0_0           6.038        0.000                      0                  320        0.194        0.000                      0                  320        0.500        0.000                       0                   322  
  clk30_100MHz_design_1_clk_wiz_0_0           5.686        0.000                      0                  320        0.183        0.000                      0                  320        2.500        0.000                       0                   322  
  clk80_100MHz_design_1_clk_wiz_0_0           5.342        0.000                      0                  320        0.152        0.000                      0                  320        2.500        0.000                       0                   322  
  clk90_100MHz_design_1_clk_wiz_0_0           5.764        0.000                      0                  320        0.103        0.000                      0                  320        0.500        0.000                       0                   322  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                           7.845        0.000                       0                     3  
design_1_i/clk_wiz_10MHz/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk10_10MHz_design_1_clk_wiz_0_1_1         95.787        0.000                      0                  320        0.092        0.000                      0                  320        9.500        0.000                       0                   322  
  clk30_10MHz_design_1_clk_wiz_0_1_1         95.969        0.000                      0                  320        0.077        0.000                      0                  320       29.500        0.000                       0                   322  
  clk70_10MHz_design_1_clk_wiz_0_1_1         95.849        0.000                      0                  320        0.169        0.000                      0                  320       29.500        0.000                       0                   322  
  clk90_10MHz_design_1_clk_wiz_0_1_1         96.113        0.000                      0                  320        0.084        0.000                      0                  320        9.500        0.000                       0                   322  
  clkfbout_design_1_clk_wiz_0_1_1                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                          clk30_200MHz_design_1_clk_wiz_0_2        -1.970     -354.826                    320                  320        1.272        0.000                      0                  320  
clk_fpga_0                          clk70_200MHz_design_1_clk_wiz_0_2        -2.965     -543.144                    320                  320        0.931        0.000                      0                  320  
clk_fpga_0                          clk10_100MHz_design_1_clk_wiz_0_0         1.657        0.000                      0                  320        2.013        0.000                      0                  320  
clk_fpga_0                          clk30_100MHz_design_1_clk_wiz_0_0         2.343        0.000                      0                  320        0.115        0.000                      0                  320  
clk_fpga_0                          clk80_100MHz_design_1_clk_wiz_0_0         2.627        0.000                      0                  320        0.466        0.000                      0                  320  
clk_fpga_0                          clk90_100MHz_design_1_clk_wiz_0_0         3.481        0.000                      0                  320        0.107        0.000                      0                  320  
clk_fpga_0                          clk10_10MHz_design_1_clk_wiz_0_1_1        0.513        0.000                      0                  320        0.998        0.000                      0                  320  
clk_fpga_0                          clk30_10MHz_design_1_clk_wiz_0_1_1        3.689        0.000                      0                  320        0.238        0.000                      0                  320  
clk_fpga_0                          clk70_10MHz_design_1_clk_wiz_0_1_1        3.633        0.000                      0                  320        0.254        0.000                      0                  320  
clk_fpga_0                          clk90_10MHz_design_1_clk_wiz_0_1_1        1.356        0.000                      0                  320        0.569        0.000                      0                  320  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               4.981        0.000                      0                   39        0.428        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 1.385ns (14.997%)  route 7.850ns (85.003%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.634     2.928    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=51, routed)          2.402     5.786    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.152     5.938 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8/O
                         net (fo=32, routed)          1.707     7.645    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8_n_0
    SLICE_X91Y30         LUT4 (Prop_lut4_I3_O)        0.321     7.966 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_4/O
                         net (fo=1, routed)           0.597     8.563    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_4_n_0
    SLICE_X92Y34         LUT5 (Prop_lut5_I4_O)        0.332     8.895 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_3/O
                         net (fo=1, routed)           1.443    10.338    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_3_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.462 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=2, routed)           1.701    12.163    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X46Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.463    12.642    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X46Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.045    12.672    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 1.182ns (13.080%)  route 7.854ns (86.920%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.634     2.928    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=51, routed)          2.402     5.786    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.152     5.938 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8/O
                         net (fo=32, routed)          1.738     7.676    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8_n_0
    SLICE_X90Y32         LUT4 (Prop_lut4_I3_O)        0.326     8.002 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_4/O
                         net (fo=1, routed)           0.649     8.651    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_4_n_0
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_3/O
                         net (fo=1, routed)           1.438    10.213    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_3_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.337 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           1.627    11.964    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X52Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.455    12.634    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X52Y70         FDRE (Setup_fdre_C_D)       -0.067    12.542    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.542    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 1.378ns (15.524%)  route 7.499ns (84.476%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.634     2.928    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=51, routed)          2.402     5.786    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.152     5.938 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8/O
                         net (fo=32, routed)          1.727     7.665    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8_n_0
    SLICE_X90Y32         LUT4 (Prop_lut4_I3_O)        0.318     7.983 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_4/O
                         net (fo=1, routed)           0.329     8.312    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_4_n_0
    SLICE_X92Y33         LUT5 (Prop_lut5_I4_O)        0.328     8.640 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_3/O
                         net (fo=1, routed)           1.437    10.077    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_3_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.201 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=2, routed)           1.604    11.805    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X44Y72         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.464    12.643    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y72         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X44Y72         FDRE (Setup_fdre_C_D)       -0.067    12.651    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 2.179ns (26.154%)  route 6.152ns (73.846%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.298     5.663    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.787 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.953     6.740    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.864 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=5, routed)           0.422     7.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.120     7.406 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           1.348     8.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.327     9.081 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.327    10.408    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X75Y44         LUT2 (Prop_lut2_I0_O)        0.150    10.558 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.804    11.362    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X72Y33         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.552    12.731    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y33         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X72Y33         FDRE (Setup_fdre_C_CE)      -0.407    12.285    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 2.179ns (26.181%)  route 6.144ns (73.819%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.298     5.663    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.787 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.953     6.740    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.864 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=5, routed)           0.422     7.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.120     7.406 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           1.348     8.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.327     9.081 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.327    10.408    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X75Y44         LUT2 (Prop_lut2_I0_O)        0.150    10.558 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.796    11.354    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X78Y32         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.553    12.733    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X78Y32         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X78Y32         FDRE (Setup_fdre_C_CE)      -0.407    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 2.179ns (26.181%)  route 6.144ns (73.819%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.298     5.663    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.787 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.953     6.740    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.864 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=5, routed)           0.422     7.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.120     7.406 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           1.348     8.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.327     9.081 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.327    10.408    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X75Y44         LUT2 (Prop_lut2_I0_O)        0.150    10.558 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.796    11.354    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X78Y32         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.553    12.733    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X78Y32         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X78Y32         FDRE (Setup_fdre_C_CE)      -0.407    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 2.179ns (26.181%)  route 6.144ns (73.819%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.298     5.663    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.787 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.953     6.740    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.864 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=5, routed)           0.422     7.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.120     7.406 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           1.348     8.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.327     9.081 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.327    10.408    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X75Y44         LUT2 (Prop_lut2_I0_O)        0.150    10.558 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.796    11.354    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X78Y32         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.553    12.733    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X78Y32         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X78Y32         FDRE (Setup_fdre_C_CE)      -0.407    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 2.179ns (26.181%)  route 6.144ns (73.819%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.298     5.663    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.787 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.953     6.740    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.864 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=5, routed)           0.422     7.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.120     7.406 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           1.348     8.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.327     9.081 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.327    10.408    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X75Y44         LUT2 (Prop_lut2_I0_O)        0.150    10.558 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.796    11.354    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X78Y32         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.553    12.733    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X78Y32         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X78Y32         FDRE (Setup_fdre_C_CE)      -0.407    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 1.182ns (13.823%)  route 7.369ns (86.177%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.634     2.928    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=51, routed)          2.402     5.786    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.152     5.938 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8/O
                         net (fo=32, routed)          1.727     7.665    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8_n_0
    SLICE_X90Y32         LUT4 (Prop_lut4_I3_O)        0.326     7.991 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_4/O
                         net (fo=1, routed)           0.446     8.436    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_4_n_0
    SLICE_X92Y33         LUT5 (Prop_lut5_I4_O)        0.124     8.560 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_3/O
                         net (fo=1, routed)           1.489    10.050    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_3_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=2, routed)           1.305    11.479    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X53Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.465    12.644    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X53Y57         FDRE (Setup_fdre_C_D)       -0.081    12.538    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 2.186ns (26.071%)  route 6.199ns (73.929%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.298     5.663    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.787 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.954     6.741    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.865 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.596     7.461    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y73         LUT4 (Prop_lut4_I3_O)        0.153     7.614 r  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.627     8.241    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.327     8.568 r  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.857    10.425    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X75Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.866    11.416    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X87Y47         FDRE                                         r  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y47         FDRE                                         r  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    SLICE_X87Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.499    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  1.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.157%)  route 0.339ns (61.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]/Q
                         net (fo=1, routed)           0.339     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[54]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.457 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[54]_i_1/O
                         net (fo=1, routed)           0.000     1.457    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[54]
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.120     1.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.476%)  route 0.338ns (64.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.584     0.920    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y97         FDRE                                         r  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q
                         net (fo=32, routed)          0.338     1.399    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/sel0[3]
    SLICE_X83Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.444 r  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.444    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X83Y106        FDRE                                         r  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.938     1.304    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y106        FDRE                                         r  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X83Y106        FDRE (Hold_fdre_C_D)         0.092     1.361    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.104     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.212ns (42.942%)  route 0.282ns (57.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/Q
                         net (fo=10, routed)          0.282     1.337    design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[18]
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.048     1.385 r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/any_error
    SLICE_X50Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X50Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.133     1.284    design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.568     0.904    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.183     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[4].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.656     0.992    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X83Y120        FDSE                                         r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[4].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDSE (Prop_fdse_C_Q)         0.141     1.133 f  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[4].GEN_POS_EDGE_DETECT.irpt_dly2_reg/Q
                         net (fo=1, routed)           0.054     1.187    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[4].GEN_POS_EDGE_DETECT.irpt_dly2_reg_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I4_O)        0.045     1.232 r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.232    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0
    SLICE_X82Y120        FDRE                                         r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.927     1.293    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X82Y120        FDRE                                         r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/C
                         clock pessimism             -0.288     1.005    
    SLICE_X82Y120        FDRE (Hold_fdre_C_D)         0.121     1.126    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[6]
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.134 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X38Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.120     1.025    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.475%)  route 0.191ns (57.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.191     1.327    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.563     0.899    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.170     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X26Y80         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.833     1.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y80         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X26Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.098    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0       design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y29  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X60Y99    design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X83Y115   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y112   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X83Y115   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y112   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y112   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y115   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y115   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       14.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.155ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.114ns (37.551%)  route 3.516ns (62.449%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.431 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_0
    SLICE_X36Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.754 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.754    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1_n_6
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.642    22.821    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/C
                         clock pessimism              0.281    23.102    
                         clock uncertainty           -0.302    22.800    
    SLICE_X36Y129        FDCE (Setup_fdce_C_D)        0.109    22.909    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]
  -------------------------------------------------------------------
                         required time                         22.909    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                 14.155    

Slack (MET) :             14.259ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.010ns (36.376%)  route 3.516ns (63.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.431 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_0
    SLICE_X36Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.650 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.650    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1_n_7
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.642    22.821    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/C
                         clock pessimism              0.281    23.102    
                         clock uncertainty           -0.302    22.800    
    SLICE_X36Y129        FDCE (Setup_fdce_C_D)        0.109    22.909    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]
  -------------------------------------------------------------------
                         required time                         22.909    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 14.259    

Slack (MET) :             14.294ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 1.997ns (36.226%)  route 3.516ns (63.774%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.637 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_6
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/C
                         clock pessimism              0.304    23.124    
                         clock uncertainty           -0.302    22.822    
    SLICE_X36Y128        FDCE (Setup_fdce_C_D)        0.109    22.931    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                 14.294    

Slack (MET) :             14.302ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.989ns (36.133%)  route 3.516ns (63.867%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.629 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_4
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
                         clock pessimism              0.304    23.124    
                         clock uncertainty           -0.302    22.822    
    SLICE_X36Y128        FDCE (Setup_fdce_C_D)        0.109    22.931    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 14.302    

Slack (MET) :             14.378ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.913ns (35.239%)  route 3.516ns (64.761%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.553 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.553    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_5
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                         clock pessimism              0.304    23.124    
                         clock uncertainty           -0.302    22.822    
    SLICE_X36Y128        FDCE (Setup_fdce_C_D)        0.109    22.931    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 14.378    

Slack (MET) :             14.386ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.880ns (34.843%)  route 3.516ns (65.157%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.520    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_6
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]/C
                         clock pessimism              0.281    23.099    
                         clock uncertainty           -0.302    22.797    
    SLICE_X36Y127        FDCE (Setup_fdce_C_D)        0.109    22.906    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                 14.386    

Slack (MET) :             14.394ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.872ns (34.746%)  route 3.516ns (65.254%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.512 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.512    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_4
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                         clock pessimism              0.281    23.099    
                         clock uncertainty           -0.302    22.797    
    SLICE_X36Y127        FDCE (Setup_fdce_C_D)        0.109    22.906    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                 14.394    

Slack (MET) :             14.398ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.893ns (34.999%)  route 3.516ns (65.001%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.533 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.533    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_7
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/C
                         clock pessimism              0.304    23.124    
                         clock uncertainty           -0.302    22.822    
    SLICE_X36Y128        FDCE (Setup_fdce_C_D)        0.109    22.931    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                 14.398    

Slack (MET) :             14.470ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.796ns (33.812%)  route 3.516ns (66.188%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.436 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.436    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_5
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/C
                         clock pessimism              0.281    23.099    
                         clock uncertainty           -0.302    22.797    
    SLICE_X36Y127        FDCE (Setup_fdce_C_D)        0.109    22.906    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 14.470    

Slack (MET) :             14.490ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.776ns (33.562%)  route 3.516ns (66.438%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.562     6.491    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.615 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.927    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.080 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.416 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.416    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_7
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]/C
                         clock pessimism              0.281    23.099    
                         clock uncertainty           -0.302    22.797    
    SLICE_X36Y127        FDCE (Setup_fdce_C_D)        0.109    22.906    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 14.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.630     0.966    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y122        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDCE (Prop_fdce_C_Q)         0.164     1.130 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/Q
                         net (fo=51, routed)          0.175     1.305    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10
    SLICE_X34Y122        LUT4 (Prop_lut4_I3_O)        0.045     1.350 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_1_n_0
    SLICE_X34Y122        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.898     1.264    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y122        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/C
                         clock pessimism             -0.298     0.966    
    SLICE_X34Y122        FDCE (Hold_fdce_C_D)         0.120     1.086    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.629     0.965    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X38Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.164     1.129 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/Q
                         net (fo=11, routed)          0.177     1.306    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30
    SLICE_X38Y129        LUT5 (Prop_lut5_I4_O)        0.045     1.351 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_1_n_0
    SLICE_X38Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.899     1.265    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X38Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
                         clock pessimism             -0.300     0.965    
    SLICE_X38Y129        FDCE (Hold_fdce_C_D)         0.120     1.085    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.628     0.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        FDCE (Prop_fdce_C_Q)         0.164     1.128 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/Q
                         net (fo=4, routed)           0.149     1.277    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]
    SLICE_X34Y123        LUT4 (Prop_lut4_I1_O)        0.045     1.322 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_3/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_3_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.386 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.386    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_4
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.896     1.262    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
                         clock pessimism             -0.298     0.964    
    SLICE_X34Y123        FDCE (Hold_fdce_C_D)         0.134     1.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.626     0.962    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.164     1.126 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/Q
                         net (fo=3, routed)           0.149     1.275    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]
    SLICE_X36Y126        LUT6 (Prop_lut6_I5_O)        0.045     1.320 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[4]_i_2/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[4]_i_2_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.384 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.384    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_4
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
                         clock pessimism             -0.299     0.962    
    SLICE_X36Y126        FDCE (Hold_fdce_C_D)         0.134     1.096    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.627     0.963    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDCE (Prop_fdce_C_Q)         0.164     1.127 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/Q
                         net (fo=3, routed)           0.161     1.288    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]
    SLICE_X34Y125        LUT4 (Prop_lut4_I1_O)        0.045     1.333 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[8]_i_2/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[8]_i_2_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.397 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.397    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_4
    SLICE_X34Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
                         clock pessimism             -0.298     0.963    
    SLICE_X34Y125        FDCE (Hold_fdce_C_D)         0.134     1.097    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.628     0.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDCE (Prop_fdce_C_Q)         0.164     1.128 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/Q
                         net (fo=5, routed)           0.161     1.289    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]
    SLICE_X34Y126        LUT4 (Prop_lut4_I1_O)        0.045     1.334 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[12]_i_2/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[12]_i_2_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.398 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.398    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1_n_4
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.896     1.262    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
                         clock pessimism             -0.298     0.964    
    SLICE_X34Y126        FDCE (Hold_fdce_C_D)         0.134     1.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.627     0.963    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDCE (Prop_fdce_C_Q)         0.164     1.127 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/Q
                         net (fo=3, routed)           0.161     1.288    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]
    SLICE_X34Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.333 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[4]_i_2/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[4]_i_2_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.397 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.397    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_4
    SLICE_X34Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/C
                         clock pessimism             -0.298     0.963    
    SLICE_X34Y124        FDCE (Hold_fdce_C_D)         0.134     1.097    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.628     0.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDCE (Prop_fdce_C_Q)         0.164     1.128 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/Q
                         net (fo=4, routed)           0.161     1.289    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
    SLICE_X36Y127        LUT6 (Prop_lut6_I5_O)        0.045     1.334 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[8]_i_2/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[8]_i_2_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.398 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.398    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_4
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.897     1.263    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                         clock pessimism             -0.299     0.964    
    SLICE_X36Y127        FDCE (Hold_fdce_C_D)         0.134     1.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.628     0.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.164     1.128 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/Q
                         net (fo=3, routed)           0.161     1.289    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]
    SLICE_X36Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.334 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[12]_i_2/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[12]_i_2_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.398 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.398    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_4
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.898     1.264    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
                         clock pessimism             -0.300     0.964    
    SLICE_X36Y128        FDCE (Hold_fdce_C_D)         0.134     1.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.589%)  route 0.174ns (38.411%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.628     0.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        FDCE (Prop_fdce_C_Q)         0.164     1.128 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.302    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]
    SLICE_X34Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.347 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_6/O
                         net (fo=1, routed)           0.000     1.347    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_6_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.417 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.417    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_7
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.896     1.262    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
                         clock pessimism             -0.298     0.964    
    SLICE_X34Y123        FDCE (Hold_fdce_C_D)         0.134     1.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y30  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y31   design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk30_200MHz_design_1_clk_wiz_0_2
  To Clock:  clk30_200MHz_design_1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        1.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.863ns  (logic 2.291ns (59.305%)  route 1.572ns (40.696%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.501ns = ( 17.001 - 6.500 ) 
    Source Clock Delay      (SCD):    12.631ns = ( 14.131 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.787ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.668     5.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     6.279    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.403 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.726     7.129    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.746    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.389    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.513 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.876    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.000 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.149    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.152    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.301 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.830    14.131    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.726    14.857 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/Q
                         net (fo=2, routed)           1.572    16.429    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.086 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.086    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.203 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.320 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.320    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.437 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.437    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.554    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.671 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.671    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X90Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.994 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.994    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_6
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340    10.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    10.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100    10.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628    11.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    13.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.120    17.001    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              1.787    18.788    
                         clock uncertainty           -0.060    18.728    
    SLICE_X90Y22         FDRE (Setup_fdre_C_D)        0.277    19.005    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -17.994    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.855ns  (logic 2.283ns (59.220%)  route 1.572ns (40.780%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.501ns = ( 17.001 - 6.500 ) 
    Source Clock Delay      (SCD):    12.631ns = ( 14.131 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.787ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.668     5.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     6.279    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.403 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.726     7.129    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.746    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.389    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.513 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.876    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.000 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.149    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.152    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.301 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.830    14.131    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.726    14.857 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/Q
                         net (fo=2, routed)           1.572    16.429    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.086 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.086    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.203 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.320 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.320    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.437 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.437    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.554    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.671 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.671    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X90Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.986 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.986    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_4
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340    10.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    10.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100    10.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628    11.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    13.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.120    17.001    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/C
                         clock pessimism              1.787    18.788    
                         clock uncertainty           -0.060    18.728    
    SLICE_X90Y22         FDRE (Setup_fdre_C_D)        0.277    19.005    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -17.986    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.655ns  (logic 2.338ns (63.972%)  route 1.317ns (36.028%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.935ns = ( 16.435 - 6.500 ) 
    Source Clock Delay      (SCD):    12.086ns = ( 13.586 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.710ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.839     5.636    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.286     6.046    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X94Y145        LUT1 (Prop_lut1_I0_O)        0.124     6.170 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.716     6.887    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     7.011 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496     7.507    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     7.631 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.149    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.273 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.637    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.761 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.910    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.034 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.913    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.149    10.062 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.524    13.586    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X81Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y24         FDRE (Prop_fdre_C_Q)         0.664    14.250 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/Q
                         net (fo=2, routed)           1.308    15.557    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]
    SLICE_X81Y24         LUT1 (Prop_lut1_I0_O)        0.124    15.681 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2/O
                         net (fo=1, routed)           0.000    15.681    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.213 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.222    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.336 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.450 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.450    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.564 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.564    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.678    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.792    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.906    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.240 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.240    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_6
    SLICE_X81Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.484    10.166    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.266 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.236    10.502    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X94Y145        LUT1 (Prop_lut1_I0_O)        0.100    10.602 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.615    11.218    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    11.318 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.416    11.734    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    11.834 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.262    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.362 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.661    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.761 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.886    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.986 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.701    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.120    13.821 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.614    16.435    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X81Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/C
                         clock pessimism              1.710    18.145    
                         clock uncertainty           -0.060    18.085    
    SLICE_X81Y31         FDRE (Setup_fdre_C_D)        0.230    18.315    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -17.240    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.452ns  (logic 2.356ns (68.244%)  route 1.096ns (31.756%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.230ns = ( 16.730 - 6.500 ) 
    Source Clock Delay      (SCD):    12.651ns = ( 14.151 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.786ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.656     5.453    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124     5.577 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.951     6.528    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.153     6.681 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.527     7.207    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.331     7.538 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.902    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.026 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.175    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497     8.796    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.920 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.438    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.562 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.370    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.152    10.522 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.629    14.151    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X87Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.664    14.815 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/Q
                         net (fo=2, routed)           1.087    15.902    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.576 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.576    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.690 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X87Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.813    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X87Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.927 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.927    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.041 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.041    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.155    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.269    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.603 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.603    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_6
    SLICE_X87Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.330    10.012    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.100    10.112 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.781    10.893    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.123    11.016 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.456    11.472    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.267    11.739 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.037    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.137 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.262    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.362 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417    12.779    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.879 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.308    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    13.408 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.067    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.122    14.189 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.541    16.730    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X87Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
                         clock pessimism              1.786    18.516    
                         clock uncertainty           -0.060    18.456    
    SLICE_X87Y29         FDRE (Setup_fdre_C_D)        0.230    18.686    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]
  -------------------------------------------------------------------
                         required time                         18.686    
                         arrival time                         -17.603    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.779ns  (logic 2.207ns (58.400%)  route 1.572ns (41.600%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.501ns = ( 17.001 - 6.500 ) 
    Source Clock Delay      (SCD):    12.631ns = ( 14.131 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.787ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.668     5.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     6.279    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.403 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.726     7.129    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.746    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.389    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.513 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.876    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.000 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.149    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.152    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.301 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.830    14.131    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.726    14.857 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/Q
                         net (fo=2, routed)           1.572    16.429    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.086 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.086    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.203 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.320 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.320    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.437 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.437    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.554    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.671 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.671    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X90Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.910 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.910    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_5
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340    10.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    10.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100    10.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628    11.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    13.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.120    17.001    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/C
                         clock pessimism              1.787    18.788    
                         clock uncertainty           -0.060    18.728    
    SLICE_X90Y22         FDRE (Setup_fdre_C_D)        0.277    19.005    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -17.910    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.634ns  (logic 2.317ns (63.764%)  route 1.317ns (36.236%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.935ns = ( 16.435 - 6.500 ) 
    Source Clock Delay      (SCD):    12.086ns = ( 13.586 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.710ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.839     5.636    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.286     6.046    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X94Y145        LUT1 (Prop_lut1_I0_O)        0.124     6.170 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.716     6.887    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     7.011 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496     7.507    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     7.631 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.149    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.273 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.637    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.761 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.910    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.034 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.913    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.149    10.062 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.524    13.586    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X81Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y24         FDRE (Prop_fdre_C_Q)         0.664    14.250 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/Q
                         net (fo=2, routed)           1.308    15.557    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]
    SLICE_X81Y24         LUT1 (Prop_lut1_I0_O)        0.124    15.681 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2/O
                         net (fo=1, routed)           0.000    15.681    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.213 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.222    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.336 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.450 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.450    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.564 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.564    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.678    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.792    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.906    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.219 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.219    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_4
    SLICE_X81Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.484    10.166    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.266 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.236    10.502    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X94Y145        LUT1 (Prop_lut1_I0_O)        0.100    10.602 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.615    11.218    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    11.318 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.416    11.734    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    11.834 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.262    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.362 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.661    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.761 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.886    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.986 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.701    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.120    13.821 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.614    16.435    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X81Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/C
                         clock pessimism              1.710    18.145    
                         clock uncertainty           -0.060    18.085    
    SLICE_X81Y31         FDRE (Setup_fdre_C_D)        0.230    18.315    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -17.219    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.431ns  (logic 2.335ns (68.050%)  route 1.096ns (31.950%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.230ns = ( 16.730 - 6.500 ) 
    Source Clock Delay      (SCD):    12.651ns = ( 14.151 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.786ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.656     5.453    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124     5.577 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.951     6.528    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.153     6.681 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.527     7.207    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.331     7.538 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.902    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.026 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.175    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497     8.796    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.920 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.438    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.562 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.370    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.152    10.522 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.629    14.151    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X87Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.664    14.815 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/Q
                         net (fo=2, routed)           1.087    15.902    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.576 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.576    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.690 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X87Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.804 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.813    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X87Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.927 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.927    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.041 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.041    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.155    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.269    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.582 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.582    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_4
    SLICE_X87Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.330    10.012    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.100    10.112 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.781    10.893    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.123    11.016 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.456    11.472    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.267    11.739 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.037    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.137 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.262    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.362 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417    12.779    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.879 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.308    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    13.408 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.067    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.122    14.189 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.541    16.730    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X87Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/C
                         clock pessimism              1.786    18.516    
                         clock uncertainty           -0.060    18.456    
    SLICE_X87Y29         FDRE (Setup_fdre_C_D)        0.230    18.686    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]
  -------------------------------------------------------------------
                         required time                         18.686    
                         arrival time                         -17.582    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.759ns  (logic 2.187ns (58.179%)  route 1.572ns (41.821%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.501ns = ( 17.001 - 6.500 ) 
    Source Clock Delay      (SCD):    12.631ns = ( 14.131 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.787ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.668     5.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     6.279    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.403 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.726     7.129    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.746    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.389    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.513 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.876    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.000 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.149    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.152    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.301 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.830    14.131    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.726    14.857 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/Q
                         net (fo=2, routed)           1.572    16.429    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.086 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.086    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.203 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.320 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.320    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.437 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.437    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.554    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.671 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.671    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X90Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.890 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.890    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_7
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340    10.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    10.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100    10.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628    11.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    13.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.120    17.001    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/C
                         clock pessimism              1.787    18.788    
                         clock uncertainty           -0.060    18.728    
    SLICE_X90Y22         FDRE (Setup_fdre_C_D)        0.277    19.005    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.430ns  (logic 2.154ns (62.796%)  route 1.276ns (37.204%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.892ns = ( 16.392 - 6.500 ) 
    Source Clock Delay      (SCD):    11.977ns = ( 13.477 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.415ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.656     5.453    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.577 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.689     6.266    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.124     6.390 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.722     7.113    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.600    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.724 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.873    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.997 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533     8.530    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.654 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.172    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.296 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.104    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.152    10.256 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.221    13.477    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.726    14.203 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/Q
                         net (fo=2, routed)           1.267    15.470    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]
    SLICE_X82Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.107 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.116    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.233 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.233    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.350 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.467    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.584 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.584    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.907 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.907    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1_n_6
    SLICE_X82Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328    10.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100    10.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430    10.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100    10.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621    11.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    12.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100    13.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    13.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122    13.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.551    16.392    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/C
                         clock pessimism              1.415    17.807    
                         clock uncertainty           -0.060    17.747    
    SLICE_X82Y29         FDRE (Setup_fdre_C_D)        0.277    18.024    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]
  -------------------------------------------------------------------
                         required time                         18.024    
                         arrival time                         -16.907    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.746ns  (logic 2.174ns (58.034%)  route 1.572ns (41.967%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.498ns = ( 16.998 - 6.500 ) 
    Source Clock Delay      (SCD):    12.631ns = ( 14.131 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.787ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.668     5.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     6.279    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.403 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.726     7.129    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.746    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.389    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.513 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.876    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.000 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.149    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.152    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.301 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.830    14.131    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.726    14.857 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/Q
                         net (fo=2, routed)           1.572    16.429    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.086 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.086    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.203 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.320 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.320    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.437 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.437    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.554    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.877 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.877    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_6
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340    10.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    10.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100    10.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628    11.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    13.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.117    16.998    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]/C
                         clock pessimism              1.787    18.785    
                         clock uncertainty           -0.060    18.725    
    SLICE_X90Y21         FDRE (Setup_fdre_C_D)        0.277    19.002    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                         -17.877    
  -------------------------------------------------------------------
                         slack                                  1.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.705ns  (logic 0.440ns (62.394%)  route 0.265ns (37.606%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 6.815 - 1.500 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 5.660 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.194     3.000    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.045 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.333     3.379    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.424 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.548    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.593 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.642    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.687 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     3.860    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.905 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.091    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.136 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.410    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.045     4.455 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.205     5.660    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.231     5.891 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/Q
                         net (fo=2, routed)           0.256     6.147    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
    SLICE_X82Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     6.303 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.312    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     6.365 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.365    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_7
    SLICE_X82Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.251     3.119    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.056     3.175 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.284     3.459    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.056     3.515 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.376     3.892    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     3.948 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.098    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.154 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.212    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.268 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     4.470    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.526 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.749    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.805 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.140    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.056     5.196 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.619     6.815    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]/C
                         clock pessimism             -0.741     6.074    
    SLICE_X82Y25         FDRE (Hold_fdre_C_D)         0.218     6.292    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]
  -------------------------------------------------------------------
                         required time                         -6.292    
                         arrival time                           6.365    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.718ns  (logic 0.453ns (63.075%)  route 0.265ns (36.925%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 6.815 - 1.500 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 5.660 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.194     3.000    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.045 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.333     3.379    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.424 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.548    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.593 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.642    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.687 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     3.860    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.905 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.091    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.136 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.410    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.045     4.455 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.205     5.660    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.231     5.891 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/Q
                         net (fo=2, routed)           0.256     6.147    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
    SLICE_X82Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     6.303 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.312    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     6.378 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.378    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_5
    SLICE_X82Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.251     3.119    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.056     3.175 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.284     3.459    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.056     3.515 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.376     3.892    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     3.948 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.098    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.154 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.212    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.268 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     4.470    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.526 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.749    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.805 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.140    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.056     5.196 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.619     6.815    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]/C
                         clock pessimism             -0.741     6.074    
    SLICE_X82Y25         FDRE (Hold_fdre_C_D)         0.218     6.292    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]
  -------------------------------------------------------------------
                         required time                         -6.292    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.741ns  (logic 0.476ns (64.221%)  route 0.265ns (35.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 6.815 - 1.500 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 5.660 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.194     3.000    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.045 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.333     3.379    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.424 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.548    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.593 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.642    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.687 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     3.860    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.905 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.091    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.136 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.410    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.045     4.455 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.205     5.660    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.231     5.891 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/Q
                         net (fo=2, routed)           0.256     6.147    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
    SLICE_X82Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     6.303 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.312    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     6.401 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.401    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_6
    SLICE_X82Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.251     3.119    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.056     3.175 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.284     3.459    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.056     3.515 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.376     3.892    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     3.948 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.098    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.154 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.212    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.268 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     4.470    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.526 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.749    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.805 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.140    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.056     5.196 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.619     6.815    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77]/C
                         clock pessimism             -0.741     6.074    
    SLICE_X82Y25         FDRE (Hold_fdre_C_D)         0.218     6.292    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77]
  -------------------------------------------------------------------
                         required time                         -6.292    
                         arrival time                           6.401    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.743ns  (logic 0.478ns (64.317%)  route 0.265ns (35.683%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 6.815 - 1.500 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 5.660 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.194     3.000    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.045 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.333     3.379    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.424 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.548    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.593 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.642    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.687 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     3.860    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.905 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.091    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.136 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.410    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.045     4.455 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.205     5.660    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.231     5.891 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/Q
                         net (fo=2, routed)           0.256     6.147    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
    SLICE_X82Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     6.303 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.312    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     6.403 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.403    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_4
    SLICE_X82Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.251     3.119    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.056     3.175 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.284     3.459    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.056     3.515 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.376     3.892    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     3.948 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.098    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.154 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.212    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.268 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     4.470    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.526 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.749    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.805 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.140    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.056     5.196 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.619     6.815    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/C
                         clock pessimism             -0.741     6.074    
    SLICE_X82Y25         FDRE (Hold_fdre_C_D)         0.218     6.292    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]
  -------------------------------------------------------------------
                         required time                         -6.292    
                         arrival time                           6.403    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.739ns  (logic 0.554ns (75.005%)  route 0.185ns (24.995%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 6.359 - 1.500 ) 
    Source Clock Delay      (SCD):    3.920ns = ( 5.420 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.916     2.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.799 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.052     2.851    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.045     2.896 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.241     3.137    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     3.182 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.306    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     3.351 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.400    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     3.445 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.615    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     3.660 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.847    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.892 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.165    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.045     4.210 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.210     5.420    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.231     5.651 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/Q
                         net (fo=2, routed)           0.185     5.835    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]
    SLICE_X86Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     6.025 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.025    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     6.065 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.065    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     6.105 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     6.158 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.158    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_7
    SLICE_X86Y28         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.242     3.110    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.166 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.068     3.234    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.056     3.290 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.269     3.559    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.056     3.615 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.765    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.056     3.821 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.879    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.056     3.935 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.134    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.056     4.190 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.414    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.470 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.804    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.056     4.860 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.499     6.359    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y28         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/C
                         clock pessimism             -0.650     5.709    
    SLICE_X86Y28         FDRE (Hold_fdre_C_D)         0.218     5.927    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                           6.158    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.699ns  (logic 0.422ns (60.353%)  route 0.277ns (39.647%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 6.568 - 1.500 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 5.472 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     2.759    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y138        LUT6 (Prop_lut6_I0_O)        0.045     2.804 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.091     2.895    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X94Y138        LUT1 (Prop_lut1_I0_O)        0.045     2.940 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.344     3.284    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.329 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.453    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.498 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.547    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.592 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.762    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.807 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.993    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.038 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.312    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.045     4.357 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.115     5.472    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X83Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y24         FDRE (Prop_fdre_C_Q)         0.208     5.680 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198]/Q
                         net (fo=2, routed)           0.268     5.948    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198]
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     6.108 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.117    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.171 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.171    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_7
    SLICE_X83Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.249     3.117    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.173 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.110     3.283    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X94Y138        LUT1 (Prop_lut1_I0_O)        0.056     3.339 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.387     3.726    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.782 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.932    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.988 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.046    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.102 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.301    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.357 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.580    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.056     4.636 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.971    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.056     5.027 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.541     6.568    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X83Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/C
                         clock pessimism             -0.827     5.741    
    SLICE_X83Y25         FDRE (Hold_fdre_C_D)         0.189     5.930    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]
  -------------------------------------------------------------------
                         required time                         -5.930    
                         arrival time                           6.171    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.752ns  (logic 0.567ns (75.437%)  route 0.185ns (24.563%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 6.359 - 1.500 ) 
    Source Clock Delay      (SCD):    3.920ns = ( 5.420 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.916     2.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.799 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.052     2.851    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.045     2.896 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.241     3.137    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     3.182 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.306    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     3.351 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.400    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     3.445 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.615    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     3.660 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.847    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.892 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.165    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.045     4.210 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.210     5.420    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.231     5.651 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/Q
                         net (fo=2, routed)           0.185     5.835    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]
    SLICE_X86Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     6.025 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.025    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     6.065 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.065    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     6.105 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     6.171 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.171    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_5
    SLICE_X86Y28         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.242     3.110    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.166 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.068     3.234    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.056     3.290 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.269     3.559    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.056     3.615 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.765    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.056     3.821 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.879    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.056     3.935 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.134    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.056     4.190 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.414    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.470 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.804    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.056     4.860 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.499     6.359    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y28         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]/C
                         clock pessimism             -0.650     5.709    
    SLICE_X86Y28         FDRE (Hold_fdre_C_D)         0.218     5.927    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                           6.171    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.745ns  (logic 0.480ns (64.413%)  route 0.265ns (35.587%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 6.679 - 1.500 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 5.660 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.194     3.000    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.045 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.333     3.379    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.424 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.548    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.593 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.642    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.687 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     3.860    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.905 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.091    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.136 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.410    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.045     4.455 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.205     5.660    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.231     5.891 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/Q
                         net (fo=2, routed)           0.256     6.147    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
    SLICE_X82Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     6.303 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.312    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     6.352 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     6.405 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.405    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_7
    SLICE_X82Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.251     3.119    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.056     3.175 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.284     3.459    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.056     3.515 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.376     3.892    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     3.948 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.098    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.154 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.212    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.268 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     4.470    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.526 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.749    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.805 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.140    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.056     5.196 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.483     6.679    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/C
                         clock pessimism             -0.741     5.938    
    SLICE_X82Y26         FDRE (Hold_fdre_C_D)         0.218     6.156    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]
  -------------------------------------------------------------------
                         required time                         -6.156    
                         arrival time                           6.405    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.710ns  (logic 0.433ns (60.967%)  route 0.277ns (39.033%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 6.568 - 1.500 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 5.472 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     2.759    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y138        LUT6 (Prop_lut6_I0_O)        0.045     2.804 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.091     2.895    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X94Y138        LUT1 (Prop_lut1_I0_O)        0.045     2.940 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.344     3.284    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.329 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.453    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.498 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.547    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.592 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.762    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.807 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.993    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.038 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.312    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.045     4.357 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.115     5.472    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X83Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y24         FDRE (Prop_fdre_C_Q)         0.208     5.680 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198]/Q
                         net (fo=2, routed)           0.268     5.948    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198]
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     6.108 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.117    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.182 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.182    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_5
    SLICE_X83Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.249     3.117    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.173 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.110     3.283    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X94Y138        LUT1 (Prop_lut1_I0_O)        0.056     3.339 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.387     3.726    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.782 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.932    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.988 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.046    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.102 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.301    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.357 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.580    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.056     4.636 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.971    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.056     5.027 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.541     6.568    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X83Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/C
                         clock pessimism             -0.827     5.741    
    SLICE_X83Y25         FDRE (Hold_fdre_C_D)         0.189     5.930    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]
  -------------------------------------------------------------------
                         required time                         -5.930    
                         arrival time                           6.182    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.758ns  (logic 0.493ns (65.023%)  route 0.265ns (34.977%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 6.679 - 1.500 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 5.660 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.194     3.000    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.045     3.045 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.333     3.379    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.424 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.548    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.593 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.642    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.687 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     3.860    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.905 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.091    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.136 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.410    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.045     4.455 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.205     5.660    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.231     5.891 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/Q
                         net (fo=2, routed)           0.256     6.147    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
    SLICE_X82Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     6.303 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.312    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     6.352 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     6.418 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.418    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_5
    SLICE_X82Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.251     3.119    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.056     3.175 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.284     3.459    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.056     3.515 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.376     3.892    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     3.948 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.098    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.154 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.212    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.268 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     4.470    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.526 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.749    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.805 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.140    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.056     5.196 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.483     6.679    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
                         clock pessimism             -0.741     5.938    
    SLICE_X82Y26         FDRE (Hold_fdre_C_D)         0.218     6.156    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]
  -------------------------------------------------------------------
                         required time                         -6.156    
                         arrival time                           6.418    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_200MHz_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 1.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_200MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y22     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y24     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y24     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y25     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y25     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y25     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y25     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y26     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X87Y22     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X87Y25     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X87Y25     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X87Y25     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X87Y25     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X87Y26     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X87Y26     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X87Y26     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X87Y26     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X87Y26     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X81Y24     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X81Y24     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X81Y24     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X81Y24     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X81Y28     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X81Y28     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[49]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk70_200MHz_design_1_clk_wiz_0_2
  To Clock:  clk70_200MHz_design_1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.631ns  (logic 2.271ns (62.537%)  route 1.360ns (37.463%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.402ns = ( 18.902 - 8.500 ) 
    Source Clock Delay      (SCD):    12.880ns = ( 16.380 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.005    16.380    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    17.106 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.457    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.581 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.094    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.211 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.211    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.328 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.328    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.445 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.562 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.571    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.688 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.688    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.011 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.011    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_6
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.837    18.902    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
                         clock pessimism              1.331    20.233    
                         clock uncertainty           -0.060    20.173    
    SLICE_X104Y26        FDRE (Setup_fdre_C_D)        0.277    20.450    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]
  -------------------------------------------------------------------
                         required time                         20.450    
                         arrival time                         -20.011    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.623ns  (logic 2.263ns (62.455%)  route 1.360ns (37.545%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.402ns = ( 18.902 - 8.500 ) 
    Source Clock Delay      (SCD):    12.880ns = ( 16.380 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.005    16.380    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    17.106 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.457    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.581 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.094    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.211 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.211    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.328 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.328    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.445 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.562 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.571    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.688 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.688    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_4
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.837    18.902    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/C
                         clock pessimism              1.331    20.233    
                         clock uncertainty           -0.060    20.173    
    SLICE_X104Y26        FDRE (Setup_fdre_C_D)        0.277    20.450    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]
  -------------------------------------------------------------------
                         required time                         20.450    
                         arrival time                         -20.003    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.547ns  (logic 2.187ns (61.650%)  route 1.360ns (38.350%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.402ns = ( 18.902 - 8.500 ) 
    Source Clock Delay      (SCD):    12.880ns = ( 16.380 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.005    16.380    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    17.106 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.457    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.581 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.094    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.211 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.211    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.328 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.328    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.445 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.562 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.571    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.688 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.688    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.927 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.927    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_5
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.837    18.902    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/C
                         clock pessimism              1.331    20.233    
                         clock uncertainty           -0.060    20.173    
    SLICE_X104Y26        FDRE (Setup_fdre_C_D)        0.277    20.450    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]
  -------------------------------------------------------------------
                         required time                         20.450    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.527ns  (logic 2.167ns (61.433%)  route 1.360ns (38.567%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.402ns = ( 18.902 - 8.500 ) 
    Source Clock Delay      (SCD):    12.880ns = ( 16.380 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.005    16.380    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    17.106 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.457    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.581 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.094    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.211 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.211    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.328 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.328    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.445 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.562 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.571    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.688 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.688    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.907 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.907    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_7
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.837    18.902    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                         clock pessimism              1.331    20.233    
                         clock uncertainty           -0.060    20.173    
    SLICE_X104Y26        FDRE (Setup_fdre_C_D)        0.277    20.450    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
  -------------------------------------------------------------------
                         required time                         20.450    
                         arrival time                         -19.907    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.748ns  (logic 2.388ns (63.707%)  route 1.360ns (36.293%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.628ns = ( 19.128 - 8.500 ) 
    Source Clock Delay      (SCD):    12.880ns = ( 16.380 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.005    16.380    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    17.106 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.457    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.581 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.094    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.211 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.211    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.328 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.328    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.445 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.562 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.571    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.688 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.688    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.128 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.128    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.063    19.128    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.331    20.459    
                         clock uncertainty           -0.060    20.399    
    SLICE_X104Y27        FDRE (Setup_fdre_C_D)        0.277    20.676    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                         20.676    
                         arrival time                         -20.128    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.740ns  (logic 2.380ns (63.629%)  route 1.360ns (36.371%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.628ns = ( 19.128 - 8.500 ) 
    Source Clock Delay      (SCD):    12.880ns = ( 16.380 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.005    16.380    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    17.106 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.457    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.581 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.094    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.211 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.211    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.328 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.328    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.445 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.562 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.571    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.688 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.688    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.120 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.120    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.063    19.128    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.331    20.459    
                         clock uncertainty           -0.060    20.399    
    SLICE_X104Y27        FDRE (Setup_fdre_C_D)        0.277    20.676    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                         20.676    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.664ns  (logic 2.304ns (62.875%)  route 1.360ns (37.125%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.628ns = ( 19.128 - 8.500 ) 
    Source Clock Delay      (SCD):    12.880ns = ( 16.380 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.005    16.380    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    17.106 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.457    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.581 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.094    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.211 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.211    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.328 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.328    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.445 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.562 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.571    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.688 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.688    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.044 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.044    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.063    19.128    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism              1.331    20.459    
                         clock uncertainty           -0.060    20.399    
    SLICE_X104Y27        FDRE (Setup_fdre_C_D)        0.277    20.676    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                         20.676    
                         arrival time                         -20.044    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.666ns  (logic 2.224ns (60.666%)  route 1.442ns (39.334%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.561ns = ( 18.061 - 8.500 ) 
    Source Clock Delay      (SCD):    11.614ns = ( 15.114 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.603     7.400    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.524 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.286     7.811    design_1_i/HCI_6/inst/mux_out[13]
    SLICE_X86Y138        LUT1 (Prop_lut1_I0_O)        0.124     7.935 f  design_1_i/HCI_6/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.312     8.247    design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.864    design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.988 f  design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.507    design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.994    design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.118 f  design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    11.271    design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X85Y138        LUT5 (Prop_lut5_I0_O)        0.149    11.420 r  design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.694    15.114    design_1_i/HCI_6/inst/frequency_counter_instance/out[13]
    SLICE_X91Y15         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y15         FDRE (Prop_fdre_C_Q)         0.664    15.778 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/Q
                         net (fo=2, routed)           1.442    17.220    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]
    SLICE_X91Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.876 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.876    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X91Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.990 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.990    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.104 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.104    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X91Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.218 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.218    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X91Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.332 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X91Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.446 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.446    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X91Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.780 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.780    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_6
    SLICE_X91Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.275    11.958    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.100    12.058 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.236    12.294    design_1_i/HCI_6/inst/mux_out[13]
    SLICE_X86Y138        LUT1 (Prop_lut1_I0_O)        0.100    12.394 f  design_1_i/HCI_6/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.264    12.658    design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.758 r  design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.172    design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.272 f  design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.700    design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.100    13.800 r  design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.099    design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.199 f  design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.324    design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.424 r  design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.139    design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X85Y138        LUT5 (Prop_lut5_I0_O)        0.120    15.259 r  design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    18.061    design_1_i/HCI_6/inst/frequency_counter_instance/out[13]
    SLICE_X91Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/C
                         clock pessimism              1.182    19.243    
                         clock uncertainty           -0.060    19.183    
    SLICE_X91Y21         FDRE (Setup_fdre_C_D)        0.230    19.413    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]
  -------------------------------------------------------------------
                         required time                         19.413    
                         arrival time                         -18.780    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.644ns  (logic 2.284ns (62.671%)  route 1.360ns (37.329%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.628ns = ( 19.128 - 8.500 ) 
    Source Clock Delay      (SCD):    12.880ns = ( 16.380 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.005    16.380    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    17.106 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.457    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.581 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.094    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.211 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.211    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.328 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.328    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.445 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.562 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.571    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.688 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.688    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.024 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.024    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_7
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.063    19.128    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/C
                         clock pessimism              1.331    20.459    
                         clock uncertainty           -0.060    20.399    
    SLICE_X104Y27        FDRE (Setup_fdre_C_D)        0.277    20.676    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]
  -------------------------------------------------------------------
                         required time                         20.676    
                         arrival time                         -20.024    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.645ns  (logic 2.203ns (60.439%)  route 1.442ns (39.561%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.561ns = ( 18.061 - 8.500 ) 
    Source Clock Delay      (SCD):    11.614ns = ( 15.114 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.182ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.603     7.400    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.524 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.286     7.811    design_1_i/HCI_6/inst/mux_out[13]
    SLICE_X86Y138        LUT1 (Prop_lut1_I0_O)        0.124     7.935 f  design_1_i/HCI_6/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.312     8.247    design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.864    design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.988 f  design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.507    design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.994    design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.118 f  design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    10.267    design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    11.271    design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X85Y138        LUT5 (Prop_lut5_I0_O)        0.149    11.420 r  design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.694    15.114    design_1_i/HCI_6/inst/frequency_counter_instance/out[13]
    SLICE_X91Y15         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y15         FDRE (Prop_fdre_C_Q)         0.664    15.778 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/Q
                         net (fo=2, routed)           1.442    17.220    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]
    SLICE_X91Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.876 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.876    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X91Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.990 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.990    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.104 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.104    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X91Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.218 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.218    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X91Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.332 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.332    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X91Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.446 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.446    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X91Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.759 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.759    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_4
    SLICE_X91Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.275    11.958    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.100    12.058 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.236    12.294    design_1_i/HCI_6/inst/mux_out[13]
    SLICE_X86Y138        LUT1 (Prop_lut1_I0_O)        0.100    12.394 f  design_1_i/HCI_6/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.264    12.658    design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.758 r  design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.172    design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.272 f  design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.700    design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.100    13.800 r  design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.099    design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.199 f  design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.324    design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.424 r  design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.139    design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X85Y138        LUT5 (Prop_lut5_I0_O)        0.120    15.259 r  design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    18.061    design_1_i/HCI_6/inst/frequency_counter_instance/out[13]
    SLICE_X91Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/C
                         clock pessimism              1.182    19.243    
                         clock uncertainty           -0.060    19.183    
    SLICE_X91Y21         FDRE (Setup_fdre_C_D)        0.230    19.413    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]
  -------------------------------------------------------------------
                         required time                         19.413    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.511ns  (logic 0.316ns (61.833%)  route 0.195ns (38.167%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 8.793 - 3.500 ) 
    Source Clock Delay      (SCD):    4.348ns = ( 7.848 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.897     4.735    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.780 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     4.999    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.045     5.044 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.192     5.237    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.282 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.414    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.459 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.517    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.562 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.789    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.834 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.005    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.050 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     6.357    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.402 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.446     7.848    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.208     8.056 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/Q
                         net (fo=2, routed)           0.195     8.251    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]
    SLICE_X106Y26        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     8.359 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.359    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_4
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.225     5.093    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.149 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.265     5.414    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.056     5.470 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.226     5.697    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.753 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     5.911    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.967 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.034    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.090 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.353    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.409 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.609    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.665 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     7.039    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.095 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.698     8.793    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/C
                         clock pessimism             -0.945     7.848    
    SLICE_X106Y26        FDRE (Hold_fdre_C_D)         0.189     8.037    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]
  -------------------------------------------------------------------
                         required time                         -8.037    
                         arrival time                           8.359    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.511ns  (logic 0.323ns (63.164%)  route 0.188ns (36.837%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 8.793 - 3.500 ) 
    Source Clock Delay      (SCD):    4.348ns = ( 7.848 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.897     4.735    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.780 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     4.999    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.045     5.044 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.192     5.237    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.282 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.414    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.459 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.517    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.562 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.789    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.834 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.005    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.050 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     6.357    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.402 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.446     7.848    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.208     8.056 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/Q
                         net (fo=2, routed)           0.188     8.245    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]
    SLICE_X106Y26        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     8.360 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.360    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_7
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.225     5.093    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.149 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.265     5.414    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.056     5.470 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.226     5.697    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.753 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     5.911    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.967 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.034    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.090 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.353    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.409 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.609    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.665 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     7.039    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.095 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.698     8.793    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/C
                         clock pessimism             -0.945     7.848    
    SLICE_X106Y26        FDRE (Hold_fdre_C_D)         0.189     8.037    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]
  -------------------------------------------------------------------
                         required time                         -8.037    
                         arrival time                           8.360    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.512ns  (logic 0.323ns (63.138%)  route 0.189ns (36.862%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 8.810 - 3.500 ) 
    Source Clock Delay      (SCD):    4.365ns = ( 7.865 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.897     4.735    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.780 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     4.999    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.045     5.044 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.192     5.237    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.282 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.414    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.459 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.517    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.562 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.789    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.834 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.005    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.050 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     6.357    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.402 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.463     7.865    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y25        FDRE (Prop_fdre_C_Q)         0.208     8.073 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/Q
                         net (fo=2, routed)           0.189     8.261    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]
    SLICE_X106Y25        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     8.376 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.376    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_7
    SLICE_X106Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.225     5.093    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.149 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.265     5.414    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.056     5.470 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.226     5.697    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.753 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     5.911    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.967 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.034    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.090 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.353    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.409 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.609    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.665 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     7.039    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.095 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.715     8.810    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/C
                         clock pessimism             -0.945     7.865    
    SLICE_X106Y25        FDRE (Hold_fdre_C_D)         0.189     8.054    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]
  -------------------------------------------------------------------
                         required time                         -8.054    
                         arrival time                           8.376    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.512ns  (logic 0.316ns (61.671%)  route 0.196ns (38.329%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.229ns = ( 8.729 - 3.500 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 7.794 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.935ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.897     4.735    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.780 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     4.999    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.045     5.044 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.192     5.237    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.282 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.414    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.459 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.517    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.562 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.789    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.834 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.005    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.050 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     6.357    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.402 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.392     7.794    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y27        FDRE (Prop_fdre_C_Q)         0.208     8.002 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/Q
                         net (fo=2, routed)           0.196     8.199    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]
    SLICE_X106Y27        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     8.307 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.307    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_4
    SLICE_X106Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.225     5.093    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.149 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.265     5.414    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.056     5.470 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.226     5.697    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.753 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     5.911    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.967 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.034    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.090 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.353    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.409 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.609    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.665 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     7.039    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.095 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.634     8.729    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/C
                         clock pessimism             -0.935     7.794    
    SLICE_X106Y27        FDRE (Hold_fdre_C_D)         0.189     7.983    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]
  -------------------------------------------------------------------
                         required time                         -7.983    
                         arrival time                           8.307    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.666ns  (logic 0.422ns (63.402%)  route 0.244ns (36.598%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 8.901 - 3.500 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 7.873 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.875ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.897     4.735    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.780 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     4.999    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.045     5.044 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.192     5.237    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.282 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.414    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.459 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.517    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.562 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.789    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.834 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.005    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.050 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     6.357    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.402 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.471     7.873    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y23        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDRE (Prop_fdre_C_Q)         0.208     8.081 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/Q
                         net (fo=2, routed)           0.244     8.325    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]
    SLICE_X106Y23        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     8.485 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X106Y24        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     8.539 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.539    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_7
    SLICE_X106Y24        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.225     5.093    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.149 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.265     5.414    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.056     5.470 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.226     5.697    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.753 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     5.911    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.967 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.034    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.090 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.353    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.409 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.609    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.665 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     7.039    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.095 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.806     8.901    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y24        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/C
                         clock pessimism             -0.875     8.026    
    SLICE_X106Y24        FDRE (Hold_fdre_C_D)         0.189     8.215    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]
  -------------------------------------------------------------------
                         required time                         -8.215    
                         arrival time                           8.539    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.677ns  (logic 0.433ns (63.998%)  route 0.244ns (36.003%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 8.901 - 3.500 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 7.873 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.875ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.897     4.735    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.780 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     4.999    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.045     5.044 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.192     5.237    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.282 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.414    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.459 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.517    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.562 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.789    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.834 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.005    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.050 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     6.357    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.402 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.471     7.873    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y23        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDRE (Prop_fdre_C_Q)         0.208     8.081 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/Q
                         net (fo=2, routed)           0.244     8.325    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]
    SLICE_X106Y23        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     8.485 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X106Y24        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     8.550 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.550    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_5
    SLICE_X106Y24        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.225     5.093    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.149 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.265     5.414    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.056     5.470 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.226     5.697    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.753 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     5.911    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.967 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.034    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.090 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.353    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.409 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.609    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.665 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     7.039    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.095 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.806     8.901    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y24        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
                         clock pessimism             -0.875     8.026    
    SLICE_X106Y24        FDRE (Hold_fdre_C_D)         0.189     8.215    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]
  -------------------------------------------------------------------
                         required time                         -8.215    
                         arrival time                           8.550    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.707ns  (logic 0.422ns (59.697%)  route 0.285ns (40.303%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 8.847 - 3.500 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 7.783 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.925     4.763    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.808 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.194     5.003    design_1_i/HCI_6/inst/mux_out[14]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.048 f  design_1_i/HCI_6/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.298     5.346    design_1_i/HCI_6/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.045     5.391 r  design_1_i/HCI_6/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.515    design_1_i/HCI_6/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.045     5.560 f  design_1_i/HCI_6/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.609    design_1_i/HCI_6/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.045     5.654 r  design_1_i/HCI_6/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.824    design_1_i/HCI_6/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.045     5.869 f  design_1_i/HCI_6/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.055    design_1_i/HCI_6/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     6.100 r  design_1_i/HCI_6/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.373    design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X85Y136        LUT5 (Prop_lut5_I0_O)        0.045     6.418 r  design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.365     7.783    design_1_i/HCI_6/inst/frequency_counter_instance/out[14]
    SLICE_X93Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.208     7.991 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/Q
                         net (fo=2, routed)           0.285     8.276    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]
    SLICE_X93Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     8.436 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     8.490 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.490    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_7
    SLICE_X93Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.249     5.117    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.173 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.284     5.458    design_1_i/HCI_6/inst/mux_out[14]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.514 f  design_1_i/HCI_6/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.334     5.848    design_1_i/HCI_6/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.904 r  design_1_i/HCI_6/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.054    design_1_i/HCI_6/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.056     6.110 f  design_1_i/HCI_6/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.168    design_1_i/HCI_6/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.056     6.224 r  design_1_i/HCI_6/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.423    design_1_i/HCI_6/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.056     6.479 f  design_1_i/HCI_6/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.702    design_1_i/HCI_6/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     6.758 r  design_1_i/HCI_6/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.092    design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X85Y136        LUT5 (Prop_lut5_I0_O)        0.056     7.148 r  design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.698     8.847    design_1_i/HCI_6/inst/frequency_counter_instance/out[14]
    SLICE_X93Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]/C
                         clock pessimism             -0.885     7.962    
    SLICE_X93Y17         FDRE (Hold_fdre_C_D)         0.189     8.151    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]
  -------------------------------------------------------------------
                         required time                         -8.151    
                         arrival time                           8.490    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[627]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.798ns  (logic 0.438ns (54.913%)  route 0.360ns (45.087%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 8.904 - 3.500 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 7.945 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.042     4.880    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.925 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225     5.150    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.195 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.178     5.373    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.418 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.645    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.690 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.861    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.906 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     6.037    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.082 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.141    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.186 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.481    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.525 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.420     7.945    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y24        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[627]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y24        FDRE (Prop_fdre_C_Q)         0.231     8.176 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[627]/Q
                         net (fo=2, routed)           0.351     8.527    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[627]
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     8.681 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.690    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     8.743 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.743    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_7
    SLICE_X104Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.390     5.258    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.314 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277     5.591    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.647 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.205     5.852    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.908 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.171    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.227 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.427    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.483 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.640    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.696 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.764    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.820 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.183    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.238 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.666     8.904    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]/C
                         clock pessimism             -0.721     8.183    
    SLICE_X104Y25        FDRE (Hold_fdre_C_D)         0.218     8.401    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]
  -------------------------------------------------------------------
                         required time                         -8.401    
                         arrival time                           8.743    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.718ns  (logic 0.433ns (60.314%)  route 0.285ns (39.686%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 8.847 - 3.500 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 7.783 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.925     4.763    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.808 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.194     5.003    design_1_i/HCI_6/inst/mux_out[14]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.048 f  design_1_i/HCI_6/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.298     5.346    design_1_i/HCI_6/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.045     5.391 r  design_1_i/HCI_6/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.515    design_1_i/HCI_6/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.045     5.560 f  design_1_i/HCI_6/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.609    design_1_i/HCI_6/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.045     5.654 r  design_1_i/HCI_6/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.824    design_1_i/HCI_6/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.045     5.869 f  design_1_i/HCI_6/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.055    design_1_i/HCI_6/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     6.100 r  design_1_i/HCI_6/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.373    design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X85Y136        LUT5 (Prop_lut5_I0_O)        0.045     6.418 r  design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.365     7.783    design_1_i/HCI_6/inst/frequency_counter_instance/out[14]
    SLICE_X93Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.208     7.991 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/Q
                         net (fo=2, routed)           0.285     8.276    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]
    SLICE_X93Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     8.436 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     8.501 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.501    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_5
    SLICE_X93Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.249     5.117    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.173 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.284     5.458    design_1_i/HCI_6/inst/mux_out[14]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.514 f  design_1_i/HCI_6/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.334     5.848    design_1_i/HCI_6/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.904 r  design_1_i/HCI_6/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.054    design_1_i/HCI_6/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.056     6.110 f  design_1_i/HCI_6/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.168    design_1_i/HCI_6/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.056     6.224 r  design_1_i/HCI_6/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.423    design_1_i/HCI_6/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X85Y137        LUT6 (Prop_lut6_I0_O)        0.056     6.479 f  design_1_i/HCI_6/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.702    design_1_i/HCI_6/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     6.758 r  design_1_i/HCI_6/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.092    design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X85Y136        LUT5 (Prop_lut5_I0_O)        0.056     7.148 r  design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.698     8.847    design_1_i/HCI_6/inst/frequency_counter_instance/out[14]
    SLICE_X93Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]/C
                         clock pessimism             -0.885     7.962    
    SLICE_X93Y17         FDRE (Hold_fdre_C_D)         0.189     8.151    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]
  -------------------------------------------------------------------
                         required time                         -8.151    
                         arrival time                           8.501    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[627]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.811ns  (logic 0.451ns (55.636%)  route 0.360ns (44.364%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 8.904 - 3.500 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 7.945 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.042     4.880    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.925 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225     5.150    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.195 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.178     5.373    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.418 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.645    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.690 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.861    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.906 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     6.037    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.082 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.141    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.186 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.481    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.525 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.420     7.945    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y24        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[627]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y24        FDRE (Prop_fdre_C_Q)         0.231     8.176 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[627]/Q
                         net (fo=2, routed)           0.351     8.527    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[627]
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     8.681 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.690    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     8.756 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.756    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_5
    SLICE_X104Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.390     5.258    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.314 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277     5.591    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.647 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.205     5.852    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.908 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.171    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.227 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.427    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.483 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.640    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.696 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.764    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.820 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.183    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.238 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.666     8.904    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]/C
                         clock pessimism             -0.721     8.183    
    SLICE_X104Y25        FDRE (Hold_fdre_C_D)         0.218     8.401    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]
  -------------------------------------------------------------------
                         required time                         -8.401    
                         arrival time                           8.756    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk70_200MHz_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 3.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_200MHz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y22    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y22    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y22    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y22    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y23    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y23    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[497]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y23    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[498]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y23    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[499]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X97Y22     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X97Y22     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y23    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y23    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y23    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y23    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[559]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y24    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y24    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[561]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y24    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[562]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y24    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[563]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y26    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y26    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_2
  To Clock:  clkfbout_design_1_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_200MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_100MHz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_100MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_100MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk10_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk10_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.700ns  (logic 2.338ns (63.195%)  route 1.362ns (36.805%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 19.048 - 11.000 ) 
    Source Clock Delay      (SCD):    9.787ns = ( 10.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.642     3.642    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.766 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.171     3.937    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.061 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.487     4.547    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.035    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.307    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.431 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.925    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.049 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.568    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.692 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.499    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.152     7.651 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.136    10.787    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.664    11.451 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/Q
                         net (fo=2, routed)           1.362    12.813    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]
    SLICE_X75Y35         LUT1 (Prop_lut1_I0_O)        0.124    12.937 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2/O
                         net (fo=1, routed)           0.000    12.937    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.469 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.583 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.583    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.697 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.697    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.811 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.811    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.925 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.925    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.039 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.039    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.153 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.153    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.487 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.487    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_6
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.317    13.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.132    13.549    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    13.649 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.408    14.056    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.156 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.455    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.555 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.680    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.780 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.193    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    15.293 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.722    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.822 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.481    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.122    16.603 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.445    19.048    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
                         clock pessimism              1.322    20.370    
                         clock uncertainty           -0.074    20.295    
    SLICE_X75Y42         FDRE (Setup_fdre_C_D)        0.230    20.525    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]
  -------------------------------------------------------------------
                         required time                         20.525    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.679ns  (logic 2.317ns (62.985%)  route 1.362ns (37.015%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 19.048 - 11.000 ) 
    Source Clock Delay      (SCD):    9.787ns = ( 10.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.642     3.642    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.766 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.171     3.937    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.061 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.487     4.547    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.035    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.307    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.431 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.925    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.049 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.568    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.692 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.499    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.152     7.651 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.136    10.787    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.664    11.451 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/Q
                         net (fo=2, routed)           1.362    12.813    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]
    SLICE_X75Y35         LUT1 (Prop_lut1_I0_O)        0.124    12.937 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2/O
                         net (fo=1, routed)           0.000    12.937    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.469 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.583 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.583    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.697 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.697    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.811 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.811    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.925 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.925    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.039 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.039    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.153 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.153    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.466 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.466    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_4
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.317    13.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.132    13.549    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    13.649 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.408    14.056    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.156 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.455    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.555 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.680    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.780 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.193    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    15.293 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.722    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.822 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.481    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.122    16.603 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.445    19.048    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/C
                         clock pessimism              1.322    20.370    
                         clock uncertainty           -0.074    20.295    
    SLICE_X75Y42         FDRE (Setup_fdre_C_D)        0.230    20.525    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]
  -------------------------------------------------------------------
                         required time                         20.525    
                         arrival time                         -14.466    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.697ns  (logic 2.338ns (63.237%)  route 1.359ns (36.763%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.334ns = ( 19.334 - 11.000 ) 
    Source Clock Delay      (SCD):    10.402ns = ( 11.402 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.671ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.585     3.585    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.709 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     4.398    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     4.522 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.664     5.186    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.310 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.576     5.886    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.529    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.653 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.016    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.140 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.289    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.413 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.293    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.442 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.961    11.402    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X79Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y39         FDRE (Prop_fdre_C_Q)         0.664    12.066 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.359    13.426    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X79Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.550 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    13.550    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.082    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.196    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.310    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.424    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.538    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.652    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.766    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.100 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.100    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_6
    SLICE_X79Y46         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.261    13.261    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.361 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    13.791    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.891 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.557    14.448    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.548 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.483    15.032    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.100    15.132 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.560    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.100    15.660 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.958    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.100    16.058 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.183    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.100    16.283 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.999    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.120    17.119 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.216    19.334    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X79Y46         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              1.671    21.005    
                         clock uncertainty           -0.074    20.931    
    SLICE_X79Y46         FDRE (Setup_fdre_C_D)        0.230    21.161    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                         21.161    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.470ns  (logic 2.338ns (67.375%)  route 1.132ns (32.625%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.034ns = ( 19.034 - 11.000 ) 
    Source Clock Delay      (SCD):    9.684ns = ( 10.684 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.575     3.575    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.699 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.161     3.860    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.562     4.545    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.033    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.157 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.306    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.430 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.924    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.048 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.566    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.497    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.152     7.649 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.034    10.684    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y38         FDRE (Prop_fdre_C_Q)         0.664    11.348 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/Q
                         net (fo=2, routed)           1.132    12.480    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]
    SLICE_X73Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.604 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2/O
                         net (fo=1, routed)           0.000    12.604    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.136 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.136    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.250    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.364    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.478    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.592    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.706    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.820    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.154 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.154    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1_n_6
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.253    13.253    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.353 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.135    13.488    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.588 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.484    14.072    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.172 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.470    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.570 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.695    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.795 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.209    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.309 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.737    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    15.837 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.496    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.122    16.618 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    19.034    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]/C
                         clock pessimism              1.031    20.065    
                         clock uncertainty           -0.074    19.991    
    SLICE_X73Y45         FDRE (Setup_fdre_C_D)        0.230    20.221    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]
  -------------------------------------------------------------------
                         required time                         20.221    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.676ns  (logic 2.317ns (63.027%)  route 1.359ns (36.973%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.334ns = ( 19.334 - 11.000 ) 
    Source Clock Delay      (SCD):    10.402ns = ( 11.402 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.671ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.585     3.585    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.709 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     4.398    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     4.522 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.664     5.186    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.310 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.576     5.886    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.529    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.653 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.016    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.140 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.289    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.413 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.293    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.442 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.961    11.402    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X79Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y39         FDRE (Prop_fdre_C_Q)         0.664    12.066 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.359    13.426    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X79Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.550 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    13.550    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.082    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.196    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.310    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.424    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.538    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.652    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.766    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.079 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.079    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_4
    SLICE_X79Y46         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.261    13.261    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.361 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    13.791    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.891 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.557    14.448    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.548 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.483    15.032    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.100    15.132 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.560    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.100    15.660 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.958    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.100    16.058 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.183    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.100    16.283 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.999    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.120    17.119 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.216    19.334    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X79Y46         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/C
                         clock pessimism              1.671    21.005    
                         clock uncertainty           -0.074    20.931    
    SLICE_X79Y46         FDRE (Setup_fdre_C_D)        0.230    21.161    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]
  -------------------------------------------------------------------
                         required time                         21.161    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.449ns  (logic 2.317ns (67.177%)  route 1.132ns (32.823%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.034ns = ( 19.034 - 11.000 ) 
    Source Clock Delay      (SCD):    9.684ns = ( 10.684 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.575     3.575    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.699 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.161     3.860    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.562     4.545    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.033    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.157 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.306    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.430 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.924    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.048 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.566    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.497    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.152     7.649 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.034    10.684    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y38         FDRE (Prop_fdre_C_Q)         0.664    11.348 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/Q
                         net (fo=2, routed)           1.132    12.480    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]
    SLICE_X73Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.604 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2/O
                         net (fo=1, routed)           0.000    12.604    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.136 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.136    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.250    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.364    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.478    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.592    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.706    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.820    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.133 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.133    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1_n_4
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.253    13.253    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.353 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.135    13.488    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.588 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.484    14.072    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.172 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.470    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.570 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.695    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.795 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.209    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.309 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.737    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    15.837 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.496    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.122    16.618 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    19.034    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]/C
                         clock pessimism              1.031    20.065    
                         clock uncertainty           -0.074    19.991    
    SLICE_X73Y45         FDRE (Setup_fdre_C_D)        0.230    20.221    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]
  -------------------------------------------------------------------
                         required time                         20.221    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.605ns  (logic 2.243ns (62.225%)  route 1.362ns (37.775%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 19.048 - 11.000 ) 
    Source Clock Delay      (SCD):    9.787ns = ( 10.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.642     3.642    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.766 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.171     3.937    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.061 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.487     4.547    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.035    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.307    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.431 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.925    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.049 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.568    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.692 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.499    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.152     7.651 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.136    10.787    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.664    11.451 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/Q
                         net (fo=2, routed)           1.362    12.813    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]
    SLICE_X75Y35         LUT1 (Prop_lut1_I0_O)        0.124    12.937 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2/O
                         net (fo=1, routed)           0.000    12.937    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.469 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.583 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.583    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.697 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.697    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.811 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.811    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.925 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.925    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.039 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.039    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.153 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.153    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.392 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.392    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_5
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.317    13.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.132    13.549    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    13.649 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.408    14.056    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.156 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.455    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.555 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.680    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.780 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.193    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    15.293 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.722    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.822 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.481    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.122    16.603 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.445    19.048    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/C
                         clock pessimism              1.322    20.370    
                         clock uncertainty           -0.074    20.295    
    SLICE_X75Y42         FDRE (Setup_fdre_C_D)        0.230    20.525    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]
  -------------------------------------------------------------------
                         required time                         20.525    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.589ns  (logic 2.227ns (62.057%)  route 1.362ns (37.943%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 19.048 - 11.000 ) 
    Source Clock Delay      (SCD):    9.787ns = ( 10.787 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.642     3.642    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.766 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.171     3.937    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.061 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.487     4.547    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.035    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.307    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.431 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.925    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.049 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.568    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.692 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.499    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.152     7.651 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.136    10.787    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.664    11.451 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/Q
                         net (fo=2, routed)           1.362    12.813    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]
    SLICE_X75Y35         LUT1 (Prop_lut1_I0_O)        0.124    12.937 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2/O
                         net (fo=1, routed)           0.000    12.937    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.469 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.583 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.583    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.697 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.697    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.811 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.811    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.925 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.925    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.039 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.039    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.153 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.153    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.376 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.376    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_7
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.317    13.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.132    13.549    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    13.649 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.408    14.056    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.156 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.455    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.555 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.680    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.780 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.193    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    15.293 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.722    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.822 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.481    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.122    16.603 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.445    19.048    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/C
                         clock pessimism              1.322    20.370    
                         clock uncertainty           -0.074    20.295    
    SLICE_X75Y42         FDRE (Setup_fdre_C_D)        0.230    20.525    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]
  -------------------------------------------------------------------
                         required time                         20.525    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.602ns  (logic 2.243ns (62.268%)  route 1.359ns (37.732%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.334ns = ( 19.334 - 11.000 ) 
    Source Clock Delay      (SCD):    10.402ns = ( 11.402 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.671ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.585     3.585    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.709 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     4.398    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     4.522 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.664     5.186    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.310 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.576     5.886    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     6.010 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.529    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.653 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.016    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.140 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.289    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.413 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.293    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.442 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.961    11.402    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X79Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y39         FDRE (Prop_fdre_C_Q)         0.664    12.066 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.359    13.426    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X79Y39         LUT1 (Prop_lut1_I0_O)        0.124    13.550 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    13.550    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.082 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.082    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.196    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.310    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.424    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.538    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.652    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.766    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.005 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.005    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_5
    SLICE_X79Y46         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.261    13.261    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.361 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    13.791    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.891 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.557    14.448    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.548 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.483    15.032    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.100    15.132 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.560    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.100    15.660 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.958    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.100    16.058 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.183    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.100    16.283 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.999    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.120    17.119 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.216    19.334    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X79Y46         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/C
                         clock pessimism              1.671    21.005    
                         clock uncertainty           -0.074    20.931    
    SLICE_X79Y46         FDRE (Setup_fdre_C_D)        0.230    21.161    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]
  -------------------------------------------------------------------
                         required time                         21.161    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.375ns  (logic 2.243ns (66.457%)  route 1.132ns (33.543%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.034ns = ( 19.034 - 11.000 ) 
    Source Clock Delay      (SCD):    9.684ns = ( 10.684 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.575     3.575    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.699 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.161     3.860    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.562     4.545    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.033    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.157 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.306    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.430 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.924    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.048 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.566    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.497    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.152     7.649 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.034    10.684    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y38         FDRE (Prop_fdre_C_Q)         0.664    11.348 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/Q
                         net (fo=2, routed)           1.132    12.480    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]
    SLICE_X73Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.604 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2/O
                         net (fo=1, routed)           0.000    12.604    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.136 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.136    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.250 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.250    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.364 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.364    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.478 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.478    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.592 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.592    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.706 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.706    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.820 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.820    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.059 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.059    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1_n_5
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.253    13.253    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.353 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.135    13.488    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.588 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.484    14.072    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.172 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.470    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.570 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.695    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.795 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.209    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.309 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.737    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    15.837 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.496    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.122    16.618 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    19.034    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]/C
                         clock pessimism              1.031    20.065    
                         clock uncertainty           -0.074    19.991    
    SLICE_X73Y45         FDRE (Setup_fdre_C_D)        0.230    20.221    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]
  -------------------------------------------------------------------
                         required time                         20.221    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  6.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.627ns  (logic 0.422ns (67.271%)  route 0.205ns (32.730%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 5.375 - 1.000 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 4.388 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.081     4.388    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.208     4.596 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/Q
                         net (fo=2, routed)           0.205     4.802    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]
    SLICE_X75Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.962 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     5.016 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.016    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_7
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.201     2.625    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.681 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.832    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.888 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.945    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.001 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.200    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.256 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.480    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.536 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.870    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.926 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.375    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]/C
                         clock pessimism             -0.743     4.632    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.189     4.821    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.016    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.638ns  (logic 0.433ns (67.835%)  route 0.205ns (32.165%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 5.375 - 1.000 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 4.388 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.081     4.388    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.208     4.596 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/Q
                         net (fo=2, routed)           0.205     4.802    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]
    SLICE_X75Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.962 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     5.027 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.027    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_5
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.201     2.625    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.681 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.832    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.888 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.945    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.001 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.200    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.256 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.480    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.536 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.870    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.926 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.375    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]/C
                         clock pessimism             -0.743     4.632    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.189     4.821    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.663ns  (logic 0.458ns (69.047%)  route 0.205ns (30.953%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 5.375 - 1.000 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 4.388 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.081     4.388    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.208     4.596 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/Q
                         net (fo=2, routed)           0.205     4.802    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]
    SLICE_X75Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.962 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     5.052 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.052    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_6
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.201     2.625    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.681 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.832    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.888 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.945    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.001 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.200    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.256 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.480    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.536 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.870    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.926 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.375    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]/C
                         clock pessimism             -0.743     4.632    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.189     4.821    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.663ns  (logic 0.458ns (69.047%)  route 0.205ns (30.953%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 5.375 - 1.000 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 4.388 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.081     4.388    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.208     4.596 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/Q
                         net (fo=2, routed)           0.205     4.802    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]
    SLICE_X75Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.962 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     5.052 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_4
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.201     2.625    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.681 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.832    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.888 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.945    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.001 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.200    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.256 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.480    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.536 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.870    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.926 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.375    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]/C
                         clock pessimism             -0.743     4.632    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.189     4.821    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.617ns  (logic 0.422ns (68.389%)  route 0.195ns (31.611%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 5.760 - 1.000 ) 
    Source Clock Delay      (SCD):    3.750ns = ( 4.750 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.907     1.907    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.952 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.221     2.173    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.218 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.335     2.553    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.598 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.767    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.812 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.999    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.045     3.044 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.168    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.045     3.213 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.262    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.603    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.044     3.647 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.103     4.750    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDRE (Prop_fdre_C_Q)         0.208     4.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/Q
                         net (fo=2, routed)           0.195     5.153    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]
    SLICE_X80Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     5.313 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     5.367 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.367    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_7
    SLICE_X80Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.230     2.230    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.056     2.286 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.272     2.558    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.056     2.614 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.375     2.989    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.045 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.243    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.299 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.523    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.579 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.729    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.785 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.843    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.899 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.262    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.055     4.317 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.443     5.760    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/C
                         clock pessimism             -0.843     4.917    
    SLICE_X80Y42         FDRE (Hold_fdre_C_D)         0.189     5.106    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]
  -------------------------------------------------------------------
                         required time                         -5.106    
                         arrival time                           5.367    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.636ns  (logic 0.462ns (72.600%)  route 0.174ns (27.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 5.539 - 1.000 ) 
    Source Clock Delay      (SCD):    3.611ns = ( 4.611 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.884     1.884    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.929 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.091     2.020    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X82Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.065 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.311     2.377    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.422 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.546    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.591 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.640    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.685 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.855    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.900 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.086    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     3.131 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.405    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.045     3.450 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.161     4.611    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X69Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.208     4.819 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213]/Q
                         net (fo=2, routed)           0.174     4.993    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213]
    SLICE_X69Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     5.193 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[212]_i_1_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     5.247 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.247    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]_i_1_n_7
    SLICE_X69Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.208     2.208    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y125        LUT6 (Prop_lut6_I0_O)        0.056     2.264 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.110     2.374    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X82Y125        LUT1 (Prop_lut1_I0_O)        0.056     2.430 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.366     2.797    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     2.853 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.003    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.059 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.117    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.173 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.372    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.428 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.651    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.707 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.042    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.056     4.098 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.442     5.539    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X69Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]/C
                         clock pessimism             -0.743     4.796    
    SLICE_X69Y41         FDRE (Hold_fdre_C_D)         0.189     4.985    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]
  -------------------------------------------------------------------
                         required time                         -4.985    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.556ns  (logic 0.422ns (75.946%)  route 0.134ns (24.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 5.524 - 1.000 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 4.608 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.189     4.608    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36         FDRE (Prop_fdre_C_Q)         0.208     4.816 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/Q
                         net (fo=2, routed)           0.134     4.950    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     5.110 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     5.164 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.164    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_7
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252     2.252    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.308 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.277     2.585    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.641 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.124     2.765    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     2.821 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.971    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.027 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.085    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.141 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.340    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.396 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.619    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.056     3.675 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.010    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.056     4.066 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.458     5.524    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
                         clock pessimism             -0.811     4.713    
    SLICE_X74Y37         FDRE (Hold_fdre_C_D)         0.189     4.902    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           5.164    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.453ns  (logic 0.319ns (70.483%)  route 0.134ns (29.517%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 5.450 - 1.000 ) 
    Source Clock Delay      (SCD):    3.595ns = ( 4.595 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.176     4.595    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y42         FDRE (Prop_fdre_C_Q)         0.208     4.803 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94]/Q
                         net (fo=2, routed)           0.134     4.936    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94]
    SLICE_X74Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     5.047 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.047    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1_n_5
    SLICE_X74Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252     2.252    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.308 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.277     2.585    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.641 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.124     2.765    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     2.821 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.971    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.027 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.085    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.141 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.340    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.396 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.619    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.056     3.675 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.010    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.056     4.066 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.384     5.450    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94]/C
                         clock pessimism             -0.855     4.595    
    SLICE_X74Y42         FDRE (Hold_fdre_C_D)         0.189     4.784    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94]
  -------------------------------------------------------------------
                         required time                         -4.784    
                         arrival time                           5.047    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.453ns  (logic 0.319ns (70.483%)  route 0.134ns (29.517%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 5.862 - 1.000 ) 
    Source Clock Delay      (SCD):    3.987ns = ( 4.987 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.875ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.979     1.979    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.024 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.221     2.245    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.290 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.329     2.619    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.664 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.788    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.833 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.882    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.927 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.097    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.045     3.142 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.328     3.470    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.045     3.515 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.788    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.045     3.833 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.154     4.987    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y39         FDRE (Prop_fdre_C_Q)         0.208     5.195 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/Q
                         net (fo=2, routed)           0.134     5.329    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]
    SLICE_X72Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     5.440 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.440    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1_n_5
    SLICE_X72Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.312     2.312    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.368 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.272     2.640    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.696 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.368     3.064    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.056     3.120 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.270    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.056     3.326 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.384    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.056     3.440 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.639    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.056     3.695 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.353     4.048    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.056     4.104 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.438    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.056     4.494 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.368     5.862    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/C
                         clock pessimism             -0.875     4.987    
    SLICE_X72Y39         FDRE (Hold_fdre_C_D)         0.189     5.176    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]
  -------------------------------------------------------------------
                         required time                         -5.176    
                         arrival time                           5.440    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.453ns  (logic 0.319ns (70.473%)  route 0.134ns (29.527%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 5.465 - 1.000 ) 
    Source Clock Delay      (SCD):    3.608ns = ( 4.608 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.189     4.608    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36         FDRE (Prop_fdre_C_Q)         0.208     4.816 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/Q
                         net (fo=2, routed)           0.134     4.950    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     5.061 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.061    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_5
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252     2.252    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.308 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.277     2.585    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.641 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.124     2.765    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     2.821 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.971    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.027 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.085    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.141 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.340    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.396 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.619    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.056     3.675 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.010    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.056     4.066 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.399     5.465    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/C
                         clock pessimism             -0.857     4.608    
    SLICE_X74Y36         FDRE (Hold_fdre_C_D)         0.189     4.797    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]
  -------------------------------------------------------------------
                         required time                         -4.797    
                         arrival time                           5.061    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk10_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y27   design_1_i/clk_wiz_100MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y36     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y36     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y36     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y36     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[177]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[179]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[181]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X78Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[182]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y40     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y40     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y40     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y40     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk30_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk30_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.429ns  (logic 2.110ns (61.528%)  route 1.319ns (38.472%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.346ns = ( 21.346 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.954 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.954    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_6
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.414    21.346    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/C
                         clock pessimism              1.139    22.485    
                         clock uncertainty           -0.074    22.411    
    SLICE_X101Y54        FDRE (Setup_fdre_C_D)        0.230    22.641    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]
  -------------------------------------------------------------------
                         required time                         22.641    
                         arrival time                         -16.954    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.408ns  (logic 2.089ns (61.291%)  route 1.319ns (38.709%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.346ns = ( 21.346 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.933 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.933    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_4
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.414    21.346    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/C
                         clock pessimism              1.139    22.485    
                         clock uncertainty           -0.074    22.411    
    SLICE_X101Y54        FDRE (Setup_fdre_C_D)        0.230    22.641    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]
  -------------------------------------------------------------------
                         required time                         22.641    
                         arrival time                         -16.933    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.334ns  (logic 2.015ns (60.432%)  route 1.319ns (39.568%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.346ns = ( 21.346 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.859 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.859    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_5
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.414    21.346    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/C
                         clock pessimism              1.139    22.485    
                         clock uncertainty           -0.074    22.411    
    SLICE_X101Y54        FDRE (Setup_fdre_C_D)        0.230    22.641    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]
  -------------------------------------------------------------------
                         required time                         22.641    
                         arrival time                         -16.859    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.543ns  (logic 2.224ns (62.766%)  route 1.319ns (37.234%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.513ns = ( 21.513 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.196ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.734    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.068 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.068    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_6
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    21.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/C
                         clock pessimism              1.196    22.709    
                         clock uncertainty           -0.074    22.635    
    SLICE_X101Y55        FDRE (Setup_fdre_C_D)        0.230    22.865    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]
  -------------------------------------------------------------------
                         required time                         22.865    
                         arrival time                         -17.068    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.318ns  (logic 1.999ns (60.241%)  route 1.319ns (39.759%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.346ns = ( 21.346 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.843 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.843    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_7
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.414    21.346    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/C
                         clock pessimism              1.139    22.485    
                         clock uncertainty           -0.074    22.411    
    SLICE_X101Y54        FDRE (Setup_fdre_C_D)        0.230    22.641    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]
  -------------------------------------------------------------------
                         required time                         22.641    
                         arrival time                         -16.843    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.657ns  (logic 2.338ns (63.927%)  route 1.319ns (36.073%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.530ns = ( 21.530 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.734    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.848    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.182 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.182    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_6
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.598    21.530    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
                         clock pessimism              1.311    22.841    
                         clock uncertainty           -0.074    22.766    
    SLICE_X101Y56        FDRE (Setup_fdre_C_D)        0.230    22.996    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]
  -------------------------------------------------------------------
                         required time                         22.996    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.522ns  (logic 2.203ns (62.544%)  route 1.319ns (37.456%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.513ns = ( 21.513 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.196ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.734    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.047 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.047    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_4
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    21.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
                         clock pessimism              1.196    22.709    
                         clock uncertainty           -0.074    22.635    
    SLICE_X101Y55        FDRE (Setup_fdre_C_D)        0.230    22.865    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]
  -------------------------------------------------------------------
                         required time                         22.865    
                         arrival time                         -17.047    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.636ns  (logic 2.317ns (63.718%)  route 1.319ns (36.282%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.530ns = ( 21.530 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.734    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.848    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.161 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.161    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_4
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.598    21.530    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/C
                         clock pessimism              1.311    22.841    
                         clock uncertainty           -0.074    22.766    
    SLICE_X101Y56        FDRE (Setup_fdre_C_D)        0.230    22.996    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]
  -------------------------------------------------------------------
                         required time                         22.996    
                         arrival time                         -17.161    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.448ns  (logic 2.129ns (61.740%)  route 1.319ns (38.260%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.513ns = ( 21.513 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.196ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.734    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.973 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.973    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_5
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    21.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]/C
                         clock pessimism              1.196    22.709    
                         clock uncertainty           -0.074    22.635    
    SLICE_X101Y55        FDRE (Setup_fdre_C_D)        0.230    22.865    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]
  -------------------------------------------------------------------
                         required time                         22.865    
                         arrival time                         -16.973    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.432ns  (logic 2.113ns (61.562%)  route 1.319ns (38.438%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.513ns = ( 21.513 - 13.000 ) 
    Source Clock Delay      (SCD):    10.525ns = ( 13.525 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.196ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.454    13.525    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.189 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.319    15.508    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.632 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.632    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.164 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.164    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.278    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.392 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.392    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.506 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.506    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.734    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.957 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.957    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_7
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    21.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/C
                         clock pessimism              1.196    22.709    
                         clock uncertainty           -0.074    22.635    
    SLICE_X101Y55        FDRE (Setup_fdre_C_D)        0.230    22.865    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]
  -------------------------------------------------------------------
                         required time                         22.865    
                         arrival time                         -16.957    
  -------------------------------------------------------------------
                         slack                                  5.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.816%)  route 0.120ns (22.184%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 7.592 - 3.000 ) 
    Source Clock Delay      (SCD):    3.665ns = ( 6.665 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.757ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.913     3.913    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.045     3.958 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.082     4.040    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.045     4.085 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.256     4.341    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.386 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.511    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.556 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.605    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.650 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     4.844    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.889 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     5.318    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.045     5.363 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.636    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.045     5.681 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.984     6.665    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.208     6.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/Q
                         net (fo=2, routed)           0.120     6.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     7.153 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.207 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.207    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_7
    SLICE_X87Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.238     4.238    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.056     4.294 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.100     4.394    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.056     4.450 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.298     4.748    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.804 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.955    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.011 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.069    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.125 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229     5.354    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.410 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.487     5.897    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.056     5.953 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.287    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.056     6.343 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.249     7.592    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/C
                         clock pessimism             -0.757     6.835    
    SLICE_X87Y54         FDRE (Hold_fdre_C_D)         0.189     7.024    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]
  -------------------------------------------------------------------
                         required time                         -7.024    
                         arrival time                           7.207    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.257%)  route 0.120ns (21.743%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 7.592 - 3.000 ) 
    Source Clock Delay      (SCD):    3.665ns = ( 6.665 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.757ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.913     3.913    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.045     3.958 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.082     4.040    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.045     4.085 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.256     4.341    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.386 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.511    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.556 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.605    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.650 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     4.844    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.889 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     5.318    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.045     5.363 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.636    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.045     5.681 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.984     6.665    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.208     6.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/Q
                         net (fo=2, routed)           0.120     6.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     7.153 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     7.218 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.218    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_5
    SLICE_X87Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.238     4.238    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.056     4.294 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.100     4.394    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.056     4.450 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.298     4.748    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.804 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.955    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.011 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.069    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.125 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229     5.354    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.410 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.487     5.897    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.056     5.953 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.287    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.056     6.343 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.249     7.592    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
                         clock pessimism             -0.757     6.835    
    SLICE_X87Y54         FDRE (Hold_fdre_C_D)         0.189     7.024    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]
  -------------------------------------------------------------------
                         required time                         -7.024    
                         arrival time                           7.218    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.649ns  (logic 0.438ns (67.482%)  route 0.211ns (32.518%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 7.546 - 3.000 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 6.548 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.913     3.913    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.958 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.225     4.183    design_1_i/HCI_5/inst/mux_out[3]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.045     4.228 f  design_1_i/HCI_5/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.159     4.387    design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     4.432 r  design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     4.605    design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     4.650 f  design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.836    design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.881 r  design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.006    design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.045     5.051 f  design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.100    design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.045     5.145 r  design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.440    design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y141        LUT5 (Prop_lut5_I0_O)        0.044     5.484 r  design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.064     6.548    design_1_i/HCI_5/inst/frequency_counter_instance/out[3]
    SLICE_X90Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y52         FDRE (Prop_fdre_C_Q)         0.231     6.779 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/Q
                         net (fo=2, routed)           0.211     6.990    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]
    SLICE_X90Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     7.144 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1_n_0
    SLICE_X90Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     7.197 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.197    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1_n_7
    SLICE_X90Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.238     4.238    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.294 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.277     4.571    design_1_i/HCI_5/inst/mux_out[3]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.056     4.627 f  design_1_i/HCI_5/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.187     4.814    design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.870 r  design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     5.072    design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.128 f  design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.351    design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.407 r  design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.558    design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.614 f  design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.672    design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.728 r  design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     6.091    design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y141        LUT5 (Prop_lut5_I0_O)        0.055     6.146 r  design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.400     7.546    design_1_i/HCI_5/inst/frequency_counter_instance/out[3]
    SLICE_X90Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/C
                         clock pessimism             -0.768     6.778    
    SLICE_X90Y53         FDRE (Hold_fdre_C_D)         0.218     6.996    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]
  -------------------------------------------------------------------
                         required time                         -6.996    
                         arrival time                           7.197    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.662ns  (logic 0.451ns (68.121%)  route 0.211ns (31.879%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 7.546 - 3.000 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 6.548 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.913     3.913    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.958 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.225     4.183    design_1_i/HCI_5/inst/mux_out[3]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.045     4.228 f  design_1_i/HCI_5/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.159     4.387    design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     4.432 r  design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     4.605    design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     4.650 f  design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.836    design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.881 r  design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.006    design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.045     5.051 f  design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.100    design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.045     5.145 r  design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.440    design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y141        LUT5 (Prop_lut5_I0_O)        0.044     5.484 r  design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.064     6.548    design_1_i/HCI_5/inst/frequency_counter_instance/out[3]
    SLICE_X90Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y52         FDRE (Prop_fdre_C_Q)         0.231     6.779 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/Q
                         net (fo=2, routed)           0.211     6.990    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]
    SLICE_X90Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     7.144 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1_n_0
    SLICE_X90Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     7.210 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.210    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1_n_5
    SLICE_X90Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.238     4.238    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.294 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.277     4.571    design_1_i/HCI_5/inst/mux_out[3]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.056     4.627 f  design_1_i/HCI_5/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.187     4.814    design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.870 r  design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     5.072    design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.128 f  design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.351    design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.407 r  design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.558    design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.614 f  design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.672    design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.728 r  design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     6.091    design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y141        LUT5 (Prop_lut5_I0_O)        0.055     6.146 r  design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.400     7.546    design_1_i/HCI_5/inst/frequency_counter_instance/out[3]
    SLICE_X90Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]/C
                         clock pessimism             -0.768     6.778    
    SLICE_X90Y53         FDRE (Hold_fdre_C_D)         0.218     6.996    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]
  -------------------------------------------------------------------
                         required time                         -6.996    
                         arrival time                           7.210    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.645ns  (logic 0.438ns (67.906%)  route 0.207ns (32.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 7.458 - 3.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 6.493 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.197     4.387    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.500 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.624    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.669 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.718    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.763 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.933    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.978 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.143    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.188 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.462    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.507 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.986     6.493    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.231     6.724 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/Q
                         net (fo=2, routed)           0.206     6.930    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]
    SLICE_X92Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     7.084 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.085    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     7.138 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.138    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_7
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.232     4.808    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.949 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.099    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.155 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.213    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.269 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.468    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.524 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.718    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.774 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.109    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.165 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.293     7.458    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
                         clock pessimism             -0.755     6.703    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.218     6.921    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]
  -------------------------------------------------------------------
                         required time                         -6.921    
                         arrival time                           7.138    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.578ns  (logic 0.458ns (79.197%)  route 0.120ns (20.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 7.592 - 3.000 ) 
    Source Clock Delay      (SCD):    3.665ns = ( 6.665 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.757ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.913     3.913    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.045     3.958 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.082     4.040    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.045     4.085 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.256     4.341    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.386 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.511    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.556 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.605    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.650 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     4.844    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.889 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     5.318    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.045     5.363 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.636    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.045     5.681 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.984     6.665    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.208     6.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/Q
                         net (fo=2, routed)           0.120     6.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     7.153 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     7.243 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.243    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_6
    SLICE_X87Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.238     4.238    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.056     4.294 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.100     4.394    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.056     4.450 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.298     4.748    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.804 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.955    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.011 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.069    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.125 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229     5.354    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.410 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.487     5.897    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.056     5.953 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.287    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.056     6.343 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.249     7.592    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/C
                         clock pessimism             -0.757     6.835    
    SLICE_X87Y54         FDRE (Hold_fdre_C_D)         0.189     7.024    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]
  -------------------------------------------------------------------
                         required time                         -7.024    
                         arrival time                           7.243    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.578ns  (logic 0.458ns (79.197%)  route 0.120ns (20.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 7.592 - 3.000 ) 
    Source Clock Delay      (SCD):    3.665ns = ( 6.665 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.757ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.913     3.913    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.045     3.958 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.082     4.040    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.045     4.085 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.256     4.341    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.386 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.511    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.556 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.605    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.650 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     4.844    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.889 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     5.318    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.045     5.363 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.636    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.045     5.681 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.984     6.665    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.208     6.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/Q
                         net (fo=2, routed)           0.120     6.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     7.153 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     7.243 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.243    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_4
    SLICE_X87Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.238     4.238    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.056     4.294 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.100     4.394    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.056     4.450 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.298     4.748    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.804 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.955    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.011 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.069    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.125 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229     5.354    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.410 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.487     5.897    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.056     5.953 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.287    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.056     6.343 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.249     7.592    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/C
                         clock pessimism             -0.757     6.835    
    SLICE_X87Y54         FDRE (Hold_fdre_C_D)         0.189     7.024    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]
  -------------------------------------------------------------------
                         required time                         -7.024    
                         arrival time                           7.243    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.556ns  (logic 0.422ns (75.946%)  route 0.134ns (24.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 7.613 - 3.000 ) 
    Source Clock Delay      (SCD):    3.651ns = ( 6.651 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.005     4.005    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y147        LUT6 (Prop_lut6_I0_O)        0.045     4.050 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.212     4.262    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.045     4.307 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.255     4.563    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.608 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.732    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.777 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.826    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.871 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.041    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.045     5.086 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     5.272    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     5.317 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.590    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.045     5.635 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.016     6.651    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X88Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.208     6.859 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[214]/Q
                         net (fo=2, routed)           0.134     6.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[214]
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     7.153 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[212]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.207 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.207    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]_i_1_n_7
    SLICE_X88Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.343     4.343    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y147        LUT6 (Prop_lut6_I0_O)        0.056     4.399 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.260     4.659    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.056     4.715 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.285     5.000    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.056     5.056 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.207    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.056     5.263 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.321    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.056     5.377 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.576    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.056     5.632 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.855    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.056     5.911 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.245    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.056     6.301 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.312     7.613    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X88Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]/C
                         clock pessimism             -0.822     6.791    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.189     6.980    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]
  -------------------------------------------------------------------
                         required time                         -6.980    
                         arrival time                           7.207    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.581ns  (logic 0.461ns (79.304%)  route 0.120ns (20.696%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 7.587 - 3.000 ) 
    Source Clock Delay      (SCD):    3.665ns = ( 6.665 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.757ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.913     3.913    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.045     3.958 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.082     4.040    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.045     4.085 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.256     4.341    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.386 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.511    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.556 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.605    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.650 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     4.844    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.889 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     5.318    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.045     5.363 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.636    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.045     5.681 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.984     6.665    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.208     6.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]/Q
                         net (fo=2, routed)           0.120     6.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147]
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     7.153 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     7.192 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.246 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.246    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_7
    SLICE_X87Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.238     4.238    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y147        LUT6 (Prop_lut6_I0_O)        0.056     4.294 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.100     4.394    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X93Y147        LUT1 (Prop_lut1_I0_O)        0.056     4.450 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.298     4.748    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.804 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.955    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.011 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.069    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.125 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229     5.354    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.410 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.487     5.897    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.056     5.953 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.287    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.056     6.343 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.244     7.587    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X87Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/C
                         clock pessimism             -0.757     6.830    
    SLICE_X87Y55         FDRE (Hold_fdre_C_D)         0.189     7.019    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]
  -------------------------------------------------------------------
                         required time                         -7.019    
                         arrival time                           7.246    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.658ns  (logic 0.451ns (68.540%)  route 0.207ns (31.460%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 7.458 - 3.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 6.493 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.197     4.387    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.500 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.624    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.669 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.718    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.763 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.933    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.978 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.143    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.188 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.462    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.507 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.986     6.493    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.231     6.724 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/Q
                         net (fo=2, routed)           0.206     6.930    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]
    SLICE_X92Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     7.084 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.085    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     7.151 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.151    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_5
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.232     4.808    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.949 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.099    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.155 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.213    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.269 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.468    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.524 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.718    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.774 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.109    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.165 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.293     7.458    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                         clock pessimism             -0.755     6.703    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.218     6.921    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
  -------------------------------------------------------------------
                         required time                         -6.921    
                         arrival time                           7.151    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y25   design_1_i/clk_wiz_100MHz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X91Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X91Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X91Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X91Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X91Y50     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X91Y50     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X91Y50     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X91Y50     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y54     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y54     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y54     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[54]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y54     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y55     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y55     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X91Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X91Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X91Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X91Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X92Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X92Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X92Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X92Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X92Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X92Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[81]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk80_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk80_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        4.086ns  (logic 2.408ns (58.939%)  route 1.678ns (41.061%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.773ns = ( 25.773 - 17.000 ) 
    Source Clock Delay      (SCD):    10.600ns = ( 17.600 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.759    12.180    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.304 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.674    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.798 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.957    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.081 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.960    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    14.109 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.491    17.600    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.326 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    20.003    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.660 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.660    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.894 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.011 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.128 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.128    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.245    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.362 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.363    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.686 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.686    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_6
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.669    21.482    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.582 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.888    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.988 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.122    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.222 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.937    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    23.057 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.716    25.773    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/C
                         clock pessimism              1.052    26.825    
                         clock uncertainty           -0.074    26.750    
    SLICE_X104Y50        FDRE (Setup_fdre_C_D)        0.277    27.027    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]
  -------------------------------------------------------------------
                         required time                         27.027    
                         arrival time                         -21.686    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        4.078ns  (logic 2.400ns (58.858%)  route 1.678ns (41.142%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.773ns = ( 25.773 - 17.000 ) 
    Source Clock Delay      (SCD):    10.600ns = ( 17.600 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.759    12.180    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.304 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.674    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.798 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.957    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.081 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.960    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    14.109 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.491    17.600    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.326 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    20.003    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.660 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.660    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.894 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.011 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.128 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.128    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.245    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.362 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.363    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.678 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.678    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_4
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.669    21.482    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.582 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.888    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.988 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.122    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.222 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.937    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    23.057 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.716    25.773    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/C
                         clock pessimism              1.052    26.825    
                         clock uncertainty           -0.074    26.750    
    SLICE_X104Y50        FDRE (Setup_fdre_C_D)        0.277    27.027    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]
  -------------------------------------------------------------------
                         required time                         27.027    
                         arrival time                         -21.678    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        4.002ns  (logic 2.324ns (58.077%)  route 1.678ns (41.923%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.773ns = ( 25.773 - 17.000 ) 
    Source Clock Delay      (SCD):    10.600ns = ( 17.600 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.759    12.180    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.304 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.674    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.798 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.957    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.081 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.960    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    14.109 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.491    17.600    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.326 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    20.003    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.660 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.660    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.894 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.011 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.128 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.128    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.245    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.362 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.363    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.602 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.602    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_5
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.669    21.482    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.582 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.888    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.988 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.122    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.222 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.937    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    23.057 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.716    25.773    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]/C
                         clock pessimism              1.052    26.825    
                         clock uncertainty           -0.074    26.750    
    SLICE_X104Y50        FDRE (Setup_fdre_C_D)        0.277    27.027    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]
  -------------------------------------------------------------------
                         required time                         27.027    
                         arrival time                         -21.602    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.982ns  (logic 2.304ns (57.866%)  route 1.678ns (42.134%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.773ns = ( 25.773 - 17.000 ) 
    Source Clock Delay      (SCD):    10.600ns = ( 17.600 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.759    12.180    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.304 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.674    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.798 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.957    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.081 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.960    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    14.109 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.491    17.600    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.326 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    20.003    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.660 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.660    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.894 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.011 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.128 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.128    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.245    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.362 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.363    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.582 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.582    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_7
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.669    21.482    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.582 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.888    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.988 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.122    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.222 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.937    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    23.057 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.716    25.773    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/C
                         clock pessimism              1.052    26.825    
                         clock uncertainty           -0.074    26.750    
    SLICE_X104Y50        FDRE (Setup_fdre_C_D)        0.277    27.027    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]
  -------------------------------------------------------------------
                         required time                         27.027    
                         arrival time                         -21.582    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.968ns  (logic 2.291ns (57.738%)  route 1.677ns (42.262%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.824ns = ( 25.824 - 17.000 ) 
    Source Clock Delay      (SCD):    10.600ns = ( 17.600 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.759    12.180    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.304 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.674    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.798 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.957    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.081 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.960    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    14.109 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.491    17.600    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.326 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    20.003    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.660 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.660    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.894 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.011 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.128 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.128    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.245    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.568 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.568    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_6
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.669    21.482    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.582 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.888    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.988 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.122    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.222 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.937    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    23.057 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.767    25.824    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/C
                         clock pessimism              1.052    26.876    
                         clock uncertainty           -0.074    26.801    
    SLICE_X104Y49        FDRE (Setup_fdre_C_D)        0.277    27.078    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]
  -------------------------------------------------------------------
                         required time                         27.078    
                         arrival time                         -21.568    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.960ns  (logic 2.283ns (57.653%)  route 1.677ns (42.347%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.824ns = ( 25.824 - 17.000 ) 
    Source Clock Delay      (SCD):    10.600ns = ( 17.600 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.759    12.180    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.304 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.674    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.798 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.957    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.081 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.960    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    14.109 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.491    17.600    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.326 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    20.003    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.660 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.660    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.894 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.011 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.128 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.128    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.245    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.560 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.560    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_4
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.669    21.482    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.582 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.888    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.988 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.122    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.222 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.937    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    23.057 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.767    25.824    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]/C
                         clock pessimism              1.052    26.876    
                         clock uncertainty           -0.074    26.801    
    SLICE_X104Y49        FDRE (Setup_fdre_C_D)        0.277    27.078    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]
  -------------------------------------------------------------------
                         required time                         27.078    
                         arrival time                         -21.560    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.884ns  (logic 2.207ns (56.824%)  route 1.677ns (43.176%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.824ns = ( 25.824 - 17.000 ) 
    Source Clock Delay      (SCD):    10.600ns = ( 17.600 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.759    12.180    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.304 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.674    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.798 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.957    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.081 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.960    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    14.109 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.491    17.600    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.326 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    20.003    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.660 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.660    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.894 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.011 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.128 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.128    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.245    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.484 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.484    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_5
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.669    21.482    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.582 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.888    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.988 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.122    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.222 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.937    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    23.057 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.767    25.824    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/C
                         clock pessimism              1.052    26.876    
                         clock uncertainty           -0.074    26.801    
    SLICE_X104Y49        FDRE (Setup_fdre_C_D)        0.277    27.078    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]
  -------------------------------------------------------------------
                         required time                         27.078    
                         arrival time                         -21.484    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        4.159ns  (logic 2.338ns (56.219%)  route 1.821ns (43.781%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 25.755 - 17.000 ) 
    Source Clock Delay      (SCD):    10.703ns = ( 17.703 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.547ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.674     9.674    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.798 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    10.292    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.416 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.724    11.140    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.264 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.851    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.975 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.420    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.544 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.915    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.039 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.197    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.321 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.200    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.149    14.349 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.354    17.703    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.664    18.367 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.820    20.187    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X106Y43        LUT1 (Prop_lut1_I0_O)        0.124    20.311 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    20.311    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.843 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.957 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.957    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.185    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.299 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.299    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.413 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.413    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.527 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.528    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.862 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.862    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.346    19.346    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.446 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.403    19.850    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    19.950 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.627    20.577    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    20.677 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    21.171    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    21.271 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.645    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.745 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.051    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.151 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.285    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.385 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.100    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    23.220 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.535    25.755    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.547    27.302    
                         clock uncertainty           -0.074    27.228    
    SLICE_X106Y50        FDRE (Setup_fdre_C_D)        0.230    27.458    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                         27.458    
                         arrival time                         -21.862    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.864ns  (logic 2.187ns (56.601%)  route 1.677ns (43.399%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.824ns = ( 25.824 - 17.000 ) 
    Source Clock Delay      (SCD):    10.600ns = ( 17.600 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.052ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.759    12.180    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.304 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.674    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.798 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.957    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.081 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.960    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    14.109 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.491    17.600    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.326 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    20.003    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.660 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.660    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.894 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.011 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.128 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.128    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.245    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.464 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.464    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_7
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.669    21.482    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.582 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.888    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.988 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.122    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.222 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.937    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    23.057 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.767    25.824    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/C
                         clock pessimism              1.052    26.876    
                         clock uncertainty           -0.074    26.801    
    SLICE_X104Y49        FDRE (Setup_fdre_C_D)        0.277    27.078    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]
  -------------------------------------------------------------------
                         required time                         27.078    
                         arrival time                         -21.464    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        4.138ns  (logic 2.317ns (55.997%)  route 1.821ns (44.003%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 25.755 - 17.000 ) 
    Source Clock Delay      (SCD):    10.703ns = ( 17.703 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.547ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.674     9.674    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.798 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    10.292    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.416 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.724    11.140    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.264 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.851    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.975 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.420    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.544 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.915    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.039 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.197    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.321 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.200    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.149    14.349 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.354    17.703    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.664    18.367 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.820    20.187    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X106Y43        LUT1 (Prop_lut1_I0_O)        0.124    20.311 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    20.311    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.843 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.957 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.957    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.185    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.299 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.299    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.413 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.413    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.527 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.528    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.841 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.841    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.346    19.346    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.446 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.403    19.850    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    19.950 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.627    20.577    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    20.677 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    21.171    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    21.271 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.645    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.745 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.051    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.151 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.285    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.385 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.100    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    23.220 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.535    25.755    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.547    27.302    
                         clock uncertainty           -0.074    27.228    
    SLICE_X106Y50        FDRE (Setup_fdre_C_D)        0.230    27.458    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                         27.458    
                         arrival time                         -21.841    
  -------------------------------------------------------------------
                         slack                                  5.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.636ns  (logic 0.462ns (72.600%)  route 0.174ns (27.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 11.929 - 7.000 ) 
    Source Clock Delay      (SCD):    3.868ns = ( 10.868 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.938     7.938    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.045     7.983 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     8.202    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.045     8.247 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.342     8.590    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.635 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.767    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.812 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.870    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.915 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     9.119    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     9.164 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     9.334    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.045     9.379 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.686    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.045     9.731 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.136    10.868    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X103Y48        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDRE (Prop_fdre_C_Q)         0.208    11.076 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/Q
                         net (fo=2, routed)           0.174    11.250    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    11.450 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    11.504 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.504    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_7
    SLICE_X103Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.263     8.263    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.056     8.319 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.270     8.589    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.056     8.645 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.381     9.027    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.083 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     9.241    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.297 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.364    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.420 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.658    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.714 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     9.914    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.970 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    10.344    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.056    10.400 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    11.929    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X103Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/C
                         clock pessimism             -0.766    11.163    
    SLICE_X103Y49        FDRE (Hold_fdre_C_D)         0.189    11.352    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]
  -------------------------------------------------------------------
                         required time                        -11.352    
                         arrival time                          11.504    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.647ns  (logic 0.473ns (73.066%)  route 0.174ns (26.934%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 11.929 - 7.000 ) 
    Source Clock Delay      (SCD):    3.868ns = ( 10.868 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.938     7.938    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.045     7.983 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     8.202    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.045     8.247 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.342     8.590    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.635 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.767    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.812 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.870    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.915 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     9.119    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     9.164 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     9.334    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.045     9.379 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.686    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.045     9.731 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.136    10.868    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X103Y48        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDRE (Prop_fdre_C_Q)         0.208    11.076 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/Q
                         net (fo=2, routed)           0.174    11.250    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    11.450 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    11.515 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.515    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_5
    SLICE_X103Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.263     8.263    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.056     8.319 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.270     8.589    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.056     8.645 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.381     9.027    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.083 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     9.241    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.297 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.364    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.420 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.658    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.714 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     9.914    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.970 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    10.344    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.056    10.400 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    11.929    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X103Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]/C
                         clock pessimism             -0.766    11.163    
    SLICE_X103Y49        FDRE (Hold_fdre_C_D)         0.189    11.352    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]
  -------------------------------------------------------------------
                         required time                        -11.352    
                         arrival time                          11.515    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.672ns  (logic 0.498ns (74.067%)  route 0.174ns (25.933%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 11.929 - 7.000 ) 
    Source Clock Delay      (SCD):    3.868ns = ( 10.868 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.938     7.938    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.045     7.983 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     8.202    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.045     8.247 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.342     8.590    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.635 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.767    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.812 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.870    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.915 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     9.119    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     9.164 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     9.334    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.045     9.379 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.686    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.045     9.731 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.136    10.868    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X103Y48        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDRE (Prop_fdre_C_Q)         0.208    11.076 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/Q
                         net (fo=2, routed)           0.174    11.250    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    11.450 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    11.540 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.540    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_6
    SLICE_X103Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.263     8.263    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.056     8.319 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.270     8.589    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.056     8.645 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.381     9.027    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.083 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     9.241    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.297 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.364    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.420 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.658    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.714 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     9.914    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.970 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    10.344    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.056    10.400 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    11.929    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X103Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/C
                         clock pessimism             -0.766    11.163    
    SLICE_X103Y49        FDRE (Hold_fdre_C_D)         0.189    11.352    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]
  -------------------------------------------------------------------
                         required time                        -11.352    
                         arrival time                          11.540    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.672ns  (logic 0.498ns (74.067%)  route 0.174ns (25.933%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 11.929 - 7.000 ) 
    Source Clock Delay      (SCD):    3.868ns = ( 10.868 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.938     7.938    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.045     7.983 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.219     8.202    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.045     8.247 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.342     8.590    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.635 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.767    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.812 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.870    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.915 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     9.119    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     9.164 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     9.334    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.045     9.379 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.686    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.045     9.731 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.136    10.868    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X103Y48        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDRE (Prop_fdre_C_Q)         0.208    11.076 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/Q
                         net (fo=2, routed)           0.174    11.250    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    11.450 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    11.540 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.540    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_4
    SLICE_X103Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.263     8.263    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.056     8.319 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.270     8.589    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.056     8.645 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.381     9.027    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.083 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     9.241    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.297 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.364    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.420 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.658    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.714 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     9.914    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.970 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    10.344    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.056    10.400 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    11.929    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X103Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/C
                         clock pessimism             -0.766    11.163    
    SLICE_X103Y49        FDRE (Hold_fdre_C_D)         0.189    11.352    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]
  -------------------------------------------------------------------
                         required time                        -11.352    
                         arrival time                          11.540    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.642ns  (logic 0.438ns (68.218%)  route 0.204ns (31.782%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 11.369 - 7.000 ) 
    Source Clock Delay      (SCD):    3.446ns = ( 10.446 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.152    10.446    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.677 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.881    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.035 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    11.088 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.088    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_7
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.462    11.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]/C
                         clock pessimism             -0.710    10.659    
    SLICE_X96Y54         FDRE (Hold_fdre_C_D)         0.218    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]
  -------------------------------------------------------------------
                         required time                        -10.877    
                         arrival time                          11.088    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.655ns  (logic 0.451ns (68.849%)  route 0.204ns (31.151%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 11.369 - 7.000 ) 
    Source Clock Delay      (SCD):    3.446ns = ( 10.446 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.152    10.446    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.677 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.881    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.035 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    11.101 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.101    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_5
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.462    11.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
                         clock pessimism             -0.710    10.659    
    SLICE_X96Y54         FDRE (Hold_fdre_C_D)         0.218    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]
  -------------------------------------------------------------------
                         required time                        -10.877    
                         arrival time                          11.101    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.647ns  (logic 0.438ns (67.738%)  route 0.209ns (32.262%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 11.377 - 7.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 10.472 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.178    10.472    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.231    10.703 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/Q
                         net (fo=2, routed)           0.209    10.911    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.065 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.065    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    11.118 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.118    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_7
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.470    11.377    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/C
                         clock pessimism             -0.710    10.667    
    SLICE_X96Y51         FDRE (Hold_fdre_C_D)         0.218    10.885    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]
  -------------------------------------------------------------------
                         required time                        -10.885    
                         arrival time                          11.118    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.660ns  (logic 0.451ns (68.374%)  route 0.209ns (31.626%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 11.377 - 7.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 10.472 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.178    10.472    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.231    10.703 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/Q
                         net (fo=2, routed)           0.209    10.911    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.065 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.065    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    11.131 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.131    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_5
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.470    11.377    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/C
                         clock pessimism             -0.710    10.667    
    SLICE_X96Y51         FDRE (Hold_fdre_C_D)         0.218    10.885    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]
  -------------------------------------------------------------------
                         required time                        -10.885    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[469]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.678ns  (logic 0.474ns (69.905%)  route 0.204ns (30.095%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 11.369 - 7.000 ) 
    Source Clock Delay      (SCD):    3.446ns = ( 10.446 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.152    10.446    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.677 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.881    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.035 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    11.124 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.124    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_6
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.462    11.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[469]/C
                         clock pessimism             -0.710    10.659    
    SLICE_X96Y54         FDRE (Hold_fdre_C_D)         0.218    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[469]
  -------------------------------------------------------------------
                         required time                        -10.877    
                         arrival time                          11.124    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[471]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.680ns  (logic 0.476ns (69.994%)  route 0.204ns (30.006%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 11.369 - 7.000 ) 
    Source Clock Delay      (SCD):    3.446ns = ( 10.446 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.152    10.446    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.677 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.881    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.035 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    11.126 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.126    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_4
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[471]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.462    11.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[471]/C
                         clock pessimism             -0.710    10.659    
    SLICE_X96Y54         FDRE (Hold_fdre_C_D)         0.218    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[471]
  -------------------------------------------------------------------
                         required time                        -10.877    
                         arrival time                          11.126    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk80_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 7.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y24   design_1_i/clk_wiz_100MHz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y48    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[497]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y48    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[498]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y48    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[499]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y49    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y49    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y49    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[502]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y49    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[503]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y50    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[434]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X103Y45    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X103Y45    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X103Y47    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X103Y47    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X103Y47    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X103Y47    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X96Y53     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X96Y53     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[465]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X96Y53     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X96Y53     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X102Y43    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X102Y43    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk90_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk90_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.830ns  (logic 2.388ns (62.350%)  route 1.442ns (37.650%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.677ns = ( 27.677 - 19.000 ) 
    Source Clock Delay      (SCD):    10.666ns = ( 19.666 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.271    19.666    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.392 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.442    21.834    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    21.958    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.471 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.471    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.588 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.588    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.705 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.705    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.822 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.822    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.939 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.939    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.056 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.056    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.173 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.173    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.496 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.496    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.418    27.677    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.381    29.057    
                         clock uncertainty           -0.074    28.983    
    SLICE_X94Y43         FDRE (Setup_fdre_C_D)        0.277    29.260    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                         29.260    
                         arrival time                         -23.496    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.822ns  (logic 2.380ns (62.271%)  route 1.442ns (37.729%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.677ns = ( 27.677 - 19.000 ) 
    Source Clock Delay      (SCD):    10.666ns = ( 19.666 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.271    19.666    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.392 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.442    21.834    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    21.958    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.471 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.471    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.588 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.588    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.705 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.705    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.822 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.822    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.939 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.939    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.056 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.056    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.173 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.173    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.488 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.488    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.418    27.677    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.381    29.057    
                         clock uncertainty           -0.074    28.983    
    SLICE_X94Y43         FDRE (Setup_fdre_C_D)        0.277    29.260    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                         29.260    
                         arrival time                         -23.488    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.746ns  (logic 2.304ns (61.506%)  route 1.442ns (38.494%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.677ns = ( 27.677 - 19.000 ) 
    Source Clock Delay      (SCD):    10.666ns = ( 19.666 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.271    19.666    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.392 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.442    21.834    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    21.958    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.471 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.471    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.588 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.588    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.705 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.705    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.822 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.822    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.939 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.939    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.056 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.056    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.173 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.173    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.412 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.412    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.418    27.677    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism              1.381    29.057    
                         clock uncertainty           -0.074    28.983    
    SLICE_X94Y43         FDRE (Setup_fdre_C_D)        0.277    29.260    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                         29.260    
                         arrival time                         -23.412    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.726ns  (logic 2.284ns (61.299%)  route 1.442ns (38.701%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.677ns = ( 27.677 - 19.000 ) 
    Source Clock Delay      (SCD):    10.666ns = ( 19.666 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.271    19.666    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.392 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.442    21.834    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    21.958    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.471 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.471    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.588 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.588    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.705 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.705    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.822 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.822    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.939 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.939    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.056 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.056    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.173 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.173    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.392 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.392    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_7
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.418    27.677    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/C
                         clock pessimism              1.381    29.057    
                         clock uncertainty           -0.074    28.983    
    SLICE_X94Y43         FDRE (Setup_fdre_C_D)        0.277    29.260    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]
  -------------------------------------------------------------------
                         required time                         29.260    
                         arrival time                         -23.392    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.690ns  (logic 2.204ns (59.727%)  route 1.486ns (40.273%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.960ns = ( 27.960 - 19.000 ) 
    Source Clock Delay      (SCD):    10.715ns = ( 19.715 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.184ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.560    11.560    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.684 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.474    12.157    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.117    12.274 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.665    12.939    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.332    13.271 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.642    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.766 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.924    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.048 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    14.823    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.947 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    15.438    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.562 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.997    16.559    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.152    16.711 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.005    19.715    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y31         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.664    20.379 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]/Q
                         net (fo=2, routed)           1.486    21.866    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]
    SLICE_X91Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    22.388 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.388    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1_n_0
    SLICE_X91Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.502 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.502    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1_n_0
    SLICE_X91Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.616    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.730    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X91Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.844    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.958    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.072    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.406    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_6
    SLICE_X91Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.237    21.237    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.337 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.388    21.724    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.094    21.818 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.567    22.385    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.268    22.653 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.959    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.100    23.059 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    23.193    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.100    23.293 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.975    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.100    24.075 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    24.487    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    24.587 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.818    25.405    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.122    25.527 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.433    27.960    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/C
                         clock pessimism              1.184    29.143    
                         clock uncertainty           -0.074    29.069    
    SLICE_X91Y38         FDRE (Setup_fdre_C_D)        0.230    29.299    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]
  -------------------------------------------------------------------
                         required time                         29.299    
                         arrival time                         -23.406    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.669ns  (logic 2.183ns (59.497%)  route 1.486ns (40.504%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.960ns = ( 27.960 - 19.000 ) 
    Source Clock Delay      (SCD):    10.715ns = ( 19.715 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.184ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.560    11.560    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.684 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.474    12.157    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.117    12.274 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.665    12.939    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.332    13.271 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.642    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.766 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.924    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.048 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    14.823    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.947 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    15.438    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.562 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.997    16.559    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.152    16.711 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.005    19.715    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y31         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.664    20.379 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]/Q
                         net (fo=2, routed)           1.486    21.866    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]
    SLICE_X91Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    22.388 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.388    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1_n_0
    SLICE_X91Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.502 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.502    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1_n_0
    SLICE_X91Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.616    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.730    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X91Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.844    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.958    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.072    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.385 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.385    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_4
    SLICE_X91Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.237    21.237    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.337 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.388    21.724    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.094    21.818 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.567    22.385    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.268    22.653 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.959    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.100    23.059 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    23.193    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.100    23.293 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.975    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.100    24.075 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    24.487    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    24.587 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.818    25.405    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.122    25.527 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.433    27.960    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/C
                         clock pessimism              1.184    29.143    
                         clock uncertainty           -0.074    29.069    
    SLICE_X91Y38         FDRE (Setup_fdre_C_D)        0.230    29.299    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]
  -------------------------------------------------------------------
                         required time                         29.299    
                         arrival time                         -23.385    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.641ns  (logic 2.255ns (61.928%)  route 1.386ns (38.072%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.413ns = ( 27.413 - 19.000 ) 
    Source Clock Delay      (SCD):    10.405ns = ( 19.405 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.405ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.749    11.749    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.873 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.503    12.375    design_1_i/HCI_4/inst/mux_out[17]
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.124    12.499 f  design_1_i/HCI_4/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.448    12.948    design_1_i/HCI_4/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.072 r  design_1_i/HCI_4/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.665    design_1_i/HCI_4/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.789 f  design_1_i/HCI_4/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.281    design_1_i/HCI_4/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.405 r  design_1_i/HCI_4/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.776    design_1_i/HCI_4/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.900 f  design_1_i/HCI_4/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.058    design_1_i/HCI_4/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.182 r  design_1_i/HCI_4/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.061    design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y128        LUT5 (Prop_lut5_I0_O)        0.149    16.210 r  design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.195    19.405    design_1_i/HCI_4/inst/frequency_counter_instance/out[17]
    SLICE_X90Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y36         FDRE (Prop_fdre_C_Q)         0.726    20.131 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]/Q
                         net (fo=2, routed)           1.386    21.517    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]
    SLICE_X90Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    22.021 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.138 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.138    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.255 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.255    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.372 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.372    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.489 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.489    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.606 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.606    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.723 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.723    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.046 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.046    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_6
    SLICE_X90Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.398    21.398    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y127        LUT6 (Prop_lut6_I0_O)        0.100    21.498 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.373    21.870    design_1_i/HCI_4/inst/mux_out[17]
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.100    21.970 f  design_1_i/HCI_4/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.377    22.348    design_1_i/HCI_4/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.100    22.448 r  design_1_i/HCI_4/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    22.950    design_1_i/HCI_4/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.100    23.050 f  design_1_i/HCI_4/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.463    design_1_i/HCI_4/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.100    23.563 r  design_1_i/HCI_4/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    23.869    design_1_i/HCI_4/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.100    23.969 f  design_1_i/HCI_4/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.103    design_1_i/HCI_4/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.100    24.203 r  design_1_i/HCI_4/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    24.918    design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y128        LUT5 (Prop_lut5_I0_O)        0.120    25.038 r  design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.375    27.413    design_1_i/HCI_4/inst/frequency_counter_instance/out[17]
    SLICE_X90Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/C
                         clock pessimism              1.405    28.818    
                         clock uncertainty           -0.074    28.744    
    SLICE_X90Y43         FDRE (Setup_fdre_C_D)        0.277    29.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]
  -------------------------------------------------------------------
                         required time                         29.021    
                         arrival time                         -23.046    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.633ns  (logic 2.247ns (61.845%)  route 1.386ns (38.155%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.413ns = ( 27.413 - 19.000 ) 
    Source Clock Delay      (SCD):    10.405ns = ( 19.405 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.405ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.749    11.749    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.873 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.503    12.375    design_1_i/HCI_4/inst/mux_out[17]
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.124    12.499 f  design_1_i/HCI_4/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.448    12.948    design_1_i/HCI_4/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.072 r  design_1_i/HCI_4/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.665    design_1_i/HCI_4/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.789 f  design_1_i/HCI_4/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.281    design_1_i/HCI_4/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.405 r  design_1_i/HCI_4/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.776    design_1_i/HCI_4/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.900 f  design_1_i/HCI_4/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.058    design_1_i/HCI_4/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.182 r  design_1_i/HCI_4/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.061    design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y128        LUT5 (Prop_lut5_I0_O)        0.149    16.210 r  design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.195    19.405    design_1_i/HCI_4/inst/frequency_counter_instance/out[17]
    SLICE_X90Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y36         FDRE (Prop_fdre_C_Q)         0.726    20.131 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]/Q
                         net (fo=2, routed)           1.386    21.517    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]
    SLICE_X90Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    22.021 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.138 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.138    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.255 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.255    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.372 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.372    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.489 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.489    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.606 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.606    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.723 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.723    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.038 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.038    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_4
    SLICE_X90Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.398    21.398    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y127        LUT6 (Prop_lut6_I0_O)        0.100    21.498 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.373    21.870    design_1_i/HCI_4/inst/mux_out[17]
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.100    21.970 f  design_1_i/HCI_4/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.377    22.348    design_1_i/HCI_4/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.100    22.448 r  design_1_i/HCI_4/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    22.950    design_1_i/HCI_4/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.100    23.050 f  design_1_i/HCI_4/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.463    design_1_i/HCI_4/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.100    23.563 r  design_1_i/HCI_4/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    23.869    design_1_i/HCI_4/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.100    23.969 f  design_1_i/HCI_4/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.103    design_1_i/HCI_4/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.100    24.203 r  design_1_i/HCI_4/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    24.918    design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y128        LUT5 (Prop_lut5_I0_O)        0.120    25.038 r  design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.375    27.413    design_1_i/HCI_4/inst/frequency_counter_instance/out[17]
    SLICE_X90Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/C
                         clock pessimism              1.405    28.818    
                         clock uncertainty           -0.074    28.744    
    SLICE_X90Y43         FDRE (Setup_fdre_C_D)        0.277    29.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]
  -------------------------------------------------------------------
                         required time                         29.021    
                         arrival time                         -23.038    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.595ns  (logic 2.109ns (58.663%)  route 1.486ns (41.337%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.960ns = ( 27.960 - 19.000 ) 
    Source Clock Delay      (SCD):    10.715ns = ( 19.715 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.184ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.560    11.560    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.684 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.474    12.157    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.117    12.274 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.665    12.939    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.332    13.271 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.642    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.766 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.924    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.048 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    14.823    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.947 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    15.438    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.562 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.997    16.559    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.152    16.711 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.005    19.715    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y31         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.664    20.379 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]/Q
                         net (fo=2, routed)           1.486    21.866    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578]
    SLICE_X91Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    22.388 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.388    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1_n_0
    SLICE_X91Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.502 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.502    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1_n_0
    SLICE_X91Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.616    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.730    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X91Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.844    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.958    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X91Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.072    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.311 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.311    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_5
    SLICE_X91Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.237    21.237    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.337 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.388    21.724    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.094    21.818 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.567    22.385    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.268    22.653 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.959    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.100    23.059 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    23.193    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.100    23.293 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.975    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.100    24.075 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    24.487    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    24.587 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.818    25.405    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.122    25.527 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.433    27.960    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/C
                         clock pessimism              1.184    29.143    
                         clock uncertainty           -0.074    29.069    
    SLICE_X91Y38         FDRE (Setup_fdre_C_D)        0.230    29.299    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]
  -------------------------------------------------------------------
                         required time                         29.299    
                         arrival time                         -23.311    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.713ns  (logic 2.271ns (61.164%)  route 1.442ns (38.836%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.794ns = ( 27.794 - 19.000 ) 
    Source Clock Delay      (SCD):    10.666ns = ( 19.666 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.271    19.666    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.392 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.442    21.834    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    21.958    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.471 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.471    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.588 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.588    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.705 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.705    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.822 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.822    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.939 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.939    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.056 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.056    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.379 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.379    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_6
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.536    27.794    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
                         clock pessimism              1.381    29.175    
                         clock uncertainty           -0.074    29.101    
    SLICE_X94Y42         FDRE (Setup_fdre_C_D)        0.277    29.378    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]
  -------------------------------------------------------------------
                         required time                         29.378    
                         arrival time                         -23.379    
  -------------------------------------------------------------------
                         slack                                  5.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.641ns  (logic 0.462ns (72.091%)  route 0.179ns (27.909%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 14.026 - 9.000 ) 
    Source Clock Delay      (SCD):    4.005ns = ( 13.005 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.180    13.005    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.208    13.213 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/Q
                         net (fo=2, routed)           0.179    13.392    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
    SLICE_X91Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.592 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.592    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.646 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.646    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_7
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    14.026    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]/C
                         clock pessimism             -0.672    13.354    
    SLICE_X91Y34         FDRE (Hold_fdre_C_D)         0.189    13.543    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]
  -------------------------------------------------------------------
                         required time                        -13.543    
                         arrival time                          13.646    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.652ns  (logic 0.473ns (72.562%)  route 0.179ns (27.438%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 14.026 - 9.000 ) 
    Source Clock Delay      (SCD):    4.005ns = ( 13.005 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.180    13.005    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.208    13.213 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/Q
                         net (fo=2, routed)           0.179    13.392    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
    SLICE_X91Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.592 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.592    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.657 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.657    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_5
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    14.026    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]/C
                         clock pessimism             -0.672    13.354    
    SLICE_X91Y34         FDRE (Hold_fdre_C_D)         0.189    13.543    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]
  -------------------------------------------------------------------
                         required time                        -13.543    
                         arrival time                          13.657    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.677ns  (logic 0.498ns (73.576%)  route 0.179ns (26.424%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 14.026 - 9.000 ) 
    Source Clock Delay      (SCD):    4.005ns = ( 13.005 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.180    13.005    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.208    13.213 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/Q
                         net (fo=2, routed)           0.179    13.392    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
    SLICE_X91Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.592 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.592    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    13.682 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.682    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_6
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    14.026    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589]/C
                         clock pessimism             -0.672    13.354    
    SLICE_X91Y34         FDRE (Hold_fdre_C_D)         0.189    13.543    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589]
  -------------------------------------------------------------------
                         required time                        -13.543    
                         arrival time                          13.682    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.677ns  (logic 0.498ns (73.576%)  route 0.179ns (26.424%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 14.026 - 9.000 ) 
    Source Clock Delay      (SCD):    4.005ns = ( 13.005 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.180    13.005    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.208    13.213 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/Q
                         net (fo=2, routed)           0.179    13.392    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
    SLICE_X91Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.592 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.592    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    13.682 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.682    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_4
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    14.026    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
                         clock pessimism             -0.672    13.354    
    SLICE_X91Y34         FDRE (Hold_fdre_C_D)         0.189    13.543    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]
  -------------------------------------------------------------------
                         required time                        -13.543    
                         arrival time                          13.682    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.625ns  (logic 0.422ns (67.486%)  route 0.203ns (32.514%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 13.722 - 9.000 ) 
    Source Clock Delay      (SCD):    3.783ns = ( 12.783 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.922     9.922    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.045     9.967 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.054    10.021    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.045    10.066 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.395    10.461    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.506 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    10.676    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.721 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.343    11.063    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.108 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    11.240    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.285 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.343    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.388 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    11.683    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.044    11.727 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.055    12.783    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y39         FDRE (Prop_fdre_C_Q)         0.208    12.991 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/Q
                         net (fo=2, routed)           0.203    13.194    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]
    SLICE_X85Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    13.354 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.354    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.408 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.408    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_7
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.246    10.246    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.056    10.302 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.064    10.366    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.056    10.422 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.440    10.862    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    10.918 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.116    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.172 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.397    11.569    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.625 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.783    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.839 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.906    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.962 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    12.325    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.055    12.380 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.342    13.723    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/C
                         clock pessimism             -0.653    13.070    
    SLICE_X85Y40         FDRE (Hold_fdre_C_D)         0.189    13.259    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]
  -------------------------------------------------------------------
                         required time                        -13.259    
                         arrival time                          13.408    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.636ns  (logic 0.433ns (68.048%)  route 0.203ns (31.952%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 13.722 - 9.000 ) 
    Source Clock Delay      (SCD):    3.783ns = ( 12.783 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.922     9.922    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.045     9.967 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.054    10.021    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.045    10.066 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.395    10.461    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.506 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    10.676    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.721 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.343    11.063    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.108 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    11.240    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.285 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.343    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.388 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    11.683    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.044    11.727 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.055    12.783    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y39         FDRE (Prop_fdre_C_Q)         0.208    12.991 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/Q
                         net (fo=2, routed)           0.203    13.194    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]
    SLICE_X85Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    13.354 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.354    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.419 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.419    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_5
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.246    10.246    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.056    10.302 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.064    10.366    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.056    10.422 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.440    10.862    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    10.918 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.116    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.172 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.397    11.569    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.625 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.783    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.839 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.906    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.962 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    12.325    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.055    12.380 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.342    13.723    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                         clock pessimism             -0.653    13.070    
    SLICE_X85Y40         FDRE (Hold_fdre_C_D)         0.189    13.259    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
  -------------------------------------------------------------------
                         required time                        -13.259    
                         arrival time                          13.419    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.807%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 13.386 - 9.000 ) 
    Source Clock Delay      (SCD):    3.484ns = ( 12.484 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.914     9.914    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y132        LUT6 (Prop_lut6_I0_O)        0.045     9.959 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.091    10.050    design_1_i/HCI_4/inst/mux_out[14]
    SLICE_X90Y132        LUT1 (Prop_lut1_I0_O)        0.045    10.095 f  design_1_i/HCI_4/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.242    10.337    design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.382 r  design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.514    design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.559 f  design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.617    design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.662 r  design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228    10.890    design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.935 f  design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.105    design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045    11.150 r  design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307    11.458    design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.045    11.503 r  design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.981    12.484    design_1_i/HCI_4/inst/frequency_counter_instance/out[14]
    SLICE_X87Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDRE (Prop_fdre_C_Q)         0.208    12.692 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/Q
                         net (fo=2, routed)           0.120    12.812    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    12.972 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.026 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.026    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_7
    SLICE_X87Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.240    10.240    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y132        LUT6 (Prop_lut6_I0_O)        0.056    10.296 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.110    10.406    design_1_i/HCI_4/inst/mux_out[14]
    SLICE_X90Y132        LUT1 (Prop_lut1_I0_O)        0.056    10.462 f  design_1_i/HCI_4/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.267    10.729    design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    10.785 r  design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    10.943    design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    10.999 f  design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.066    design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.122 r  design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264    11.386    design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.442 f  design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.641    design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.697 r  design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    12.072    design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.056    12.128 r  design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.259    13.386    design_1_i/HCI_4/inst/frequency_counter_instance/out[14]
    SLICE_X87Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/C
                         clock pessimism             -0.722    12.664    
    SLICE_X87Y39         FDRE (Hold_fdre_C_D)         0.189    12.853    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]
  -------------------------------------------------------------------
                         required time                        -12.853    
                         arrival time                          13.026    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 13.386 - 9.000 ) 
    Source Clock Delay      (SCD):    3.484ns = ( 12.484 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.914     9.914    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y132        LUT6 (Prop_lut6_I0_O)        0.045     9.959 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.091    10.050    design_1_i/HCI_4/inst/mux_out[14]
    SLICE_X90Y132        LUT1 (Prop_lut1_I0_O)        0.045    10.095 f  design_1_i/HCI_4/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.242    10.337    design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.382 r  design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.514    design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.559 f  design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.617    design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.662 r  design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228    10.890    design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.935 f  design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.105    design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045    11.150 r  design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307    11.458    design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.045    11.503 r  design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.981    12.484    design_1_i/HCI_4/inst/frequency_counter_instance/out[14]
    SLICE_X87Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDRE (Prop_fdre_C_Q)         0.208    12.692 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/Q
                         net (fo=2, routed)           0.120    12.812    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    12.972 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.037 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.037    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_5
    SLICE_X87Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.240    10.240    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y132        LUT6 (Prop_lut6_I0_O)        0.056    10.296 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.110    10.406    design_1_i/HCI_4/inst/mux_out[14]
    SLICE_X90Y132        LUT1 (Prop_lut1_I0_O)        0.056    10.462 f  design_1_i/HCI_4/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.267    10.729    design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    10.785 r  design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    10.943    design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    10.999 f  design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.066    design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.122 r  design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264    11.386    design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.442 f  design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.641    design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.697 r  design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    12.072    design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.056    12.128 r  design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.259    13.386    design_1_i/HCI_4/inst/frequency_counter_instance/out[14]
    SLICE_X87Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/C
                         clock pessimism             -0.722    12.664    
    SLICE_X87Y39         FDRE (Hold_fdre_C_D)         0.189    12.853    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]
  -------------------------------------------------------------------
                         required time                        -12.853    
                         arrival time                          13.037    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.661ns  (logic 0.458ns (69.256%)  route 0.203ns (30.744%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 13.722 - 9.000 ) 
    Source Clock Delay      (SCD):    3.783ns = ( 12.783 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.922     9.922    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.045     9.967 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.054    10.021    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.045    10.066 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.395    10.461    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.506 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    10.676    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.721 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.343    11.063    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.108 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    11.240    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.285 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.343    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.388 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    11.683    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.044    11.727 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.055    12.783    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y39         FDRE (Prop_fdre_C_Q)         0.208    12.991 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/Q
                         net (fo=2, routed)           0.203    13.194    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]
    SLICE_X85Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    13.354 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.354    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    13.444 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.444    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_6
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.246    10.246    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.056    10.302 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.064    10.366    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.056    10.422 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.440    10.862    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    10.918 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.116    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.172 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.397    11.569    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.625 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.783    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.839 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.906    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.962 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    12.325    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.055    12.380 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.342    13.723    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/C
                         clock pessimism             -0.653    13.070    
    SLICE_X85Y40         FDRE (Hold_fdre_C_D)         0.189    13.259    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]
  -------------------------------------------------------------------
                         required time                        -13.259    
                         arrival time                          13.444    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.661ns  (logic 0.458ns (69.256%)  route 0.203ns (30.744%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 13.722 - 9.000 ) 
    Source Clock Delay      (SCD):    3.783ns = ( 12.783 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.922     9.922    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.045     9.967 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.054    10.021    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.045    10.066 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.395    10.461    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.506 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    10.676    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.721 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.343    11.063    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.108 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    11.240    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.285 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.343    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.388 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    11.683    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.044    11.727 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.055    12.783    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y39         FDRE (Prop_fdre_C_Q)         0.208    12.991 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/Q
                         net (fo=2, routed)           0.203    13.194    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]
    SLICE_X85Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    13.354 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.354    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    13.444 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_4
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.246    10.246    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.056    10.302 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.064    10.366    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.056    10.422 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.440    10.862    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    10.918 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.116    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.172 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.397    11.569    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.625 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.783    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.839 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.906    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.962 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    12.325    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.055    12.380 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.342    13.723    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]/C
                         clock pessimism             -0.653    13.070    
    SLICE_X85Y40         FDRE (Hold_fdre_C_D)         0.189    13.259    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]
  -------------------------------------------------------------------
                         required time                        -13.259    
                         arrival time                          13.444    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 9.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y26   design_1_i/clk_wiz_100MHz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y33     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y33     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y33     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y33     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y34     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y34     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y34     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y34     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[434]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[437]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[439]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y40     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y40     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y41     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y41     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[497]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y28   design_1_i/clk_wiz_100MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_10MHz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_10MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_10MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk10_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk10_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.787ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.537ns  (logic 2.110ns (59.659%)  route 1.427ns (40.342%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 117.687 - 110.000 ) 
    Source Clock Delay      (SCD):    9.615ns = ( 19.615 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.485    12.485    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.609 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.670    13.279    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.403 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.579    13.982    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.106 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.470    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.594 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.742    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.866 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.360    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    15.484 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    16.003    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.127 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.934    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.152    17.086 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.529    19.615    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.664    20.279 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/Q
                         net (fo=2, routed)           1.427    21.706    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]
    SLICE_X39Y57         LUT1 (Prop_lut1_I0_O)        0.124    21.830 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2/O
                         net (fo=1, routed)           0.000    21.830    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.362 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.362    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.476    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.590    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.704    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.152 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.152    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_6
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166   112.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.545   112.811    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.911 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.485   113.396    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.496 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   113.795    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.895 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   114.020    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.120 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.533    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.633 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.062    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.162 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   115.821    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.122   115.943 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.744   117.687    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/C
                         clock pessimism              1.143   118.830    
                         clock uncertainty           -0.121   118.709    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.230   118.939    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]
  -------------------------------------------------------------------
                         required time                        118.939    
                         arrival time                         -23.152    
  -------------------------------------------------------------------
                         slack                                 95.787    

Slack (MET) :             95.808ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.516ns  (logic 2.089ns (59.418%)  route 1.427ns (40.583%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 117.687 - 110.000 ) 
    Source Clock Delay      (SCD):    9.615ns = ( 19.615 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.485    12.485    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.609 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.670    13.279    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.403 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.579    13.982    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.106 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.470    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.594 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.742    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.866 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.360    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    15.484 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    16.003    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.127 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.934    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.152    17.086 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.529    19.615    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.664    20.279 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/Q
                         net (fo=2, routed)           1.427    21.706    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]
    SLICE_X39Y57         LUT1 (Prop_lut1_I0_O)        0.124    21.830 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2/O
                         net (fo=1, routed)           0.000    21.830    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.362 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.362    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.476    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.590    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.704    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.131 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.131    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_4
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166   112.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.545   112.811    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.911 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.485   113.396    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.496 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   113.795    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.895 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   114.020    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.120 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.533    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.633 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.062    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.162 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   115.821    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.122   115.943 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.744   117.687    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
                         clock pessimism              1.143   118.830    
                         clock uncertainty           -0.121   118.709    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.230   118.939    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]
  -------------------------------------------------------------------
                         required time                        118.939    
                         arrival time                         -23.131    
  -------------------------------------------------------------------
                         slack                                 95.808    

Slack (MET) :             95.882ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.442ns  (logic 2.015ns (58.545%)  route 1.427ns (41.455%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 117.687 - 110.000 ) 
    Source Clock Delay      (SCD):    9.615ns = ( 19.615 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.485    12.485    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.609 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.670    13.279    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.403 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.579    13.982    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.106 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.470    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.594 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.742    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.866 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.360    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    15.484 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    16.003    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.127 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.934    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.152    17.086 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.529    19.615    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.664    20.279 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/Q
                         net (fo=2, routed)           1.427    21.706    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]
    SLICE_X39Y57         LUT1 (Prop_lut1_I0_O)        0.124    21.830 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2/O
                         net (fo=1, routed)           0.000    21.830    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.362 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.362    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.476    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.590    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.704    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.057 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.057    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_5
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166   112.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.545   112.811    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.911 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.485   113.396    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.496 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   113.795    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.895 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   114.020    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.120 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.533    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.633 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.062    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.162 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   115.821    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.122   115.943 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.744   117.687    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]/C
                         clock pessimism              1.143   118.830    
                         clock uncertainty           -0.121   118.709    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.230   118.939    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]
  -------------------------------------------------------------------
                         required time                        118.939    
                         arrival time                         -23.057    
  -------------------------------------------------------------------
                         slack                                 95.882    

Slack (MET) :             95.896ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.492ns  (logic 2.338ns (66.962%)  route 1.154ns (33.038%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns = ( 117.721 - 110.000 ) 
    Source Clock Delay      (SCD):    9.740ns = ( 19.740 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.483    12.483    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.607 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689    13.296    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    13.420 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.654    14.074    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.198 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.692    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.816 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.335    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.459 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.822    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.946 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.095    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.219 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.098    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.149    17.247 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.493    19.740    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.664    20.404 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.154    21.558    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.682 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    21.682    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.214 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.232    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_6
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.165   112.165    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.265 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430   112.695    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   112.795 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.554   113.350    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.450 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   113.863    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.963 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.392    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.492 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.790    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.890 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.015    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.115 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.830    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.120   115.950 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.771   117.721    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              1.297   119.018    
                         clock uncertainty           -0.121   118.897    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.230   119.127    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                        119.127    
                         arrival time                         -23.232    
  -------------------------------------------------------------------
                         slack                                 95.896    

Slack (MET) :             95.898ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.426ns  (logic 1.999ns (58.351%)  route 1.427ns (41.649%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 117.687 - 110.000 ) 
    Source Clock Delay      (SCD):    9.615ns = ( 19.615 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.485    12.485    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.609 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.670    13.279    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.403 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.579    13.982    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.106 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.470    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.594 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.742    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.866 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.360    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    15.484 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    16.003    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.127 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.934    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.152    17.086 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.529    19.615    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.664    20.279 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/Q
                         net (fo=2, routed)           1.427    21.706    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]
    SLICE_X39Y57         LUT1 (Prop_lut1_I0_O)        0.124    21.830 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2/O
                         net (fo=1, routed)           0.000    21.830    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.362 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.362    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.476    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.590    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.704    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.041 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.041    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_7
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166   112.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.545   112.811    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.911 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.485   113.396    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.496 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   113.795    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.895 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   114.020    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.120 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.533    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.633 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.062    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.162 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   115.821    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.122   115.943 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.744   117.687    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/C
                         clock pessimism              1.143   118.830    
                         clock uncertainty           -0.121   118.709    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.230   118.939    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]
  -------------------------------------------------------------------
                         required time                        118.939    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                 95.898    

Slack (MET) :             95.917ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.471ns  (logic 2.317ns (66.763%)  route 1.154ns (33.238%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns = ( 117.721 - 110.000 ) 
    Source Clock Delay      (SCD):    9.740ns = ( 19.740 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.483    12.483    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.607 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689    13.296    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    13.420 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.654    14.074    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.198 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.692    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.816 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.335    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.459 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.822    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.946 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.095    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.219 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.098    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.149    17.247 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.493    19.740    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.664    20.404 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.154    21.558    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.682 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    21.682    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.214 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.211 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_4
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.165   112.165    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.265 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430   112.695    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   112.795 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.554   113.350    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.450 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   113.863    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.963 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.392    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.492 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.790    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.890 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.015    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.115 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.830    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.120   115.950 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.771   117.721    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/C
                         clock pessimism              1.297   119.018    
                         clock uncertainty           -0.121   118.897    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.230   119.127    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]
  -------------------------------------------------------------------
                         required time                        119.127    
                         arrival time                         -23.211    
  -------------------------------------------------------------------
                         slack                                 95.917    

Slack (MET) :             95.942ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.765ns  (logic 2.338ns (62.102%)  route 1.427ns (37.898%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.770ns = ( 117.770 - 110.000 ) 
    Source Clock Delay      (SCD):    9.615ns = ( 19.615 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.443ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.485    12.485    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.609 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.670    13.279    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.403 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.579    13.982    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.106 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.470    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.594 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.742    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.866 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.360    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    15.484 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    16.003    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.127 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.934    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.152    17.086 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.529    19.615    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.664    20.279 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/Q
                         net (fo=2, routed)           1.427    21.706    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]
    SLICE_X39Y57         LUT1 (Prop_lut1_I0_O)        0.124    21.830 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2/O
                         net (fo=1, routed)           0.000    21.830    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.362 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.362    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.476    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.590    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.704    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.932    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.046 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.046    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.380 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.380    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1_n_6
    SLICE_X39Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166   112.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.545   112.811    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.911 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.485   113.396    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.496 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   113.795    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.895 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   114.020    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.120 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.533    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.633 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.062    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.162 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   115.821    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.122   115.943 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.827   117.770    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/C
                         clock pessimism              1.443   119.213    
                         clock uncertainty           -0.121   119.092    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.230   119.322    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]
  -------------------------------------------------------------------
                         required time                        119.322    
                         arrival time                         -23.380    
  -------------------------------------------------------------------
                         slack                                 95.942    

Slack (MET) :             95.963ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.744ns  (logic 2.317ns (61.889%)  route 1.427ns (38.111%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.770ns = ( 117.770 - 110.000 ) 
    Source Clock Delay      (SCD):    9.615ns = ( 19.615 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.443ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.485    12.485    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.609 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.670    13.279    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.403 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.579    13.982    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.106 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.470    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.594 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.742    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.866 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.360    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.124    15.484 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    16.003    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.127 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.934    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.152    17.086 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.529    19.615    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.664    20.279 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/Q
                         net (fo=2, routed)           1.427    21.706    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]
    SLICE_X39Y57         LUT1 (Prop_lut1_I0_O)        0.124    21.830 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2/O
                         net (fo=1, routed)           0.000    21.830    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.362 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.362    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.476    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.590    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.704    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.932    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.046 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.046    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.359 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.359    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1_n_4
    SLICE_X39Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166   112.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.545   112.811    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.911 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.485   113.396    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.496 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   113.795    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.895 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   114.020    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.120 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.533    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.100   114.633 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.062    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.162 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   115.821    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.122   115.943 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.827   117.770    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[95]/C
                         clock pessimism              1.443   119.213    
                         clock uncertainty           -0.121   119.092    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.230   119.322    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[95]
  -------------------------------------------------------------------
                         required time                        119.322    
                         arrival time                         -23.359    
  -------------------------------------------------------------------
                         slack                                 95.963    

Slack (MET) :             95.991ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.397ns  (logic 2.243ns (66.038%)  route 1.154ns (33.962%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns = ( 117.721 - 110.000 ) 
    Source Clock Delay      (SCD):    9.740ns = ( 19.740 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.483    12.483    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.607 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689    13.296    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    13.420 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.654    14.074    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.198 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.692    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.816 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.335    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.459 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.822    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.946 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.095    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.219 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.098    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.149    17.247 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.493    19.740    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.664    20.404 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.154    21.558    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.682 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    21.682    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.214 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.137 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.137    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_5
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.165   112.165    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.265 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430   112.695    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   112.795 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.554   113.350    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.450 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   113.863    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.963 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.392    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.492 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.790    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.890 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.015    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.115 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.830    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.120   115.950 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.771   117.721    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/C
                         clock pessimism              1.297   119.018    
                         clock uncertainty           -0.121   118.897    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.230   119.127    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]
  -------------------------------------------------------------------
                         required time                        119.127    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                 95.991    

Slack (MET) :             96.007ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.381ns  (logic 2.227ns (65.878%)  route 1.154ns (34.122%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns = ( 117.721 - 110.000 ) 
    Source Clock Delay      (SCD):    9.740ns = ( 19.740 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.483    12.483    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.607 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689    13.296    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    13.420 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.654    14.074    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.198 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.692    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.816 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.335    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.459 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.822    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.946 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.095    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.219 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.098    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.149    17.247 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.493    19.740    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.664    20.404 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.154    21.558    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.682 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    21.682    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.214 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.121 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.121    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_7
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.165   112.165    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.265 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430   112.695    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   112.795 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.554   113.350    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.450 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   113.863    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.963 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.392    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.492 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.790    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.890 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.015    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.115 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.830    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.120   115.950 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.771   117.721    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/C
                         clock pessimism              1.297   119.018    
                         clock uncertainty           -0.121   118.897    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.230   119.127    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]
  -------------------------------------------------------------------
                         required time                        119.127    
                         arrival time                         -23.121    
  -------------------------------------------------------------------
                         slack                                 96.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.683ns  (logic 0.498ns (72.935%)  route 0.185ns (27.065%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 13.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.867    10.867    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    10.912 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.137    11.049    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.045    11.094 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.312    11.406    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.451 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.575    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.620 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.669    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.714 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.884    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.929 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.116    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.045    12.161 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.434    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.045    12.479 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.849    13.328    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.208    13.536 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/Q
                         net (fo=2, routed)           0.185    13.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.045    13.765 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2/O
                         net (fo=1, routed)           0.000    13.765    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.917 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.956 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    14.010 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.010    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_7
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.187    11.187    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.243 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.167    11.410    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.466 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.361    11.827    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.883 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.033    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.089 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.147    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.203 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.402    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.458 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.681    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.737 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.072    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.056    13.128 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.251    14.379    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/C
                         clock pessimism             -0.649    13.730    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.189    13.919    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]
  -------------------------------------------------------------------
                         required time                        -13.919    
                         arrival time                          14.010    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.807%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.290ns = ( 13.290 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.849    10.849    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.894 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.222    11.116    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.045    11.161 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.221    11.382    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.427 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.552    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.597 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.646    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.691 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.860    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.905 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.092    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.045    12.137 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.410    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.045    12.455 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.835    13.290    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.208    13.498 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/Q
                         net (fo=2, routed)           0.120    13.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.778 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.832 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.832    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_7
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.169    11.169    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.225 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.273    11.498    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.554 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.260    11.814    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    11.870 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.021    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.077 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.134    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.190 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.389    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.445 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.669    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.725 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.059    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.056    13.115 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.095    14.210    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/C
                         clock pessimism             -0.660    13.550    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.189    13.739    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          13.832    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.694ns  (logic 0.509ns (73.365%)  route 0.185ns (26.636%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 13.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.867    10.867    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    10.912 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.137    11.049    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.045    11.094 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.312    11.406    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.451 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.575    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.620 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.669    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.714 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.884    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.929 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.116    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.045    12.161 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.434    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.045    12.479 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.849    13.328    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.208    13.536 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/Q
                         net (fo=2, routed)           0.185    13.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.045    13.765 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2/O
                         net (fo=1, routed)           0.000    13.765    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.917 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.956 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    14.021 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.021    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_5
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.187    11.187    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.243 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.167    11.410    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.466 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.361    11.827    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.883 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.033    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.089 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.147    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.203 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.402    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.458 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.681    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.737 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.072    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.056    13.128 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.251    14.379    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/C
                         clock pessimism             -0.649    13.730    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.189    13.919    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]
  -------------------------------------------------------------------
                         required time                        -13.919    
                         arrival time                          14.021    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.290ns = ( 13.290 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.849    10.849    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.894 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.222    11.116    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.045    11.161 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.221    11.382    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.427 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.552    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.597 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.646    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.691 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.860    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.905 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.092    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.045    12.137 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.410    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.045    12.455 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.835    13.290    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.208    13.498 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/Q
                         net (fo=2, routed)           0.120    13.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.778 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.843 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.843    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_5
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.169    11.169    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.225 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.273    11.498    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.554 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.260    11.814    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    11.870 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.021    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.077 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.134    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.190 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.389    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.445 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.669    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.725 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.059    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.056    13.115 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.095    14.210    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]/C
                         clock pessimism             -0.660    13.550    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.189    13.739    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          13.843    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.719ns  (logic 0.534ns (74.291%)  route 0.185ns (25.709%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 13.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.867    10.867    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    10.912 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.137    11.049    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.045    11.094 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.312    11.406    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.451 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.575    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.620 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.669    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.714 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.884    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.929 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.116    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.045    12.161 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.434    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.045    12.479 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.849    13.328    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.208    13.536 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/Q
                         net (fo=2, routed)           0.185    13.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.045    13.765 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2/O
                         net (fo=1, routed)           0.000    13.765    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.917 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.956 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    14.046 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.046    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_6
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.187    11.187    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.243 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.167    11.410    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.466 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.361    11.827    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.883 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.033    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.089 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.147    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.203 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.402    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.458 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.681    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.737 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.072    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.056    13.128 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.251    14.379    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]/C
                         clock pessimism             -0.649    13.730    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.189    13.919    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]
  -------------------------------------------------------------------
                         required time                        -13.919    
                         arrival time                          14.046    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.719ns  (logic 0.534ns (74.291%)  route 0.185ns (25.709%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 13.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.867    10.867    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    10.912 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.137    11.049    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.045    11.094 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.312    11.406    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.451 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.575    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.620 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.669    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.714 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.884    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.929 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.116    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.045    12.161 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.434    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.045    12.479 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.849    13.328    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.208    13.536 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/Q
                         net (fo=2, routed)           0.185    13.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.045    13.765 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2/O
                         net (fo=1, routed)           0.000    13.765    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.917 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.956 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    14.046 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.046    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_4
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.187    11.187    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.243 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.167    11.410    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.466 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.361    11.827    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.883 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.033    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.089 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.147    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.203 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.402    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.458 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.681    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.737 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.072    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.056    13.128 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.251    14.379    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]/C
                         clock pessimism             -0.649    13.730    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.189    13.919    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]
  -------------------------------------------------------------------
                         required time                        -13.919    
                         arrival time                          14.046    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.578ns  (logic 0.458ns (79.188%)  route 0.120ns (20.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.290ns = ( 13.290 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.849    10.849    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.894 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.222    11.116    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.045    11.161 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.221    11.382    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.427 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.552    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.597 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.646    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.691 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.860    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.905 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.092    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.045    12.137 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.410    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.045    12.455 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.835    13.290    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.208    13.498 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/Q
                         net (fo=2, routed)           0.120    13.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.778 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    13.868 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.868    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_6
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.169    11.169    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.225 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.273    11.498    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.554 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.260    11.814    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    11.870 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.021    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.077 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.134    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.190 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.389    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.445 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.669    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.725 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.059    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.056    13.115 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.095    14.210    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89]/C
                         clock pessimism             -0.660    13.550    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.189    13.739    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89]
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          13.868    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.578ns  (logic 0.458ns (79.188%)  route 0.120ns (20.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.290ns = ( 13.290 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.849    10.849    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.894 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.222    11.116    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.045    11.161 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.221    11.382    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.427 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.552    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.597 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.646    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.691 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.860    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.905 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.092    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.045    12.137 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.410    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.045    12.455 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.835    13.290    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.208    13.498 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/Q
                         net (fo=2, routed)           0.120    13.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.778 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    13.868 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.868    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_4
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.169    11.169    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.225 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.273    11.498    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.554 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.260    11.814    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    11.870 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.021    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.077 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.134    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.190 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.389    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.445 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.669    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.725 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.059    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.056    13.115 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.095    14.210    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91]/C
                         clock pessimism             -0.660    13.550    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.189    13.739    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91]
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          13.868    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.545ns  (logic 0.422ns (77.497%)  route 0.123ns (22.503%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    3.343ns = ( 13.343 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.849    10.849    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.894 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.222    11.116    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.045    11.161 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.221    11.382    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.427 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.552    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.597 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.646    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.691 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.860    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.905 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.092    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.045    12.137 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.410    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.045    12.455 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.888    13.343    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y60         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.208    13.551 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/Q
                         net (fo=2, routed)           0.123    13.674    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.834 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.888 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.888    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_7
    SLICE_X39Y61         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.169    11.169    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.225 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.273    11.498    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.554 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.260    11.814    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    11.870 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.021    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.077 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.134    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.190 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.389    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.445 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.669    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.725 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.059    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.056    13.115 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.050    14.165    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y61         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/C
                         clock pessimism             -0.660    13.505    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.189    13.694    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]
  -------------------------------------------------------------------
                         required time                        -13.694    
                         arrival time                          13.888    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.722ns  (logic 0.537ns (74.398%)  route 0.185ns (25.602%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 13.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.867    10.867    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    10.912 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.137    11.049    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.045    11.094 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.312    11.406    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.451 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.575    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.620 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.669    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.714 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.884    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.929 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.116    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.045    12.161 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.434    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.045    12.479 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.849    13.328    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.208    13.536 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/Q
                         net (fo=2, routed)           0.185    13.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.045    13.765 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2/O
                         net (fo=1, routed)           0.000    13.765    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count[192]_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.917 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.956 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.995 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.995    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    14.049 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.049    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1_n_7
    SLICE_X40Y60         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.187    11.187    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.243 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.167    11.410    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.466 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.361    11.827    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.883 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.033    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.089 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.147    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.203 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.402    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.458 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.681    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.737 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.072    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.056    13.128 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.187    14.315    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y60         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]/C
                         clock pessimism             -0.649    13.666    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.189    13.855    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]
  -------------------------------------------------------------------
                         required time                        -13.855    
                         arrival time                          14.049    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk10_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y22   design_1_i/clk_wiz_10MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y56     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y56     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y56     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y56     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y57     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y57     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y57     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y57     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y61     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y61     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[177]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y61     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y61     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[179]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X33Y60     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X33Y60     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X33Y60     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X33Y60     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[175]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X38Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X38Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X38Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X38Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X38Y60     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X38Y60     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[49]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk30_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk30_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.969ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.628ns  (logic 1.979ns (54.553%)  route 1.649ns (45.447%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.077ns = ( 138.077 - 130.000 ) 
    Source Clock Delay      (SCD):    9.926ns = ( 39.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.337ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.177    39.926    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.664    40.590 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/Q
                         net (fo=2, routed)           1.649    42.239    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    42.764 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.764    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.878 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.878    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.992 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.992    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.106 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.106    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.220    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.554 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    43.554    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_6
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.196   132.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100   132.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.348   132.643    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.100   132.743 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.388   133.131    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.231 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.529    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.629 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.754    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.854 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417   134.271    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   134.371 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.800    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100   134.900 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.559    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.122   135.681 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.396   138.077    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
                         clock pessimism              1.337   139.414    
                         clock uncertainty           -0.121   139.293    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.230   139.523    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]
  -------------------------------------------------------------------
                         required time                        139.523    
                         arrival time                         -43.554    
  -------------------------------------------------------------------
                         slack                                 95.969    

Slack (MET) :             95.970ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.737ns  (logic 2.356ns (63.052%)  route 1.381ns (36.948%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 138.364 - 130.000 ) 
    Source Clock Delay      (SCD):    10.305ns = ( 40.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.538ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.520    32.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.661    33.305    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.429 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.431    33.860    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.984 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.478    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.602 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.121    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.245 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.608    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.732 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.881    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.884    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.149    37.033 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.272    40.305    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.664    40.969 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/Q
                         net (fo=2, routed)           1.381    42.349    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    43.023 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.023    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.137 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.137    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.365 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.365    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.479 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.479    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.593 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.707 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.707    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.041 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    44.041    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_6
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195   132.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   132.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.542   132.837    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   132.937 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.361   133.299    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.399 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.812    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.912 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.341    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.441 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.739    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.839 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.964    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   135.064 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.779    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.120   135.899 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.465   138.364    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
                         clock pessimism              1.538   139.902    
                         clock uncertainty           -0.121   139.781    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.230   140.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]
  -------------------------------------------------------------------
                         required time                        140.011    
                         arrival time                         -44.041    
  -------------------------------------------------------------------
                         slack                                 95.970    

Slack (MET) :             95.990ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.607ns  (logic 1.958ns (54.289%)  route 1.649ns (45.711%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.077ns = ( 138.077 - 130.000 ) 
    Source Clock Delay      (SCD):    9.926ns = ( 39.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.337ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.177    39.926    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.664    40.590 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/Q
                         net (fo=2, routed)           1.649    42.239    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    42.764 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.764    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.878 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.878    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.992 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.992    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.106 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.106    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.220    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.533 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    43.533    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_4
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.196   132.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100   132.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.348   132.643    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.100   132.743 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.388   133.131    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.231 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.529    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.629 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.754    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.854 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417   134.271    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   134.371 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.800    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100   134.900 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.559    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.122   135.681 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.396   138.077    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/C
                         clock pessimism              1.337   139.414    
                         clock uncertainty           -0.121   139.293    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.230   139.523    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]
  -------------------------------------------------------------------
                         required time                        139.523    
                         arrival time                         -43.533    
  -------------------------------------------------------------------
                         slack                                 95.990    

Slack (MET) :             95.991ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.716ns  (logic 2.335ns (62.843%)  route 1.381ns (37.157%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 138.364 - 130.000 ) 
    Source Clock Delay      (SCD):    10.305ns = ( 40.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.538ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.520    32.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.661    33.305    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.429 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.431    33.860    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.984 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.478    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.602 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.121    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.245 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.608    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.732 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.881    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.884    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.149    37.033 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.272    40.305    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.664    40.969 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/Q
                         net (fo=2, routed)           1.381    42.349    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    43.023 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.023    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.137 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.137    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.365 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.365    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.479 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.479    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.593 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.707 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.707    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.020 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    44.020    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_4
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195   132.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   132.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.542   132.837    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   132.937 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.361   133.299    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.399 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.812    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.912 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.341    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.441 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.739    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.839 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.964    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   135.064 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.779    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.120   135.899 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.465   138.364    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/C
                         clock pessimism              1.538   139.902    
                         clock uncertainty           -0.121   139.781    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.230   140.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]
  -------------------------------------------------------------------
                         required time                        140.011    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 95.991    

Slack (MET) :             96.064ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.533ns  (logic 1.884ns (53.331%)  route 1.649ns (46.669%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.077ns = ( 138.077 - 130.000 ) 
    Source Clock Delay      (SCD):    9.926ns = ( 39.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.337ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.177    39.926    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.664    40.590 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/Q
                         net (fo=2, routed)           1.649    42.239    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    42.764 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.764    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.878 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.878    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.992 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.992    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.106 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.106    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.220    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.459 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    43.459    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_5
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.196   132.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100   132.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.348   132.643    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.100   132.743 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.388   133.131    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.231 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.529    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.629 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.754    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.854 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417   134.271    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   134.371 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.800    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100   134.900 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.559    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.122   135.681 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.396   138.077    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/C
                         clock pessimism              1.337   139.414    
                         clock uncertainty           -0.121   139.293    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.230   139.523    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]
  -------------------------------------------------------------------
                         required time                        139.523    
                         arrival time                         -43.459    
  -------------------------------------------------------------------
                         slack                                 96.064    

Slack (MET) :             96.065ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.642ns  (logic 2.261ns (62.088%)  route 1.381ns (37.912%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 138.364 - 130.000 ) 
    Source Clock Delay      (SCD):    10.305ns = ( 40.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.538ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.520    32.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.661    33.305    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.429 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.431    33.860    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.984 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.478    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.602 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.121    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.245 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.608    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.732 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.881    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.884    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.149    37.033 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.272    40.305    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.664    40.969 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/Q
                         net (fo=2, routed)           1.381    42.349    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    43.023 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.023    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.137 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.137    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.365 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.365    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.479 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.479    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.593 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.707 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.707    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.946 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    43.946    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_5
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195   132.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   132.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.542   132.837    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   132.937 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.361   133.299    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.399 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.812    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.912 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.341    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.441 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.739    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.839 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.964    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   135.064 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.779    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.120   135.899 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.465   138.364    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/C
                         clock pessimism              1.538   139.902    
                         clock uncertainty           -0.121   139.781    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.230   140.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]
  -------------------------------------------------------------------
                         required time                        140.011    
                         arrival time                         -43.946    
  -------------------------------------------------------------------
                         slack                                 96.065    

Slack (MET) :             96.080ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.517ns  (logic 1.868ns (53.119%)  route 1.649ns (46.881%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.077ns = ( 138.077 - 130.000 ) 
    Source Clock Delay      (SCD):    9.926ns = ( 39.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.337ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.177    39.926    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.664    40.590 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/Q
                         net (fo=2, routed)           1.649    42.239    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    42.764 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.764    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.878 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.878    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.992 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.992    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.106 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.106    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.220    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    43.443 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    43.443    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_7
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.196   132.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100   132.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.348   132.643    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.100   132.743 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.388   133.131    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.231 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.529    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.629 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.754    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.854 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417   134.271    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   134.371 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.800    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100   134.900 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.559    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.122   135.681 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.396   138.077    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/C
                         clock pessimism              1.337   139.414    
                         clock uncertainty           -0.121   139.293    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.230   139.523    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]
  -------------------------------------------------------------------
                         required time                        139.523    
                         arrival time                         -43.443    
  -------------------------------------------------------------------
                         slack                                 96.080    

Slack (MET) :             96.081ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.626ns  (logic 2.245ns (61.921%)  route 1.381ns (38.079%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 138.364 - 130.000 ) 
    Source Clock Delay      (SCD):    10.305ns = ( 40.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.538ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.520    32.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.661    33.305    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.429 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.431    33.860    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.984 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.478    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.602 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.121    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.245 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.608    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.732 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.881    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.884    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.149    37.033 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.272    40.305    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.664    40.969 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/Q
                         net (fo=2, routed)           1.381    42.349    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    43.023 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.023    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.137 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.137    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.365 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.365    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.479 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.479    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.593 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.707 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.707    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    43.930 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    43.930    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_7
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195   132.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   132.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.542   132.837    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   132.937 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.361   133.299    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.399 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.812    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.912 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.341    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.441 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.739    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.839 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.964    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   135.064 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.779    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.120   135.899 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.465   138.364    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/C
                         clock pessimism              1.538   139.902    
                         clock uncertainty           -0.121   139.781    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.230   140.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]
  -------------------------------------------------------------------
                         required time                        140.011    
                         arrival time                         -43.930    
  -------------------------------------------------------------------
                         slack                                 96.081    

Slack (MET) :             96.130ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.612ns  (logic 2.338ns (64.731%)  route 1.274ns (35.269%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.304ns = ( 138.304 - 130.000 ) 
    Source Clock Delay      (SCD):    10.202ns = ( 40.202 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.531ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.507    32.507    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124    32.631 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670    33.302    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.124    33.426 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.472    33.898    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    34.022 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.516    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    34.640 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.158    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.282 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.646    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.770 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.919    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.124    36.043 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.922    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.149    37.071 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.131    40.202    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.664    40.866 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.274    42.140    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.124    42.264 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    42.264    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.796 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.796    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.910 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.910    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.024 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.024    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.138 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.138    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.252    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.366 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.366    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.480 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.480    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.814 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[1]
                         net (fo=1, routed)           0.000    43.814    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_6
    SLICE_X49Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187   132.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100   132.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545   132.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100   132.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396   133.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   133.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   133.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100   135.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120   135.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.374   138.304    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              1.531   139.835    
                         clock uncertainty           -0.121   139.714    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)        0.230   139.944    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                        139.944    
                         arrival time                         -43.814    
  -------------------------------------------------------------------
                         slack                                 96.130    

Slack (MET) :             96.151ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.591ns  (logic 2.317ns (64.525%)  route 1.274ns (35.475%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.304ns = ( 138.304 - 130.000 ) 
    Source Clock Delay      (SCD):    10.202ns = ( 40.202 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.531ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.507    32.507    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124    32.631 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670    33.302    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.124    33.426 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.472    33.898    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    34.022 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.516    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    34.640 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.158    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.282 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.646    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.770 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.919    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.124    36.043 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.922    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.149    37.071 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.131    40.202    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.664    40.866 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.274    42.140    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.124    42.264 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    42.264    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.796 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.796    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.910 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.910    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.024 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.024    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.138 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.138    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.252    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.366 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.366    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.480 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.480    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.793 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[3]
                         net (fo=1, routed)           0.000    43.793    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_4
    SLICE_X49Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187   132.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100   132.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545   132.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100   132.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396   133.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   133.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   133.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100   135.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120   135.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.374   138.304    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/C
                         clock pessimism              1.531   139.835    
                         clock uncertainty           -0.121   139.714    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)        0.230   139.944    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]
  -------------------------------------------------------------------
                         required time                        139.944    
                         arrival time                         -43.793    
  -------------------------------------------------------------------
                         slack                                 96.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.576ns  (logic 0.459ns (79.645%)  route 0.117ns (20.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 34.500 - 30.000 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 33.468 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.044    33.468    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.208    33.676 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/Q
                         net (fo=2, routed)           0.117    33.794    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    33.991 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.991    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    34.045 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.045    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_7
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    34.500    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/C
                         clock pessimism             -0.722    33.778    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.189    33.967    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]
  -------------------------------------------------------------------
                         required time                        -33.967    
                         arrival time                          34.045    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.587ns  (logic 0.470ns (80.026%)  route 0.117ns (19.974%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 34.500 - 30.000 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 33.468 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.044    33.468    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.208    33.676 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/Q
                         net (fo=2, routed)           0.117    33.794    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    33.991 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.991    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    34.056 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.056    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_5
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    34.500    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
                         clock pessimism             -0.722    33.778    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.189    33.967    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]
  -------------------------------------------------------------------
                         required time                        -33.967    
                         arrival time                          34.056    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.612ns  (logic 0.495ns (80.841%)  route 0.117ns (19.158%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 34.500 - 30.000 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 33.468 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.044    33.468    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.208    33.676 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/Q
                         net (fo=2, routed)           0.117    33.794    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    33.991 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.991    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    34.081 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.081    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_6
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    34.500    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/C
                         clock pessimism             -0.722    33.778    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.189    33.967    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]
  -------------------------------------------------------------------
                         required time                        -33.967    
                         arrival time                          34.081    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.612ns  (logic 0.495ns (80.841%)  route 0.117ns (19.158%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 34.500 - 30.000 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 33.468 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.044    33.468    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.208    33.676 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/Q
                         net (fo=2, routed)           0.117    33.794    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    33.991 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.991    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    34.081 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.081    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_4
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    34.500    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/C
                         clock pessimism             -0.722    33.778    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.189    33.967    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]
  -------------------------------------------------------------------
                         required time                        -33.967    
                         arrival time                          34.081    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.583ns  (logic 0.461ns (79.131%)  route 0.122ns (20.869%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 34.432 - 30.000 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 33.431 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.006    33.431    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.208    33.639 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           0.122    33.760    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    33.920 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.920    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.959 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.959    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    34.013 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.013    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_7
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.285    34.432    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/C
                         clock pessimism             -0.722    33.710    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.189    33.899    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]
  -------------------------------------------------------------------
                         required time                        -33.899    
                         arrival time                          34.013    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.594ns  (logic 0.472ns (79.517%)  route 0.122ns (20.482%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 34.432 - 30.000 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 33.431 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.006    33.431    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.208    33.639 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           0.122    33.760    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    33.920 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.920    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.959 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.959    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    34.024 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.024    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_5
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.285    34.432    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]/C
                         clock pessimism             -0.722    33.710    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.189    33.899    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]
  -------------------------------------------------------------------
                         required time                        -33.899    
                         arrival time                          34.024    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.581ns  (logic 0.461ns (79.295%)  route 0.120ns (20.704%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 34.391 - 30.000 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 33.417 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.992    33.417    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.208    33.625 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/Q
                         net (fo=2, routed)           0.120    33.746    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    33.906 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.906    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.945 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.945    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    33.999 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/O[0]
                         net (fo=1, routed)           0.000    33.999    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_7
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.245    34.391    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                         clock pessimism             -0.722    33.669    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.189    33.858    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
  -------------------------------------------------------------------
                         required time                        -33.858    
                         arrival time                          33.999    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.619ns  (logic 0.497ns (80.345%)  route 0.122ns (19.654%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 34.432 - 30.000 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 33.431 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.006    33.431    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.208    33.639 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           0.122    33.760    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    33.920 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.920    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.959 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.959    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    34.049 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.049    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_6
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.285    34.432    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]/C
                         clock pessimism             -0.722    33.710    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.189    33.899    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]
  -------------------------------------------------------------------
                         required time                        -33.899    
                         arrival time                          34.049    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.619ns  (logic 0.497ns (80.345%)  route 0.122ns (19.654%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 34.432 - 30.000 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 33.431 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.006    33.431    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.208    33.639 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           0.122    33.760    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    33.920 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.920    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.959 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.959    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    34.049 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.049    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_4
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.285    34.432    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]/C
                         clock pessimism             -0.722    33.710    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.189    33.899    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]
  -------------------------------------------------------------------
                         required time                        -33.899    
                         arrival time                          34.049    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.592ns  (logic 0.472ns (79.680%)  route 0.120ns (20.320%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 34.391 - 30.000 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 33.417 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    31.785    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.830 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.062    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.107 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.380    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.425 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.992    33.417    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.208    33.625 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/Q
                         net (fo=2, routed)           0.120    33.746    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    33.906 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.906    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.945 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.945    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    34.010 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.010    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_5
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    32.378    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.434 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.701    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.757 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.091    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.147 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.245    34.391    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[146]/C
                         clock pessimism             -0.722    33.669    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.189    33.858    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[146]
  -------------------------------------------------------------------
                         required time                        -33.858    
                         arrival time                          34.010    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y20   design_1_i/clk_wiz_10MHz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X39Y46     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X39Y46     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X39Y46     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X39Y46     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X48Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X48Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X48Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X48Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X45Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X45Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk70_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk70_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.849ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.775ns  (logic 2.338ns (61.930%)  route 1.437ns (38.070%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.612ns = ( 178.612 - 170.000 ) 
    Source Clock Delay      (SCD):    10.596ns = ( 80.596 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.499ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.310    80.596    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.664    81.260 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/Q
                         net (fo=2, routed)           1.437    82.697    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.821 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count[576]_i_2/O
                         net (fo=1, routed)           0.000    82.821    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count[576]_i_2_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.353 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.353    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.467 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.467    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.581 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.581    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.695 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.695    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.809    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.923    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.037    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.371 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[1]
                         net (fo=1, routed)           0.000    84.371    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_6
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.182   172.182    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.100   172.282 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.635   172.917    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   173.017 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.248   173.265    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.365 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.671    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.771 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   173.905    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.005 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   174.505    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.605 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   175.127    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.227 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.031    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.122   176.153 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.460   178.612    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/C
                         clock pessimism              1.499   180.111    
                         clock uncertainty           -0.121   179.990    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.230   180.220    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]
  -------------------------------------------------------------------
                         required time                        180.220    
                         arrival time                         -84.371    
  -------------------------------------------------------------------
                         slack                                 95.849    

Slack (MET) :             95.870ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.754ns  (logic 2.317ns (61.717%)  route 1.437ns (38.283%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.612ns = ( 178.612 - 170.000 ) 
    Source Clock Delay      (SCD):    10.596ns = ( 80.596 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.499ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.310    80.596    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.664    81.260 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/Q
                         net (fo=2, routed)           1.437    82.697    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.821 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count[576]_i_2/O
                         net (fo=1, routed)           0.000    82.821    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count[576]_i_2_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.353 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.353    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.467 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.467    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.581 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.581    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.695 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.695    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.809    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.923    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.037    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.350 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[3]
                         net (fo=1, routed)           0.000    84.350    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_4
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.182   172.182    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.100   172.282 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.635   172.917    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   173.017 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.248   173.265    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.365 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.671    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.771 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   173.905    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.005 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   174.505    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.605 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   175.127    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.227 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.031    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.122   176.153 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.460   178.612    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/C
                         clock pessimism              1.499   180.111    
                         clock uncertainty           -0.121   179.990    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.230   180.220    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]
  -------------------------------------------------------------------
                         required time                        180.220    
                         arrival time                         -84.350    
  -------------------------------------------------------------------
                         slack                                 95.870    

Slack (MET) :             95.930ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.149ns  (logic 2.128ns (67.575%)  route 1.021ns (32.425%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.488ns = ( 178.488 - 170.000 ) 
    Source Clock Delay      (SCD):    10.795ns = ( 80.795 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.322    80.795    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.664    81.459 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/Q
                         net (fo=2, routed)           1.021    82.480    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    83.154 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.154    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.268    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.382    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.496    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.610    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.944 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.944    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_6
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200   172.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   172.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609   172.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   173.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425   173.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   174.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   175.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100   175.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122   176.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.292   178.488    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/C
                         clock pessimism              1.277   179.765    
                         clock uncertainty           -0.121   179.644    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.230   179.874    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]
  -------------------------------------------------------------------
                         required time                        179.874    
                         arrival time                         -83.944    
  -------------------------------------------------------------------
                         slack                                 95.930    

Slack (MET) :             95.944ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.680ns  (logic 2.243ns (60.947%)  route 1.437ns (39.053%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.612ns = ( 178.612 - 170.000 ) 
    Source Clock Delay      (SCD):    10.596ns = ( 80.596 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.499ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.310    80.596    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.664    81.260 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/Q
                         net (fo=2, routed)           1.437    82.697    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.821 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count[576]_i_2/O
                         net (fo=1, routed)           0.000    82.821    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count[576]_i_2_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.353 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.353    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.467 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.467    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.581 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.581    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.695 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.695    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.809    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.923    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.037    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.276 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[2]
                         net (fo=1, routed)           0.000    84.276    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_5
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.182   172.182    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.100   172.282 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.635   172.917    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   173.017 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.248   173.265    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.365 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.671    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.771 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   173.905    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.005 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   174.505    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.605 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   175.127    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.227 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.031    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.122   176.153 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.460   178.612    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/C
                         clock pessimism              1.499   180.111    
                         clock uncertainty           -0.121   179.990    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.230   180.220    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]
  -------------------------------------------------------------------
                         required time                        180.220    
                         arrival time                         -84.276    
  -------------------------------------------------------------------
                         slack                                 95.944    

Slack (MET) :             95.951ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.128ns  (logic 2.107ns (67.357%)  route 1.021ns (32.643%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.488ns = ( 178.488 - 170.000 ) 
    Source Clock Delay      (SCD):    10.795ns = ( 80.795 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.322    80.795    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.664    81.459 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/Q
                         net (fo=2, routed)           1.021    82.480    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    83.154 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.154    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.268    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.382    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.496    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.610    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    83.923 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.923    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_4
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200   172.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   172.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609   172.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   173.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425   173.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   174.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   175.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100   175.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122   176.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.292   178.488    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/C
                         clock pessimism              1.277   179.765    
                         clock uncertainty           -0.121   179.644    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.230   179.874    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]
  -------------------------------------------------------------------
                         required time                        179.874    
                         arrival time                         -83.923    
  -------------------------------------------------------------------
                         slack                                 95.951    

Slack (MET) :             95.960ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.664ns  (logic 2.227ns (60.777%)  route 1.437ns (39.223%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.612ns = ( 178.612 - 170.000 ) 
    Source Clock Delay      (SCD):    10.596ns = ( 80.596 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.499ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.310    80.596    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.664    81.260 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/Q
                         net (fo=2, routed)           1.437    82.697    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.821 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count[576]_i_2/O
                         net (fo=1, routed)           0.000    82.821    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count[576]_i_2_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.353 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.353    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.467 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.467    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.581 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.581    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.695 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.695    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.809    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.923    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.037    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    84.260 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[0]
                         net (fo=1, routed)           0.000    84.260    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_7
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.182   172.182    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.100   172.282 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.635   172.917    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   173.017 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.248   173.265    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.365 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.671    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.771 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   173.905    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.005 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   174.505    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.605 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   175.127    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.227 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.031    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.122   176.153 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.460   178.612    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/C
                         clock pessimism              1.499   180.111    
                         clock uncertainty           -0.121   179.990    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.230   180.220    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]
  -------------------------------------------------------------------
                         required time                        180.220    
                         arrival time                         -84.260    
  -------------------------------------------------------------------
                         slack                                 95.960    

Slack (MET) :             96.025ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.054ns  (logic 2.033ns (66.566%)  route 1.021ns (33.434%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.488ns = ( 178.488 - 170.000 ) 
    Source Clock Delay      (SCD):    10.795ns = ( 80.795 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.322    80.795    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.664    81.459 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/Q
                         net (fo=2, routed)           1.021    82.480    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    83.154 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.154    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.268    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.382    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.496    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.610    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.849 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[2]
                         net (fo=1, routed)           0.000    83.849    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_5
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200   172.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   172.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609   172.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   173.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425   173.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   174.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   175.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100   175.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122   176.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.292   178.488    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/C
                         clock pessimism              1.277   179.765    
                         clock uncertainty           -0.121   179.644    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.230   179.874    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]
  -------------------------------------------------------------------
                         required time                        179.874    
                         arrival time                         -83.849    
  -------------------------------------------------------------------
                         slack                                 96.025    

Slack (MET) :             96.041ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.038ns  (logic 2.017ns (66.390%)  route 1.021ns (33.610%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.488ns = ( 178.488 - 170.000 ) 
    Source Clock Delay      (SCD):    10.795ns = ( 80.795 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.322    80.795    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.664    81.459 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/Q
                         net (fo=2, routed)           1.021    82.480    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    83.154 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.154    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.268    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.382    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.496    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.610    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    83.833 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[0]
                         net (fo=1, routed)           0.000    83.833    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_7
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200   172.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   172.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609   172.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   173.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425   173.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   174.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   175.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100   175.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122   176.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.292   178.488    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/C
                         clock pessimism              1.277   179.765    
                         clock uncertainty           -0.121   179.644    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.230   179.874    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]
  -------------------------------------------------------------------
                         required time                        179.874    
                         arrival time                         -83.833    
  -------------------------------------------------------------------
                         slack                                 96.041    

Slack (MET) :             96.111ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.407ns  (logic 2.224ns (65.283%)  route 1.183ns (34.717%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.442ns = ( 178.442 - 170.000 ) 
    Source Clock Delay      (SCD):    10.326ns = ( 80.326 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.293ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.505    72.505    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.124    72.629 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.829    73.458    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.124    73.582 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.482    74.063    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.187 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    74.778    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.902 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    75.347    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.471 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    75.842    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.966 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    76.124    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    76.248 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.128    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.149    77.277 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.050    80.326    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.664    80.990 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.183    82.173    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X61Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.297 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    82.297    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.829 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.829    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.943 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.943    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.057 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.057    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.171 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.171    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.285 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.285    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.399 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.399    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.733 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.733    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_6
    SLICE_X61Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.182   172.182    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.100   172.282 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.547   172.829    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.100   172.929 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.406   173.335    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   173.435 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   173.934    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.034 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   174.408    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.508 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   174.814    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.914 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   175.048    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   175.148 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.864    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.120   175.984 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.459   178.442    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
                         clock pessimism              1.293   179.735    
                         clock uncertainty           -0.121   179.614    
    SLICE_X61Y47         FDRE (Setup_fdre_C_D)        0.230   179.844    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]
  -------------------------------------------------------------------
                         required time                        179.844    
                         arrival time                         -83.733    
  -------------------------------------------------------------------
                         slack                                 96.111    

Slack (MET) :             96.132ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.386ns  (logic 2.203ns (65.068%)  route 1.183ns (34.932%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.442ns = ( 178.442 - 170.000 ) 
    Source Clock Delay      (SCD):    10.326ns = ( 80.326 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.293ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.505    72.505    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.124    72.629 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.829    73.458    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.124    73.582 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.482    74.063    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.187 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    74.778    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.902 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    75.347    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.471 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    75.842    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.966 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    76.124    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    76.248 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.128    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.149    77.277 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.050    80.326    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.664    80.990 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.183    82.173    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X61Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.297 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    82.297    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.829 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.829    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.943 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.943    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.057 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.057    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.171 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.171    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.285 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.285    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.399 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.399    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    83.712 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.712    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_4
    SLICE_X61Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.182   172.182    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.100   172.282 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.547   172.829    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.100   172.929 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.406   173.335    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   173.435 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   173.934    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.034 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   174.408    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.508 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   174.814    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.914 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   175.048    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   175.148 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.864    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.120   175.984 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.459   178.442    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/C
                         clock pessimism              1.293   179.735    
                         clock uncertainty           -0.121   179.614    
    SLICE_X61Y47         FDRE (Setup_fdre_C_D)        0.230   179.844    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]
  -------------------------------------------------------------------
                         required time                        179.844    
                         arrival time                         -83.712    
  -------------------------------------------------------------------
                         slack                                 96.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.622ns  (logic 0.500ns (80.440%)  route 0.122ns (19.559%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 74.266 - 70.000 ) 
    Source Clock Delay      (SCD):    3.235ns = ( 73.235 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.868    70.868    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.913 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.194    71.107    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.152 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.096    71.249    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.294 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.418    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.463 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.512    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.557 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.730    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.775 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.139    71.914    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.959 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    72.232    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.045    72.277 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.957    73.235    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.208    73.443 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.122    73.564    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    73.724 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.724    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    73.763 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.763    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    73.802 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.802    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    73.856 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1/O[0]
                         net (fo=1, routed)           0.000    73.856    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1_n_7
    SLICE_X41Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.194    71.194    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.250 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.284    71.534    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.590 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.113    71.703    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.759 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    71.910    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.966 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.024    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.080 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.282    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.338 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    72.502    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.558 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    72.892    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.056    72.948 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.318    74.266    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/C
                         clock pessimism             -0.768    73.498    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.189    73.687    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]
  -------------------------------------------------------------------
                         required time                        -73.687    
                         arrival time                          73.856    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.633ns  (logic 0.511ns (80.780%)  route 0.122ns (19.219%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 74.266 - 70.000 ) 
    Source Clock Delay      (SCD):    3.235ns = ( 73.235 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.868    70.868    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.913 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.194    71.107    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.152 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.096    71.249    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.294 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.418    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.463 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.512    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.557 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.730    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.775 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.139    71.914    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.959 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    72.232    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.045    72.277 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.957    73.235    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.208    73.443 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.122    73.564    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    73.724 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.724    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    73.763 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.763    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    73.802 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.802    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    73.867 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1/O[2]
                         net (fo=1, routed)           0.000    73.867    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1_n_5
    SLICE_X41Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.194    71.194    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.250 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.284    71.534    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.590 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.113    71.703    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.759 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    71.910    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.966 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.024    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.080 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.282    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.338 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    72.502    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.558 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    72.892    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.056    72.948 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.318    74.266    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/C
                         clock pessimism             -0.768    73.498    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.189    73.687    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]
  -------------------------------------------------------------------
                         required time                        -73.687    
                         arrival time                          73.867    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.730ns  (logic 0.459ns (62.900%)  route 0.271ns (37.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 74.737 - 70.000 ) 
    Source Clock Delay      (SCD):    3.678ns = ( 73.678 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.861    70.861    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.045    70.906 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.248    71.154    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.045    71.199 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.163    71.362    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.407 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    71.631    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.676 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    71.846    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    71.891 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.023    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.068 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.126    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.171 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.467    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.044    72.511 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.168    73.678    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.208    73.886 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/Q
                         net (fo=2, routed)           0.271    74.157    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    74.354 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.354    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.408 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.408    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_7
    SLICE_X61Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.184    71.184    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.056    71.240 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.347    71.587    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.056    71.643 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.190    71.832    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.888 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    72.149    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.205 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.404    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.460 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.618    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.674 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.741    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.797 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.160    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.055    73.215 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.522    74.737    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/C
                         clock pessimism             -0.705    74.032    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.189    74.221    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]
  -------------------------------------------------------------------
                         required time                        -74.221    
                         arrival time                          74.408    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.719ns  (logic 0.461ns (64.146%)  route 0.258ns (35.854%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 74.851 - 70.000 ) 
    Source Clock Delay      (SCD):    3.818ns = ( 73.818 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.879    70.879    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.045    70.924 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.251    71.175    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.045    71.220 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.184    71.404    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.449 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    71.581    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.626 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    71.684    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.729 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.961    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    72.006 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    72.176    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.045    72.221 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    72.556    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.045    72.601 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.217    73.818    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.208    74.026 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]/Q
                         net (fo=2, routed)           0.258    74.284    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    74.444 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.444    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    74.483 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.483    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.537 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.537    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_7
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.203    71.203    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.056    71.259 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.335    71.594    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.056    71.650 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.219    71.869    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    71.925 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.083    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.139 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.206    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.262 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.529    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.585 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.784    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.056    72.840 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.242    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.056    73.298 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.553    74.851    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/C
                         clock pessimism             -0.697    74.154    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.189    74.343    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]
  -------------------------------------------------------------------
                         required time                        -74.343    
                         arrival time                          74.537    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.741ns  (logic 0.470ns (63.451%)  route 0.271ns (36.549%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 74.737 - 70.000 ) 
    Source Clock Delay      (SCD):    3.678ns = ( 73.678 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.861    70.861    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.045    70.906 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.248    71.154    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.045    71.199 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.163    71.362    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.407 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    71.631    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.676 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    71.846    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    71.891 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.023    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.068 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.126    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.171 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.467    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.044    72.511 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.168    73.678    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.208    73.886 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/Q
                         net (fo=2, routed)           0.271    74.157    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    74.354 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.354    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    74.419 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000    74.419    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X61Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.184    71.184    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.056    71.240 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.347    71.587    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.056    71.643 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.190    71.832    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.888 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    72.149    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.205 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.404    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.460 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.618    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.674 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.741    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.797 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.160    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.055    73.215 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.522    74.737    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism             -0.705    74.032    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.189    74.221    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                        -74.221    
                         arrival time                          74.419    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.583ns  (logic 0.461ns (79.131%)  route 0.122ns (20.869%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 74.222 - 70.000 ) 
    Source Clock Delay      (SCD):    3.235ns = ( 73.235 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.868    70.868    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.913 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.194    71.107    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.152 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.096    71.249    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.294 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.418    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.463 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.512    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.557 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.730    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.775 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.139    71.914    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.959 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    72.232    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.045    72.277 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.957    73.235    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.208    73.443 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.122    73.564    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    73.724 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.724    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    73.763 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.763    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    73.817 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/O[0]
                         net (fo=1, routed)           0.000    73.817    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_7
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.194    71.194    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.250 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.284    71.534    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.590 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.113    71.703    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.759 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    71.910    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.966 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.024    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.080 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.282    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.338 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    72.502    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.558 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    72.892    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.056    72.948 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.274    74.222    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/C
                         clock pessimism             -0.798    73.425    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.189    73.614    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]
  -------------------------------------------------------------------
                         required time                        -73.614    
                         arrival time                          73.817    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.658ns  (logic 0.536ns (81.511%)  route 0.122ns (18.489%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 74.266 - 70.000 ) 
    Source Clock Delay      (SCD):    3.235ns = ( 73.235 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.868    70.868    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.913 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.194    71.107    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.152 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.096    71.249    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.294 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.418    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.463 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.512    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.557 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.730    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.775 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.139    71.914    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.959 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    72.232    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.045    72.277 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.957    73.235    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.208    73.443 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.122    73.564    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    73.724 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.724    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    73.763 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.763    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    73.802 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.802    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    73.892 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1/O[1]
                         net (fo=1, routed)           0.000    73.892    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1_n_6
    SLICE_X41Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.194    71.194    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.250 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.284    71.534    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.590 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.113    71.703    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.759 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    71.910    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.966 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.024    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.080 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.282    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.338 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    72.502    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.558 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    72.892    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.056    72.948 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.318    74.266    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]/C
                         clock pessimism             -0.768    73.498    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.189    73.687    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]
  -------------------------------------------------------------------
                         required time                        -73.687    
                         arrival time                          73.892    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.658ns  (logic 0.536ns (81.511%)  route 0.122ns (18.489%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 74.266 - 70.000 ) 
    Source Clock Delay      (SCD):    3.235ns = ( 73.235 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.868    70.868    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.913 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.194    71.107    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.152 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.096    71.249    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.294 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.418    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.463 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.512    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.557 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.730    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.775 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.139    71.914    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.959 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    72.232    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.045    72.277 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.957    73.235    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.208    73.443 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.122    73.564    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    73.724 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.724    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    73.763 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.763    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    73.802 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.802    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    73.892 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1/O[3]
                         net (fo=1, routed)           0.000    73.892    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1_n_4
    SLICE_X41Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.194    71.194    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.250 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.284    71.534    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.590 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.113    71.703    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.759 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    71.910    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.966 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.024    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.080 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.282    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.338 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    72.502    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.558 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    72.892    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.056    72.948 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.318    74.266    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347]/C
                         clock pessimism             -0.768    73.498    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.189    73.687    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347]
  -------------------------------------------------------------------
                         required time                        -73.687    
                         arrival time                          73.892    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.730ns  (logic 0.472ns (64.687%)  route 0.258ns (35.313%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 74.851 - 70.000 ) 
    Source Clock Delay      (SCD):    3.818ns = ( 73.818 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.879    70.879    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.045    70.924 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.251    71.175    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.045    71.220 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.184    71.404    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.449 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    71.581    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.626 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    71.684    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.729 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.961    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    72.006 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    72.176    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.045    72.221 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    72.556    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.045    72.601 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.217    73.818    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.208    74.026 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]/Q
                         net (fo=2, routed)           0.258    74.284    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    74.444 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.444    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    74.483 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.483    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    74.548 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[2]
                         net (fo=1, routed)           0.000    74.548    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_5
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.203    71.203    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.056    71.259 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.335    71.594    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.056    71.650 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.219    71.869    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    71.925 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.083    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.139 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.206    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.262 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.529    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.585 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.784    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.056    72.840 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.242    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.056    73.298 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.553    74.851    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/C
                         clock pessimism             -0.697    74.154    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.189    74.343    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]
  -------------------------------------------------------------------
                         required time                        -74.343    
                         arrival time                          74.548    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[367]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.668ns  (logic 0.422ns (63.199%)  route 0.246ns (36.801%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 74.425 - 70.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 73.485 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.876    70.876    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.045    70.921 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.122    71.043    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.048    71.091 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.096    71.187    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.119    71.306 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    71.475    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.520 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    71.707    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.752 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.876    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.921 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.970    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    72.015 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.310    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.044    72.354 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.131    73.485    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[367]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.208    73.693 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[367]/Q
                         net (fo=2, routed)           0.246    73.939    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[367]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    74.099 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.099    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.153 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.153    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_7
    SLICE_X40Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.199    71.199    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.255 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.176    71.430    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.059    71.489 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.113    71.603    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.148    71.751 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    71.949    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.005 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    72.229    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.285 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    72.435    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.491 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.549    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.605 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    72.968    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.055    73.023 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.401    74.425    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]/C
                         clock pessimism             -0.669    73.756    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.189    73.945    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]
  -------------------------------------------------------------------
                         required time                        -73.945    
                         arrival time                          74.153    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk70_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 70.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y19   design_1_i/clk_wiz_10MHz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[373]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[374]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y39     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y39     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk90_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk90_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       96.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.113ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.563ns  (logic 2.338ns (65.620%)  route 1.225ns (34.380%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.194ns = ( 198.194 - 190.000 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 99.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.156ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.945    92.945    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.069 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.240    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.364 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.155    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.279 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.869    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.993 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.439    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.563 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.933    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.057 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.215    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.339 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.219    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.368 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    99.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.448 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.796 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.796    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.012    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.346 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[1]
                         net (fo=1, routed)           0.000   103.346    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_6
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566   192.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   192.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.983   198.194    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/C
                         clock pessimism              1.156   199.350    
                         clock uncertainty           -0.121   199.229    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.230   199.459    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]
  -------------------------------------------------------------------
                         required time                        199.459    
                         arrival time                        -103.346    
  -------------------------------------------------------------------
                         slack                                 96.113    

Slack (MET) :             96.116ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.449ns  (logic 2.224ns (64.484%)  route 1.225ns (35.516%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.060ns = ( 198.060 - 190.000 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 99.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.180ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.945    92.945    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.069 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.240    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.364 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.155    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.279 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.869    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.993 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.439    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.563 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.933    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.057 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.215    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.339 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.219    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.368 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    99.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.448 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.796 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.796    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.232 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[1]
                         net (fo=1, routed)           0.000   103.232    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_6
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566   192.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   192.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.848   198.060    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/C
                         clock pessimism              1.180   199.240    
                         clock uncertainty           -0.121   199.119    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.230   199.349    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]
  -------------------------------------------------------------------
                         required time                        199.349    
                         arrival time                        -103.232    
  -------------------------------------------------------------------
                         slack                                 96.116    

Slack (MET) :             96.134ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.542ns  (logic 2.317ns (65.416%)  route 1.225ns (34.584%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.194ns = ( 198.194 - 190.000 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 99.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.156ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.945    92.945    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.069 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.240    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.364 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.155    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.279 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.869    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.993 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.439    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.563 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.933    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.057 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.215    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.339 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.219    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.368 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    99.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.448 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.796 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.796    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.012    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.325 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[3]
                         net (fo=1, routed)           0.000   103.325    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_4
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566   192.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   192.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.983   198.194    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/C
                         clock pessimism              1.156   199.350    
                         clock uncertainty           -0.121   199.229    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.230   199.459    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]
  -------------------------------------------------------------------
                         required time                        199.459    
                         arrival time                        -103.325    
  -------------------------------------------------------------------
                         slack                                 96.134    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.428ns  (logic 2.203ns (64.266%)  route 1.225ns (35.734%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.060ns = ( 198.060 - 190.000 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 99.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.180ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.945    92.945    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.069 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.240    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.364 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.155    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.279 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.869    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.993 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.439    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.563 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.933    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.057 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.215    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.339 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.219    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.368 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    99.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.448 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.796 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.796    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.211 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[3]
                         net (fo=1, routed)           0.000   103.211    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_4
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566   192.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   192.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.848   198.060    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]/C
                         clock pessimism              1.180   199.240    
                         clock uncertainty           -0.121   199.119    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.230   199.349    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]
  -------------------------------------------------------------------
                         required time                        199.349    
                         arrival time                        -103.211    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.166ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.361ns  (logic 1.979ns (58.875%)  route 1.382ns (41.125%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.654ns = ( 197.654 - 190.000 ) 
    Source Clock Delay      (SCD):    9.346ns = ( 99.346 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.512    92.512    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.636 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    93.302    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.124    93.426 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.332    93.757    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.881 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.472    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    94.596 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    95.115    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    95.239 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.610    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    95.734 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    95.892    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    96.016 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    96.895    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.149    97.044 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.302    99.346    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.664   100.010 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/Q
                         net (fo=2, routed)           1.382   101.392    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   101.917 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000   101.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.031 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.031    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.145 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.145    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.259 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.259    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.373 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.373    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.707 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000   102.707    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X51Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.193   192.193    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.293 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.541   192.835    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.100   192.935 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.285   193.219    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100   193.319 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   193.819    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100   193.919 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.440   194.359    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.100   194.459 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   194.765    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.100   194.865 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   194.999    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.100   195.099 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   195.814    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.120   195.934 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.720   197.654    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.110   198.764    
                         clock uncertainty           -0.121   198.643    
    SLICE_X51Y69         FDRE (Setup_fdre_C_D)        0.230   198.873    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                        198.873    
                         arrival time                        -102.707    
  -------------------------------------------------------------------
                         slack                                 96.166    

Slack (MET) :             96.187ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.340ns  (logic 1.958ns (58.616%)  route 1.382ns (41.384%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.654ns = ( 197.654 - 190.000 ) 
    Source Clock Delay      (SCD):    9.346ns = ( 99.346 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.512    92.512    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.636 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    93.302    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.124    93.426 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.332    93.757    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.881 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.472    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.124    94.596 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    95.115    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    95.239 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.610    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    95.734 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    95.892    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    96.016 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    96.895    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.149    97.044 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.302    99.346    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.664   100.010 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/Q
                         net (fo=2, routed)           1.382   101.392    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   101.917 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000   101.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.031 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.031    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.145 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.145    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.259 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.259    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.373 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.373    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   102.686 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000   102.686    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X51Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.193   192.193    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.293 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.541   192.835    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.100   192.935 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.285   193.219    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100   193.319 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   193.819    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100   193.919 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.440   194.359    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.100   194.459 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   194.765    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.100   194.865 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   194.999    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.100   195.099 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   195.814    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.120   195.934 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.720   197.654    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.110   198.764    
                         clock uncertainty           -0.121   198.643    
    SLICE_X51Y69         FDRE (Setup_fdre_C_D)        0.230   198.873    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                        198.873    
                         arrival time                        -102.686    
  -------------------------------------------------------------------
                         slack                                 96.187    

Slack (MET) :             96.208ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.468ns  (logic 2.243ns (64.679%)  route 1.225ns (35.322%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.194ns = ( 198.194 - 190.000 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 99.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.156ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.945    92.945    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.069 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.240    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.364 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.155    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.279 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.869    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.993 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.439    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.563 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.933    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.057 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.215    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.339 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.219    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.368 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    99.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.448 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.796 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.796    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.012    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.251 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[2]
                         net (fo=1, routed)           0.000   103.251    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_5
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566   192.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   192.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.983   198.194    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/C
                         clock pessimism              1.156   199.350    
                         clock uncertainty           -0.121   199.229    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.230   199.459    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]
  -------------------------------------------------------------------
                         required time                        199.459    
                         arrival time                        -103.251    
  -------------------------------------------------------------------
                         slack                                 96.208    

Slack (MET) :             96.211ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.496ns  (logic 2.338ns (66.868%)  route 1.158ns (33.132%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.929ns = ( 197.929 - 190.000 ) 
    Source Clock Delay      (SCD):    9.859ns = ( 99.859 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.528    92.528    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y124        LUT6 (Prop_lut6_I0_O)        0.124    92.652 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.466    93.118    design_1_i/HCI_2/inst/mux_out[14]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.149    93.267 f  design_1_i/HCI_2/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.665    93.932    design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.355    94.287 r  design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    94.658    design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    94.782 f  design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    94.940    design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    95.064 r  design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    95.655    design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    95.779 f  design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    96.224    design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.124    96.348 r  design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.997    97.344    design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y131        LUT5 (Prop_lut5_I0_O)        0.152    97.496 r  design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.362    99.859    design_1_i/HCI_2/inst/frequency_counter_instance/out[14]
    SLICE_X49Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.664   100.523 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/Q
                         net (fo=2, routed)           1.158   101.681    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124   101.805 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count[448]_i_2/O
                         net (fo=1, routed)           0.000   101.805    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count[448]_i_2_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.337 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.337    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.451 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.451    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.565 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.565    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.679 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.679    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.793 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.793    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.907 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.907    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.021 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.021    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.355 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[1]
                         net (fo=1, routed)           0.000   103.355    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_6
    SLICE_X49Y70         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.208   192.208    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y124        LUT6 (Prop_lut6_I0_O)        0.100   192.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.301   192.609    design_1_i/HCI_2/inst/mux_out[14]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.120   192.729 f  design_1_i/HCI_2/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.565   193.294    design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.286   193.580 r  design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   193.886    design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.100   193.986 f  design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   194.120    design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.100   194.220 r  design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.720    design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.100   194.820 f  design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   195.194    design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100   195.294 r  design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.818   196.112    design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y131        LUT5 (Prop_lut5_I0_O)        0.122   196.234 r  design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.696   197.929    design_1_i/HCI_2/inst/frequency_counter_instance/out[14]
    SLICE_X49Y70         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/C
                         clock pessimism              1.528   199.457    
                         clock uncertainty           -0.121   199.336    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.230   199.566    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]
  -------------------------------------------------------------------
                         required time                        199.566    
                         arrival time                        -103.355    
  -------------------------------------------------------------------
                         slack                                 96.211    

Slack (MET) :             96.211ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.354ns  (logic 2.129ns (63.478%)  route 1.225ns (36.522%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.060ns = ( 198.060 - 190.000 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 99.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.180ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.945    92.945    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.069 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.240    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.364 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.155    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.279 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.869    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.993 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.439    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.563 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.933    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.057 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.215    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.339 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.219    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.368 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    99.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.448 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.796 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.796    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.137 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[2]
                         net (fo=1, routed)           0.000   103.137    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_5
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566   192.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   192.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.848   198.060    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                         clock pessimism              1.180   199.240    
                         clock uncertainty           -0.121   199.119    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.230   199.349    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
  -------------------------------------------------------------------
                         required time                        199.349    
                         arrival time                        -103.137    
  -------------------------------------------------------------------
                         slack                                 96.211    

Slack (MET) :             96.224ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.452ns  (logic 2.227ns (64.515%)  route 1.225ns (35.485%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.194ns = ( 198.194 - 190.000 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 99.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.156ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.945    92.945    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.069 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.240    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.364 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.155    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.279 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.869    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.993 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.439    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.563 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.933    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.057 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.215    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.339 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.219    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.368 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.416    99.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.448 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.796 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.796    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.012    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   103.235 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[0]
                         net (fo=1, routed)           0.000   103.235    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_7
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566   192.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   192.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.983   198.194    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]/C
                         clock pessimism              1.156   199.350    
                         clock uncertainty           -0.121   199.229    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.230   199.459    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]
  -------------------------------------------------------------------
                         required time                        199.459    
                         arrival time                        -103.235    
  -------------------------------------------------------------------
                         slack                                 96.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.806%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 94.220 - 90.000 ) 
    Source Clock Delay      (SCD):    3.297ns = ( 93.297 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.875    90.875    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.920 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.221    91.142    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.045    91.187 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.149    91.335    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.380 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.605    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.650 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    91.850    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    91.895 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.027    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.072 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.130    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.175 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.470    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.514 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.783    93.297    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.208    93.505 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/Q
                         net (fo=2, routed)           0.120    93.625    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.785 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.785    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    93.839 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[0]
                         net (fo=1, routed)           0.000    93.839    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_7
    SLICE_X51Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.195    91.195    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.251 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.272    91.524    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.580 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.168    91.747    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.803 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.064    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.120 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.349    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.405 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.563    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.619 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.686    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.742 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.105    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.160 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.060    94.220    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                         clock pessimism             -0.654    93.566    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.189    93.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
  -------------------------------------------------------------------
                         required time                        -93.755    
                         arrival time                          93.839    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 94.220 - 90.000 ) 
    Source Clock Delay      (SCD):    3.297ns = ( 93.297 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.875    90.875    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.920 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.221    91.142    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.045    91.187 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.149    91.335    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.380 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.605    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.650 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    91.850    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    91.895 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.027    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.072 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.130    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.175 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.470    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.514 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.783    93.297    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.208    93.505 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/Q
                         net (fo=2, routed)           0.120    93.625    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.785 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.785    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    93.850 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[2]
                         net (fo=1, routed)           0.000    93.850    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_5
    SLICE_X51Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.195    91.195    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.251 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.272    91.524    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.580 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.168    91.747    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.803 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.064    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.120 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.349    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.405 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.563    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.619 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.686    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.742 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.105    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.160 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.060    94.220    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/C
                         clock pessimism             -0.654    93.566    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.189    93.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]
  -------------------------------------------------------------------
                         required time                        -93.755    
                         arrival time                          93.850    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.544ns  (logic 0.422ns (77.634%)  route 0.122ns (22.366%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 94.431 - 90.000 ) 
    Source Clock Delay      (SCD):    3.513ns = ( 93.513 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.063    91.063    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.108 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.052    91.160    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.045    91.205 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.298    91.503    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.548 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.772    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.817 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    91.988    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.033 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.164    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.209 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.268    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.313 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.608    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.044    92.652 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.861    93.513    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.208    93.721 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/Q
                         net (fo=2, routed)           0.122    93.843    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.003 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.003    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    94.057 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[0]
                         net (fo=1, routed)           0.000    94.057    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_7
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.403    91.403    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.459 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.068    91.527    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.583 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.350    91.933    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    91.989 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.249    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.305 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.504    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.560 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.718    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.774 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.841    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.897 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.261    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.055    93.316 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.116    94.431    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]/C
                         clock pessimism             -0.664    93.767    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.189    93.956    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]
  -------------------------------------------------------------------
                         required time                        -93.956    
                         arrival time                          94.057    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.556ns  (logic 0.422ns (75.956%)  route 0.134ns (24.045%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 94.194 - 90.000 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 93.301 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.864    90.864    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.045    90.909 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.049    90.958    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.045    91.003 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.289    91.292    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.337 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    91.469    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.514 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    91.572    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.617 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.842    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.887 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.057    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    92.102 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    92.437    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.045    92.482 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.819    93.301    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.208    93.509 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/Q
                         net (fo=2, routed)           0.134    93.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    93.803 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.803    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    93.857 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/O[0]
                         net (fo=1, routed)           0.000    93.857    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_7
    SLICE_X52Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.185    91.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.056    91.241 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.058    91.298    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.056    91.354 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.333    91.688    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.744 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    91.902    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.958 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.025    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.081 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.342    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.398 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.597    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.653 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    93.055    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.056    93.111 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.083    94.194    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/C
                         clock pessimism             -0.629    93.565    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.189    93.754    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]
  -------------------------------------------------------------------
                         required time                        -93.754    
                         arrival time                          93.857    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.806%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 94.253 - 90.000 ) 
    Source Clock Delay      (SCD):    3.356ns = ( 93.356 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.875    90.875    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.920 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.221    91.142    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.045    91.187 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.149    91.335    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.380 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.605    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.650 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    91.850    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    91.895 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.027    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.072 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.130    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.175 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.470    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.514 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.842    93.356    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.208    93.564 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/Q
                         net (fo=2, routed)           0.120    93.685    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.845 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.845    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    93.899 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/O[0]
                         net (fo=1, routed)           0.000    93.899    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_7
    SLICE_X51Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.195    91.195    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.251 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.272    91.524    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.580 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.168    91.747    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.803 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.064    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.120 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.349    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.405 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.563    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.619 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.686    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.742 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.105    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.160 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.093    94.253    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
                         clock pessimism             -0.654    93.599    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.189    93.788    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]
  -------------------------------------------------------------------
                         required time                        -93.788    
                         arrival time                          93.899    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (78.077%)  route 0.122ns (21.923%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 94.431 - 90.000 ) 
    Source Clock Delay      (SCD):    3.513ns = ( 93.513 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.063    91.063    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.108 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.052    91.160    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.045    91.205 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.298    91.503    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.548 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.772    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.817 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    91.988    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.033 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.164    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.209 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.268    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.313 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.608    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.044    92.652 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.861    93.513    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.208    93.721 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/Q
                         net (fo=2, routed)           0.122    93.843    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.003 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.003    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    94.068 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[2]
                         net (fo=1, routed)           0.000    94.068    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_5
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.403    91.403    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.459 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.068    91.527    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.583 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.350    91.933    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    91.989 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.249    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.305 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.504    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.560 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.718    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.774 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.841    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.897 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.261    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.055    93.316 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.116    94.431    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/C
                         clock pessimism             -0.664    93.767    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.189    93.956    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]
  -------------------------------------------------------------------
                         required time                        -93.956    
                         arrival time                          94.068    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.423%)  route 0.134ns (23.578%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 94.194 - 90.000 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 93.301 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.864    90.864    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.045    90.909 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.049    90.958    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.045    91.003 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.289    91.292    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.337 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    91.469    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.514 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    91.572    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.617 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.842    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.887 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.057    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    92.102 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    92.437    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.045    92.482 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.819    93.301    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.208    93.509 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/Q
                         net (fo=2, routed)           0.134    93.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    93.803 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.803    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    93.868 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/O[2]
                         net (fo=1, routed)           0.000    93.868    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_5
    SLICE_X52Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.185    91.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.056    91.241 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.058    91.298    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.056    91.354 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.333    91.688    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.744 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    91.902    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.958 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.025    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.081 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.342    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.398 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.597    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.653 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    93.055    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.056    93.111 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.083    94.194    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]/C
                         clock pessimism             -0.629    93.565    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.189    93.754    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]
  -------------------------------------------------------------------
                         required time                        -93.754    
                         arrival time                          93.868    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.578ns  (logic 0.458ns (79.188%)  route 0.120ns (20.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 94.220 - 90.000 ) 
    Source Clock Delay      (SCD):    3.297ns = ( 93.297 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.875    90.875    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.920 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.221    91.142    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.045    91.187 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.149    91.335    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.380 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.605    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.650 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    91.850    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    91.895 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.027    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.072 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.130    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.175 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.470    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.514 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.783    93.297    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.208    93.505 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/Q
                         net (fo=2, routed)           0.120    93.625    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.785 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.785    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    93.875 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[1]
                         net (fo=1, routed)           0.000    93.875    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_6
    SLICE_X51Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.195    91.195    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.251 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.272    91.524    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.580 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.168    91.747    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.803 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.064    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.120 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.349    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.405 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.563    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.619 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.686    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.742 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.105    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.160 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.060    94.220    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
                         clock pessimism             -0.654    93.566    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.189    93.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]
  -------------------------------------------------------------------
                         required time                        -93.755    
                         arrival time                          93.875    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.578ns  (logic 0.458ns (79.188%)  route 0.120ns (20.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 94.220 - 90.000 ) 
    Source Clock Delay      (SCD):    3.297ns = ( 93.297 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.875    90.875    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.920 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.221    91.142    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.045    91.187 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.149    91.335    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.380 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.605    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.650 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    91.850    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    91.895 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.027    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.072 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.130    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.175 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.470    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.514 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.783    93.297    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.208    93.505 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/Q
                         net (fo=2, routed)           0.120    93.625    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.785 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.785    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    93.875 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[3]
                         net (fo=1, routed)           0.000    93.875    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_4
    SLICE_X51Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.195    91.195    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.251 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.272    91.524    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.580 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.168    91.747    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.803 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.064    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.120 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.349    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.405 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.563    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.619 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.686    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.742 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.105    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.160 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.060    94.220    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/C
                         clock pessimism             -0.654    93.566    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.189    93.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]
  -------------------------------------------------------------------
                         required time                        -93.755    
                         arrival time                          93.875    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 94.253 - 90.000 ) 
    Source Clock Delay      (SCD):    3.356ns = ( 93.356 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.875    90.875    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.920 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.221    91.142    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.045    91.187 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.149    91.335    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.380 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.605    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.650 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    91.850    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    91.895 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.027    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.072 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.130    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.175 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.470    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.514 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.842    93.356    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.208    93.564 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/Q
                         net (fo=2, routed)           0.120    93.685    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.845 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.845    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    93.910 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/O[2]
                         net (fo=1, routed)           0.000    93.910    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_5
    SLICE_X51Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.195    91.195    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.251 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.272    91.524    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.580 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.168    91.747    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.803 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.064    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.120 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.349    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.405 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.563    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.619 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.686    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.742 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.105    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.160 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.093    94.253    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614]/C
                         clock pessimism             -0.654    93.599    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.189    93.788    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614]
  -------------------------------------------------------------------
                         required time                        -93.788    
                         arrival time                          93.910    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 90.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y21   design_1_i/clk_wiz_10MHz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y68     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[469]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y68     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y68     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[471]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y69     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y69     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[473]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y69     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[474]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y69     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[475]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y70     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y64     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y64     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y64     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y64     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y69     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X47Y69     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y66     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y66     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y66     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y66     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y65     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y65     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y65     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y65     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y67     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y67     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y23   design_1_i/clk_wiz_10MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk30_200MHz_design_1_clk_wiz_0_2

Setup :          320  Failing Endpoints,  Worst Slack       -1.970ns,  Total Violation     -354.826ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.456ns (4.648%)  route 9.355ns (95.352%))
  Logic Levels:           0  
  Clock Path Skew:        6.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.029ns = ( 11.529 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.355    12.896    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.688    11.529    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
                         clock pessimism              0.000    11.529    
                         clock uncertainty           -0.247    11.281    
    SLICE_X82Y24         FDRE (Setup_fdre_C_R)       -0.356    10.925    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.456ns (4.648%)  route 9.355ns (95.352%))
  Logic Levels:           0  
  Clock Path Skew:        6.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.029ns = ( 11.529 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.355    12.896    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.688    11.529    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/C
                         clock pessimism              0.000    11.529    
                         clock uncertainty           -0.247    11.281    
    SLICE_X82Y24         FDRE (Setup_fdre_C_R)       -0.356    10.925    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.456ns (4.648%)  route 9.355ns (95.352%))
  Logic Levels:           0  
  Clock Path Skew:        6.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.029ns = ( 11.529 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.355    12.896    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.688    11.529    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                         clock pessimism              0.000    11.529    
                         clock uncertainty           -0.247    11.281    
    SLICE_X82Y24         FDRE (Setup_fdre_C_R)       -0.356    10.925    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.456ns (4.648%)  route 9.355ns (95.352%))
  Logic Levels:           0  
  Clock Path Skew:        6.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.029ns = ( 11.529 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.355    12.896    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.688    11.529    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/C
                         clock pessimism              0.000    11.529    
                         clock uncertainty           -0.247    11.281    
    SLICE_X82Y24         FDRE (Setup_fdre_C_R)       -0.356    10.925    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.246ns  (logic 0.456ns (4.451%)  route 9.790ns (95.549%))
  Logic Levels:           0  
  Clock Path Skew:        7.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.498ns = ( 11.998 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.790    13.331    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340     5.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430     5.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628     6.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120     8.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.117    11.998    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]/C
                         clock pessimism              0.000    11.998    
                         clock uncertainty           -0.247    11.751    
    SLICE_X90Y21         FDRE (Setup_fdre_C_R)       -0.356    11.395    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                 -1.936    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.246ns  (logic 0.456ns (4.451%)  route 9.790ns (95.549%))
  Logic Levels:           0  
  Clock Path Skew:        7.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.498ns = ( 11.998 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.790    13.331    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340     5.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430     5.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628     6.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120     8.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.117    11.998    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]/C
                         clock pessimism              0.000    11.998    
                         clock uncertainty           -0.247    11.751    
    SLICE_X90Y21         FDRE (Setup_fdre_C_R)       -0.356    11.395    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                 -1.936    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[314]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.246ns  (logic 0.456ns (4.451%)  route 9.790ns (95.549%))
  Logic Levels:           0  
  Clock Path Skew:        7.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.498ns = ( 11.998 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.790    13.331    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[314]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340     5.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430     5.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628     6.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120     8.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.117    11.998    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[314]/C
                         clock pessimism              0.000    11.998    
                         clock uncertainty           -0.247    11.751    
    SLICE_X90Y21         FDRE (Setup_fdre_C_R)       -0.356    11.395    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[314]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                 -1.936    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.246ns  (logic 0.456ns (4.451%)  route 9.790ns (95.549%))
  Logic Levels:           0  
  Clock Path Skew:        7.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.498ns = ( 11.998 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.790    13.331    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340     5.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430     5.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628     6.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120     8.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.117    11.998    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315]/C
                         clock pessimism              0.000    11.998    
                         clock uncertainty           -0.247    11.751    
    SLICE_X90Y21         FDRE (Setup_fdre_C_R)       -0.356    11.395    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                 -1.936    

Slack (VIOLATED) :        -1.888ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 0.456ns (4.690%)  route 9.267ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        6.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 11.523 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.267    12.808    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.682    11.523    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/C
                         clock pessimism              0.000    11.523    
                         clock uncertainty           -0.247    11.276    
    SLICE_X82Y27         FDRE (Setup_fdre_C_R)       -0.356    10.920    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                 -1.888    

Slack (VIOLATED) :        -1.888ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 0.456ns (4.690%)  route 9.267ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        6.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 11.523 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.267    12.808    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.682    11.523    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/C
                         clock pessimism              0.000    11.523    
                         clock uncertainty           -0.247    11.276    
    SLICE_X82Y27         FDRE (Setup_fdre_C_R)       -0.356    10.920    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                 -1.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.327ns  (logic 0.367ns (5.009%)  route 6.960ns (94.991%))
  Logic Levels:           0  
  Clock Path Skew:        9.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.915ns = ( 18.415 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.960    20.122    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.666    10.463    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.587 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.670    11.257    design_1_i/HCI_6/inst/mux_out[8]
    SLICE_X90Y146        LUT1 (Prop_lut1_I0_O)        0.124    11.381 f  design_1_i/HCI_6/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.541    11.922    design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.410    design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.534 f  design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.683    design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.303    design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.427 f  design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.945    design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.069 r  design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.877    design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X85Y145        LUT5 (Prop_lut5_I0_O)        0.152    15.029 r  design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.386    18.415    design_1_i/HCI_6/inst/frequency_counter_instance/out[8]
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                         clock pessimism              0.000    18.415    
                         clock uncertainty            0.247    18.662    
    SLICE_X89Y14         FDRE (Hold_fdre_C_R)         0.188    18.850    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
  -------------------------------------------------------------------
                         required time                        -18.850    
                         arrival time                          20.122    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.327ns  (logic 0.367ns (5.009%)  route 6.960ns (94.991%))
  Logic Levels:           0  
  Clock Path Skew:        9.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.915ns = ( 18.415 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.960    20.122    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.666    10.463    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.587 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.670    11.257    design_1_i/HCI_6/inst/mux_out[8]
    SLICE_X90Y146        LUT1 (Prop_lut1_I0_O)        0.124    11.381 f  design_1_i/HCI_6/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.541    11.922    design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.410    design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.534 f  design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.683    design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.303    design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.427 f  design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.945    design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.069 r  design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.877    design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X85Y145        LUT5 (Prop_lut5_I0_O)        0.152    15.029 r  design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.386    18.415    design_1_i/HCI_6/inst/frequency_counter_instance/out[8]
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/C
                         clock pessimism              0.000    18.415    
                         clock uncertainty            0.247    18.662    
    SLICE_X89Y14         FDRE (Hold_fdre_C_R)         0.188    18.850    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]
  -------------------------------------------------------------------
                         required time                        -18.850    
                         arrival time                          20.122    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.327ns  (logic 0.367ns (5.009%)  route 6.960ns (94.991%))
  Logic Levels:           0  
  Clock Path Skew:        9.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.915ns = ( 18.415 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.960    20.122    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.666    10.463    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.587 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.670    11.257    design_1_i/HCI_6/inst/mux_out[8]
    SLICE_X90Y146        LUT1 (Prop_lut1_I0_O)        0.124    11.381 f  design_1_i/HCI_6/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.541    11.922    design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.410    design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.534 f  design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.683    design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.303    design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.427 f  design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.945    design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.069 r  design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.877    design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X85Y145        LUT5 (Prop_lut5_I0_O)        0.152    15.029 r  design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.386    18.415    design_1_i/HCI_6/inst/frequency_counter_instance/out[8]
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/C
                         clock pessimism              0.000    18.415    
                         clock uncertainty            0.247    18.662    
    SLICE_X89Y14         FDRE (Hold_fdre_C_R)         0.188    18.850    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]
  -------------------------------------------------------------------
                         required time                        -18.850    
                         arrival time                          20.122    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.327ns  (logic 0.367ns (5.009%)  route 6.960ns (94.991%))
  Logic Levels:           0  
  Clock Path Skew:        9.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.915ns = ( 18.415 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.960    20.122    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.666    10.463    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.587 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.670    11.257    design_1_i/HCI_6/inst/mux_out[8]
    SLICE_X90Y146        LUT1 (Prop_lut1_I0_O)        0.124    11.381 f  design_1_i/HCI_6/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.541    11.922    design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.410    design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.534 f  design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.683    design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.303    design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.427 f  design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.945    design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.069 r  design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.877    design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X85Y145        LUT5 (Prop_lut5_I0_O)        0.152    15.029 r  design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.386    18.415    design_1_i/HCI_6/inst/frequency_counter_instance/out[8]
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/C
                         clock pessimism              0.000    18.415    
                         clock uncertainty            0.247    18.662    
    SLICE_X89Y14         FDRE (Hold_fdre_C_R)         0.188    18.850    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]
  -------------------------------------------------------------------
                         required time                        -18.850    
                         arrival time                          20.122    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.795ns  (logic 0.367ns (5.401%)  route 6.428ns (94.599%))
  Logic Levels:           0  
  Clock Path Skew:        8.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.275ns = ( 17.775 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.428    19.590    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.641    10.438    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.562 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.171    10.733    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.124    10.857 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.539    11.396    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    11.520 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.883    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.007 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.156    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.280 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.774    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.898 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.417    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.541 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.348    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.152    14.500 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.275    17.775    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]/C
                         clock pessimism              0.000    17.775    
                         clock uncertainty            0.247    18.023    
    SLICE_X86Y24         FDRE (Hold_fdre_C_R)         0.244    18.267    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          19.590    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.795ns  (logic 0.367ns (5.401%)  route 6.428ns (94.599%))
  Logic Levels:           0  
  Clock Path Skew:        8.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.275ns = ( 17.775 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.428    19.590    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.641    10.438    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.562 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.171    10.733    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.124    10.857 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.539    11.396    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    11.520 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.883    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.007 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.156    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.280 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.774    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.898 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.417    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.541 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.348    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.152    14.500 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.275    17.775    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137]/C
                         clock pessimism              0.000    17.775    
                         clock uncertainty            0.247    18.023    
    SLICE_X86Y24         FDRE (Hold_fdre_C_R)         0.244    18.267    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          19.590    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.795ns  (logic 0.367ns (5.401%)  route 6.428ns (94.599%))
  Logic Levels:           0  
  Clock Path Skew:        8.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.275ns = ( 17.775 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.428    19.590    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.641    10.438    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.562 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.171    10.733    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.124    10.857 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.539    11.396    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    11.520 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.883    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.007 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.156    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.280 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.774    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.898 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.417    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.541 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.348    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.152    14.500 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.275    17.775    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138]/C
                         clock pessimism              0.000    17.775    
                         clock uncertainty            0.247    18.023    
    SLICE_X86Y24         FDRE (Hold_fdre_C_R)         0.244    18.267    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          19.590    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.795ns  (logic 0.367ns (5.401%)  route 6.428ns (94.599%))
  Logic Levels:           0  
  Clock Path Skew:        8.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.275ns = ( 17.775 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.428    19.590    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.641    10.438    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.562 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.171    10.733    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.124    10.857 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.539    11.396    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    11.520 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.883    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.007 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.156    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.280 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.774    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.898 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.417    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.541 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.348    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.152    14.500 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.275    17.775    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
                         clock pessimism              0.000    17.775    
                         clock uncertainty            0.247    18.023    
    SLICE_X86Y24         FDRE (Hold_fdre_C_R)         0.244    18.267    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          19.590    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.515ns  (logic 0.367ns (4.884%)  route 7.148ns (95.116%))
  Logic Levels:           0  
  Clock Path Skew:        9.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 18.551 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.148    20.309    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X88Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.647    10.444    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.568 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.867    11.435    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.559 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.517    12.076    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.694    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.336    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.460 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    13.824    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.948 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.097    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.221 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.100    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.149    15.249 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.302    18.551    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X88Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/C
                         clock pessimism              0.000    18.551    
                         clock uncertainty            0.247    18.798    
    SLICE_X88Y16         FDRE (Hold_fdre_C_R)         0.188    18.986    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]
  -------------------------------------------------------------------
                         required time                        -18.986    
                         arrival time                          20.309    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.515ns  (logic 0.367ns (4.884%)  route 7.148ns (95.116%))
  Logic Levels:           0  
  Clock Path Skew:        9.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 18.551 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.148    20.309    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X88Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.647    10.444    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.568 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.867    11.435    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.559 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.517    12.076    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.694    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.336    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.460 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    13.824    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.948 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.097    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.221 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.100    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.149    15.249 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.302    18.551    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X88Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/C
                         clock pessimism              0.000    18.551    
                         clock uncertainty            0.247    18.798    
    SLICE_X88Y16         FDRE (Hold_fdre_C_R)         0.188    18.986    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]
  -------------------------------------------------------------------
                         required time                        -18.986    
                         arrival time                          20.309    
  -------------------------------------------------------------------
                         slack                                  1.323    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk70_200MHz_design_1_clk_wiz_0_2

Setup :          320  Failing Endpoints,  Worst Slack       -2.965ns,  Total Violation     -543.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.552ns  (logic 0.456ns (3.134%)  route 14.096ns (96.866%))
  Logic Levels:           0  
  Clock Path Skew:        8.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.776ns = ( 15.276 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       14.096    17.637    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.332     7.014    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.114 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.906     8.020    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.122     8.142 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.642     8.784    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.263     9.047 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     9.460    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.560 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.543    10.103    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.203 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.509    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.609 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.743    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.843 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    11.558    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.120    11.678 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.598    15.276    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/C
                         clock pessimism              0.000    15.276    
                         clock uncertainty           -0.247    15.029    
    SLICE_X108Y19        FDRE (Setup_fdre_C_R)       -0.356    14.673    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                 -2.965    

Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.552ns  (logic 0.456ns (3.134%)  route 14.096ns (96.866%))
  Logic Levels:           0  
  Clock Path Skew:        8.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.776ns = ( 15.276 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       14.096    17.637    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.332     7.014    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.114 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.906     8.020    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.122     8.142 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.642     8.784    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.263     9.047 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     9.460    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.560 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.543    10.103    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.203 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.509    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.609 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.743    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.843 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    11.558    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.120    11.678 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.598    15.276    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
                         clock pessimism              0.000    15.276    
                         clock uncertainty           -0.247    15.029    
    SLICE_X108Y19        FDRE (Setup_fdre_C_R)       -0.356    14.673    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                 -2.965    

Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.552ns  (logic 0.456ns (3.134%)  route 14.096ns (96.866%))
  Logic Levels:           0  
  Clock Path Skew:        8.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.776ns = ( 15.276 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       14.096    17.637    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.332     7.014    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.114 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.906     8.020    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.122     8.142 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.642     8.784    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.263     9.047 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     9.460    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.560 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.543    10.103    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.203 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.509    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.609 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.743    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.843 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    11.558    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.120    11.678 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.598    15.276    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]/C
                         clock pessimism              0.000    15.276    
                         clock uncertainty           -0.247    15.029    
    SLICE_X108Y19        FDRE (Setup_fdre_C_R)       -0.356    14.673    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                 -2.965    

Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.552ns  (logic 0.456ns (3.134%)  route 14.096ns (96.866%))
  Logic Levels:           0  
  Clock Path Skew:        8.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.776ns = ( 15.276 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       14.096    17.637    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.332     7.014    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.114 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.906     8.020    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.122     8.142 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.642     8.784    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.263     9.047 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     9.460    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.560 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.543    10.103    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.203 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.509    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.609 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.743    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.843 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    11.558    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.120    11.678 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.598    15.276    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]/C
                         clock pessimism              0.000    15.276    
                         clock uncertainty           -0.247    15.029    
    SLICE_X108Y19        FDRE (Setup_fdre_C_R)       -0.356    14.673    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                 -2.965    

Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 0.456ns (3.604%)  route 12.196ns (96.396%))
  Logic Levels:           0  
  Clock Path Skew:        6.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.833ns = ( 13.333 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.196    15.737    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y19         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.952    13.333    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y19         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]/C
                         clock pessimism              0.000    13.333    
                         clock uncertainty           -0.247    13.085    
    SLICE_X97Y19         FDRE (Setup_fdre_C_R)       -0.261    12.824    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 0.456ns (3.604%)  route 12.196ns (96.396%))
  Logic Levels:           0  
  Clock Path Skew:        6.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.833ns = ( 13.333 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.196    15.737    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y19         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.952    13.333    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y19         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333]/C
                         clock pessimism              0.000    13.333    
                         clock uncertainty           -0.247    13.085    
    SLICE_X97Y19         FDRE (Setup_fdre_C_R)       -0.261    12.824    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 0.456ns (3.604%)  route 12.196ns (96.396%))
  Logic Levels:           0  
  Clock Path Skew:        6.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.833ns = ( 13.333 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.196    15.737    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y19         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.952    13.333    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y19         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                         clock pessimism              0.000    13.333    
                         clock uncertainty           -0.247    13.085    
    SLICE_X97Y19         FDRE (Setup_fdre_C_R)       -0.261    12.824    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[335]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 0.456ns (3.604%)  route 12.196ns (96.396%))
  Logic Levels:           0  
  Clock Path Skew:        6.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.833ns = ( 13.333 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.196    15.737    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y19         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[335]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.952    13.333    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y19         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[335]/C
                         clock pessimism              0.000    13.333    
                         clock uncertainty           -0.247    13.085    
    SLICE_X97Y19         FDRE (Setup_fdre_C_R)       -0.261    12.824    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[335]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.649ns  (logic 0.456ns (3.605%)  route 12.193ns (96.395%))
  Logic Levels:           0  
  Clock Path Skew:        6.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.940ns = ( 13.440 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.193    15.734    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.060    13.440    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
                         clock pessimism              0.000    13.440    
                         clock uncertainty           -0.247    13.193    
    SLICE_X97Y17         FDRE (Setup_fdre_C_R)       -0.261    12.932    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.649ns  (logic 0.456ns (3.605%)  route 12.193ns (96.395%))
  Logic Levels:           0  
  Clock Path Skew:        6.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.940ns = ( 13.440 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.193    15.734    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.060    13.440    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
                         clock pessimism              0.000    13.440    
                         clock uncertainty           -0.247    13.193    
    SLICE_X97Y17         FDRE (Setup_fdre_C_R)       -0.261    12.932    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                 -2.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        11.026ns  (logic 0.367ns (3.328%)  route 10.659ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        11.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.898ns = ( 22.398 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.659    23.821    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658    12.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.100    13.679    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152    13.831 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743    14.574    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326    14.900 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.393    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    15.517 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    16.163    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.287 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.658    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.782 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.940    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    17.064 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.943    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    18.092 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.306    22.398    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/C
                         clock pessimism              0.000    22.398    
                         clock uncertainty            0.247    22.646    
    SLICE_X108Y25        FDRE (Hold_fdre_C_R)         0.244    22.890    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]
  -------------------------------------------------------------------
                         required time                        -22.890    
                         arrival time                          23.821    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        11.026ns  (logic 0.367ns (3.328%)  route 10.659ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        11.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.898ns = ( 22.398 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.659    23.821    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658    12.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.100    13.679    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152    13.831 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743    14.574    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326    14.900 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.393    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    15.517 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    16.163    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.287 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.658    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.782 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.940    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    17.064 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.943    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    18.092 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.306    22.398    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]/C
                         clock pessimism              0.000    22.398    
                         clock uncertainty            0.247    22.646    
    SLICE_X108Y25        FDRE (Hold_fdre_C_R)         0.244    22.890    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]
  -------------------------------------------------------------------
                         required time                        -22.890    
                         arrival time                          23.821    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        11.026ns  (logic 0.367ns (3.328%)  route 10.659ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        11.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.898ns = ( 22.398 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.659    23.821    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658    12.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.100    13.679    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152    13.831 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743    14.574    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326    14.900 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.393    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    15.517 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    16.163    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.287 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.658    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.782 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.940    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    17.064 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.943    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    18.092 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.306    22.398    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]/C
                         clock pessimism              0.000    22.398    
                         clock uncertainty            0.247    22.646    
    SLICE_X108Y25        FDRE (Hold_fdre_C_R)         0.244    22.890    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]
  -------------------------------------------------------------------
                         required time                        -22.890    
                         arrival time                          23.821    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        11.026ns  (logic 0.367ns (3.328%)  route 10.659ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        11.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.898ns = ( 22.398 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.659    23.821    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658    12.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.100    13.679    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152    13.831 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743    14.574    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326    14.900 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.393    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    15.517 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    16.163    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.287 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.658    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.782 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.940    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    17.064 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.943    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    18.092 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.306    22.398    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]/C
                         clock pessimism              0.000    22.398    
                         clock uncertainty            0.247    22.646    
    SLICE_X108Y25        FDRE (Hold_fdre_C_R)         0.244    22.890    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]
  -------------------------------------------------------------------
                         required time                        -22.890    
                         arrival time                          23.821    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.272ns  (logic 0.367ns (3.958%)  route 8.905ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        9.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.135ns = ( 20.635 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.905    22.067    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.592    12.389    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.513 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.663    13.176    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.124    13.300 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.519    13.820    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.944 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.315    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.439 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.597    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.721 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.314    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.438 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.884    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.954    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    17.106 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.529    20.635    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/C
                         clock pessimism              0.000    20.635    
                         clock uncertainty            0.247    20.883    
    SLICE_X106Y26        FDRE (Hold_fdre_C_R)         0.188    21.071    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]
  -------------------------------------------------------------------
                         required time                        -21.071    
                         arrival time                          22.067    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.272ns  (logic 0.367ns (3.958%)  route 8.905ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        9.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.135ns = ( 20.635 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.905    22.067    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.592    12.389    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.513 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.663    13.176    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.124    13.300 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.519    13.820    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.944 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.315    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.439 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.597    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.721 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.314    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.438 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.884    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.954    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    17.106 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.529    20.635    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/C
                         clock pessimism              0.000    20.635    
                         clock uncertainty            0.247    20.883    
    SLICE_X106Y26        FDRE (Hold_fdre_C_R)         0.188    21.071    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]
  -------------------------------------------------------------------
                         required time                        -21.071    
                         arrival time                          22.067    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.272ns  (logic 0.367ns (3.958%)  route 8.905ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        9.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.135ns = ( 20.635 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.905    22.067    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.592    12.389    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.513 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.663    13.176    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.124    13.300 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.519    13.820    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.944 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.315    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.439 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.597    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.721 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.314    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.438 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.884    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.954    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    17.106 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.529    20.635    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]/C
                         clock pessimism              0.000    20.635    
                         clock uncertainty            0.247    20.883    
    SLICE_X106Y26        FDRE (Hold_fdre_C_R)         0.188    21.071    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602]
  -------------------------------------------------------------------
                         required time                        -21.071    
                         arrival time                          22.067    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.272ns  (logic 0.367ns (3.958%)  route 8.905ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        9.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.135ns = ( 20.635 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.905    22.067    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.592    12.389    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.513 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.663    13.176    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.124    13.300 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.519    13.820    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.944 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.315    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.439 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.597    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.721 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.314    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.438 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.884    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.954    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    17.106 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.529    20.635    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X106Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/C
                         clock pessimism              0.000    20.635    
                         clock uncertainty            0.247    20.883    
    SLICE_X106Y26        FDRE (Hold_fdre_C_R)         0.188    21.071    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]
  -------------------------------------------------------------------
                         required time                        -21.071    
                         arrival time                          22.067    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.841ns  (logic 0.367ns (3.729%)  route 9.474ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        9.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.655ns = ( 21.155 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.474    22.636    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X103Y21        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.668    12.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.799    13.388    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.124    13.512 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.733    14.245    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.369 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    14.956    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    15.080 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.525    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.649 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.020    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    16.144 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.302    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    16.426 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.305    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    17.454 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.700    21.155    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X103Y21        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]/C
                         clock pessimism              0.000    21.155    
                         clock uncertainty            0.247    21.402    
    SLICE_X103Y21        FDRE (Hold_fdre_C_R)         0.188    21.590    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]
  -------------------------------------------------------------------
                         required time                        -21.590    
                         arrival time                          22.636    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.841ns  (logic 0.367ns (3.729%)  route 9.474ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        9.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.655ns = ( 21.155 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.474    22.636    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X103Y21        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.668    12.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.799    13.388    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.124    13.512 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.733    14.245    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.369 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    14.956    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    15.080 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.525    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.649 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.020    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    16.144 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.302    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    16.426 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.305    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    17.454 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.700    21.155    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X103Y21        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549]/C
                         clock pessimism              0.000    21.155    
                         clock uncertainty            0.247    21.402    
    SLICE_X103Y21        FDRE (Hold_fdre_C_R)         0.188    21.590    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549]
  -------------------------------------------------------------------
                         required time                        -21.590    
                         arrival time                          22.636    
  -------------------------------------------------------------------
                         slack                                  1.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk10_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.204ns (16.192%)  route 1.056ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 4.458 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.056     2.485    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.151     4.458    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/C
                         clock pessimism              0.000     4.458    
                         clock uncertainty           -0.266     4.192    
    SLICE_X75Y42         FDRE (Setup_fdre_C_R)       -0.050     4.142    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]
  -------------------------------------------------------------------
                         required time                          4.142    
                         arrival time                          -2.485    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.204ns (16.192%)  route 1.056ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 4.458 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.056     2.485    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.151     4.458    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
                         clock pessimism              0.000     4.458    
                         clock uncertainty           -0.266     4.192    
    SLICE_X75Y42         FDRE (Setup_fdre_C_R)       -0.050     4.142    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]
  -------------------------------------------------------------------
                         required time                          4.142    
                         arrival time                          -2.485    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.204ns (16.192%)  route 1.056ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 4.458 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.056     2.485    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.151     4.458    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/C
                         clock pessimism              0.000     4.458    
                         clock uncertainty           -0.266     4.192    
    SLICE_X75Y42         FDRE (Setup_fdre_C_R)       -0.050     4.142    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]
  -------------------------------------------------------------------
                         required time                          4.142    
                         arrival time                          -2.485    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.204ns (16.192%)  route 1.056ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 4.458 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.056     2.485    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.151     4.458    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/C
                         clock pessimism              0.000     4.458    
                         clock uncertainty           -0.266     4.192    
    SLICE_X75Y42         FDRE (Setup_fdre_C_R)       -0.050     4.142    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]
  -------------------------------------------------------------------
                         required time                          4.142    
                         arrival time                          -2.485    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.204ns (16.996%)  route 0.996ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 4.486 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.996     2.425    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.893     1.893    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.045     1.938 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.054     1.992    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.037 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.246     2.283    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.328 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.452    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.497 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.546    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.591 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.761    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.992    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.045     3.037 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.310    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.045     3.355 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.131     4.486    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]/C
                         clock pessimism              0.000     4.486    
                         clock uncertainty           -0.266     4.220    
    SLICE_X73Y45         FDRE (Setup_fdre_C_R)       -0.050     4.170    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.204ns (16.996%)  route 0.996ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 4.486 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.996     2.425    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.893     1.893    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.045     1.938 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.054     1.992    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.037 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.246     2.283    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.328 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.452    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.497 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.546    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.591 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.761    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.992    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.045     3.037 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.310    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.045     3.355 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.131     4.486    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]/C
                         clock pessimism              0.000     4.486    
                         clock uncertainty           -0.266     4.220    
    SLICE_X73Y45         FDRE (Setup_fdre_C_R)       -0.050     4.170    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.204ns (16.996%)  route 0.996ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 4.486 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.996     2.425    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.893     1.893    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.045     1.938 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.054     1.992    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.037 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.246     2.283    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.328 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.452    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.497 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.546    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.591 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.761    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.992    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.045     3.037 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.310    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.045     3.355 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.131     4.486    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]/C
                         clock pessimism              0.000     4.486    
                         clock uncertainty           -0.266     4.220    
    SLICE_X73Y45         FDRE (Setup_fdre_C_R)       -0.050     4.170    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.204ns (16.996%)  route 0.996ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 4.486 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.996     2.425    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.893     1.893    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.045     1.938 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.054     1.992    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.045     2.037 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.246     2.283    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.328 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.452    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.497 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.546    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.591 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.761    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.992    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.045     3.037 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.310    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.045     3.355 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.131     4.486    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y45         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]/C
                         clock pessimism              0.000     4.486    
                         clock uncertainty           -0.266     4.220    
    SLICE_X73Y45         FDRE (Setup_fdre_C_R)       -0.050     4.170    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.204ns (16.136%)  route 1.060ns (83.864%))
  Logic Levels:           0  
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 4.595 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.060     2.489    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X74Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.176     4.595    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]/C
                         clock pessimism              0.000     4.595    
                         clock uncertainty           -0.266     4.329    
    SLICE_X74Y42         FDRE (Setup_fdre_C_R)       -0.050     4.279    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]
  -------------------------------------------------------------------
                         required time                          4.279    
                         arrival time                          -2.489    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.204ns (16.136%)  route 1.060ns (83.864%))
  Logic Levels:           0  
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 4.595 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.060     2.489    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X74Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.176     4.595    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/C
                         clock pessimism              0.000     4.595    
                         clock uncertainty           -0.266     4.329    
    SLICE_X74Y42         FDRE (Setup_fdre_C_R)       -0.050     4.279    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]
  -------------------------------------------------------------------
                         required time                          4.279    
                         arrival time                          -2.489    
  -------------------------------------------------------------------
                         slack                                  1.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.013ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.479ns  (logic 0.418ns (28.266%)  route 1.061ns (71.734%))
  Logic Levels:           0  
  Clock Path Skew:        8.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.755ns = ( 11.755 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.061    14.222    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/C
                         clock pessimism              0.000    11.755    
                         clock uncertainty            0.266    12.021    
    SLICE_X80Y36         FDRE (Hold_fdre_C_R)         0.188    12.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]
  -------------------------------------------------------------------
                         required time                        -12.209    
                         arrival time                          14.222    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.479ns  (logic 0.418ns (28.266%)  route 1.061ns (71.734%))
  Logic Levels:           0  
  Clock Path Skew:        8.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.755ns = ( 11.755 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.061    14.222    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/C
                         clock pessimism              0.000    11.755    
                         clock uncertainty            0.266    12.021    
    SLICE_X80Y36         FDRE (Hold_fdre_C_R)         0.188    12.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]
  -------------------------------------------------------------------
                         required time                        -12.209    
                         arrival time                          14.222    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.479ns  (logic 0.418ns (28.266%)  route 1.061ns (71.734%))
  Logic Levels:           0  
  Clock Path Skew:        8.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.755ns = ( 11.755 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.061    14.222    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230]/C
                         clock pessimism              0.000    11.755    
                         clock uncertainty            0.266    12.021    
    SLICE_X80Y36         FDRE (Hold_fdre_C_R)         0.188    12.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230]
  -------------------------------------------------------------------
                         required time                        -12.209    
                         arrival time                          14.222    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.479ns  (logic 0.418ns (28.266%)  route 1.061ns (71.734%))
  Logic Levels:           0  
  Clock Path Skew:        8.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.755ns = ( 11.755 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.061    14.222    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231]/C
                         clock pessimism              0.000    11.755    
                         clock uncertainty            0.266    12.021    
    SLICE_X80Y36         FDRE (Hold_fdre_C_R)         0.188    12.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231]
  -------------------------------------------------------------------
                         required time                        -12.209    
                         arrival time                          14.222    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.601ns  (logic 0.418ns (26.111%)  route 1.183ns (73.890%))
  Logic Levels:           0  
  Clock Path Skew:        7.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.648ns = ( 11.648 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.183    14.344    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.996    11.648    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/C
                         clock pessimism              0.000    11.648    
                         clock uncertainty            0.266    11.914    
    SLICE_X72Y41         FDRE (Hold_fdre_C_R)         0.188    12.102    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]
  -------------------------------------------------------------------
                         required time                        -12.102    
                         arrival time                          14.344    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.601ns  (logic 0.418ns (26.111%)  route 1.183ns (73.890%))
  Logic Levels:           0  
  Clock Path Skew:        7.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.648ns = ( 11.648 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.183    14.344    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.996    11.648    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/C
                         clock pessimism              0.000    11.648    
                         clock uncertainty            0.266    11.914    
    SLICE_X72Y41         FDRE (Hold_fdre_C_R)         0.188    12.102    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]
  -------------------------------------------------------------------
                         required time                        -12.102    
                         arrival time                          14.344    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.601ns  (logic 0.418ns (26.111%)  route 1.183ns (73.890%))
  Logic Levels:           0  
  Clock Path Skew:        7.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.648ns = ( 11.648 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.183    14.344    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.996    11.648    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/C
                         clock pessimism              0.000    11.648    
                         clock uncertainty            0.266    11.914    
    SLICE_X72Y41         FDRE (Hold_fdre_C_R)         0.188    12.102    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]
  -------------------------------------------------------------------
                         required time                        -12.102    
                         arrival time                          14.344    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.601ns  (logic 0.418ns (26.111%)  route 1.183ns (73.890%))
  Logic Levels:           0  
  Clock Path Skew:        7.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.648ns = ( 11.648 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.183    14.344    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.996    11.648    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/C
                         clock pessimism              0.000    11.648    
                         clock uncertainty            0.266    11.914    
    SLICE_X72Y41         FDRE (Hold_fdre_C_R)         0.188    12.102    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]
  -------------------------------------------------------------------
                         required time                        -12.102    
                         arrival time                          14.344    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.507ns  (logic 0.418ns (27.734%)  route 1.089ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        7.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.539ns = ( 11.539 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.089    14.251    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.047    11.539    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/C
                         clock pessimism              0.000    11.539    
                         clock uncertainty            0.266    11.805    
    SLICE_X80Y40         FDRE (Hold_fdre_C_R)         0.188    11.993    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]
  -------------------------------------------------------------------
                         required time                        -11.993    
                         arrival time                          14.251    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.507ns  (logic 0.418ns (27.734%)  route 1.089ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        7.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.539ns = ( 11.539 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.089    14.251    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.047    11.539    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/C
                         clock pessimism              0.000    11.539    
                         clock uncertainty            0.266    11.805    
    SLICE_X80Y40         FDRE (Hold_fdre_C_R)         0.188    11.993    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]
  -------------------------------------------------------------------
                         required time                        -11.993    
                         arrival time                          14.251    
  -------------------------------------------------------------------
                         slack                                  2.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk30_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.456ns (8.352%)  route 5.004ns (91.648%))
  Logic Levels:           0  
  Clock Path Skew:        5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.499ns = ( 11.499 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.004     8.534    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.451     6.415    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.515 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.813    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.913 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.038    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.138 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.552    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.652 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.080    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.180 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.839    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.961 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.538    11.499    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.266    11.233    
    SLICE_X100Y52        FDRE (Setup_fdre_C_R)       -0.356    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.456ns (8.352%)  route 5.004ns (91.648%))
  Logic Levels:           0  
  Clock Path Skew:        5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.499ns = ( 11.499 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.004     8.534    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.451     6.415    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.515 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.813    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.913 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.038    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.138 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.552    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.652 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.080    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.180 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.839    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.961 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.538    11.499    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.266    11.233    
    SLICE_X100Y52        FDRE (Setup_fdre_C_R)       -0.356    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.456ns (8.352%)  route 5.004ns (91.648%))
  Logic Levels:           0  
  Clock Path Skew:        5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.499ns = ( 11.499 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.004     8.534    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.451     6.415    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.515 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.813    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.913 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.038    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.138 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.552    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.652 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.080    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.180 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.839    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.961 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.538    11.499    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.266    11.233    
    SLICE_X100Y52        FDRE (Setup_fdre_C_R)       -0.356    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[275]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.456ns (8.352%)  route 5.004ns (91.648%))
  Logic Levels:           0  
  Clock Path Skew:        5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.499ns = ( 11.499 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.004     8.534    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[275]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.451     6.415    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.515 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.813    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.913 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.038    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.138 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.552    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.652 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.080    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.180 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.839    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.961 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.538    11.499    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[275]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.266    11.233    
    SLICE_X100Y52        FDRE (Setup_fdre_C_R)       -0.356    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[275]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.175ns (6.345%)  route 2.583ns (93.655%))
  Logic Levels:           0  
  Clock Path Skew:        2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 6.833 - 3.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.873     1.239    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.175     1.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        2.583     3.997    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.925     3.925    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.970 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.161     4.130    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.045     4.175 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.233     4.408    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.453 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.623    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.668 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.854    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.899 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.024    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.069 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.118    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.163 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.458    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.044     5.502 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.331     6.833    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]/C
                         clock pessimism              0.000     6.833    
                         clock uncertainty           -0.266     6.567    
    SLICE_X101Y52        FDRE (Setup_fdre_C_R)       -0.050     6.517    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]
  -------------------------------------------------------------------
                         required time                          6.517    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.175ns (6.345%)  route 2.583ns (93.655%))
  Logic Levels:           0  
  Clock Path Skew:        2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 6.833 - 3.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.873     1.239    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.175     1.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        2.583     3.997    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.925     3.925    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.970 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.161     4.130    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.045     4.175 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.233     4.408    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.453 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.623    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.668 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.854    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.899 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.024    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.069 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.118    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.163 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.458    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.044     5.502 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.331     6.833    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237]/C
                         clock pessimism              0.000     6.833    
                         clock uncertainty           -0.266     6.567    
    SLICE_X101Y52        FDRE (Setup_fdre_C_R)       -0.050     6.517    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237]
  -------------------------------------------------------------------
                         required time                          6.517    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.175ns (6.345%)  route 2.583ns (93.655%))
  Logic Levels:           0  
  Clock Path Skew:        2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 6.833 - 3.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.873     1.239    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.175     1.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        2.583     3.997    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.925     3.925    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.970 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.161     4.130    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.045     4.175 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.233     4.408    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.453 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.623    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.668 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.854    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.899 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.024    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.069 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.118    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.163 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.458    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.044     5.502 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.331     6.833    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238]/C
                         clock pessimism              0.000     6.833    
                         clock uncertainty           -0.266     6.567    
    SLICE_X101Y52        FDRE (Setup_fdre_C_R)       -0.050     6.517    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238]
  -------------------------------------------------------------------
                         required time                          6.517    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.175ns (6.345%)  route 2.583ns (93.655%))
  Logic Levels:           0  
  Clock Path Skew:        2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 6.833 - 3.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.873     1.239    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.175     1.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        2.583     3.997    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.925     3.925    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.045     3.970 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.161     4.130    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.045     4.175 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.233     4.408    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.453 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.623    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.668 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.854    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.899 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.024    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.069 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.118    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.163 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.458    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.044     5.502 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.331     6.833    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y52        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239]/C
                         clock pessimism              0.000     6.833    
                         clock uncertainty           -0.266     6.567    
    SLICE_X101Y52        FDRE (Setup_fdre_C_R)       -0.050     6.517    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239]
  -------------------------------------------------------------------
                         required time                          6.517    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.175ns (6.779%)  route 2.406ns (93.221%))
  Logic Levels:           0  
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 6.794 - 3.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.873     1.239    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.175     1.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        2.406     3.820    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X99Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.911     3.911    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y143        LUT6 (Prop_lut6_I0_O)        0.045     3.956 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.162     4.118    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.045     4.163 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.328     4.491    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.536 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.706    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.751 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.937    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.982 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.107    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.152 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.201    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.246 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.541    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.044     5.585 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.210     6.794    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X99Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/C
                         clock pessimism              0.000     6.794    
                         clock uncertainty           -0.266     6.528    
    SLICE_X99Y56         FDRE (Setup_fdre_C_R)       -0.050     6.478    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.175ns (6.779%)  route 2.406ns (93.221%))
  Logic Levels:           0  
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 6.794 - 3.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.873     1.239    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.175     1.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        2.406     3.820    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X99Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.911     3.911    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y143        LUT6 (Prop_lut6_I0_O)        0.045     3.956 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.162     4.118    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.045     4.163 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.328     4.491    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.536 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.706    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.751 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.937    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.982 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.107    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.152 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.201    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.246 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.541    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.044     5.585 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.210     6.794    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X99Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              0.000     6.794    
                         clock uncertainty           -0.266     6.528    
    SLICE_X99Y56         FDRE (Setup_fdre_C_R)       -0.050     6.478    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                  2.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.366ns = ( 13.366 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.518     7.116    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.604    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.877    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.494    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.618 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.137    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.261 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.068    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.220 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.146    13.366    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]/C
                         clock pessimism              0.000    13.366    
                         clock uncertainty            0.266    13.632    
    SLICE_X100Y51        FDRE (Hold_fdre_C_R)         0.244    13.876    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]
  -------------------------------------------------------------------
                         required time                        -13.876    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.366ns = ( 13.366 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.518     7.116    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.604    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.877    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.494    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.618 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.137    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.261 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.068    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.220 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.146    13.366    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269]/C
                         clock pessimism              0.000    13.366    
                         clock uncertainty            0.266    13.632    
    SLICE_X100Y51        FDRE (Hold_fdre_C_R)         0.244    13.876    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269]
  -------------------------------------------------------------------
                         required time                        -13.876    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.366ns = ( 13.366 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.518     7.116    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.604    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.877    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.494    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.618 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.137    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.261 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.068    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.220 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.146    13.366    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]/C
                         clock pessimism              0.000    13.366    
                         clock uncertainty            0.266    13.632    
    SLICE_X100Y51        FDRE (Hold_fdre_C_R)         0.244    13.876    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]
  -------------------------------------------------------------------
                         required time                        -13.876    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.366ns = ( 13.366 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.518     7.116    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.604    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.877    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.494    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.618 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.137    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.261 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.068    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.220 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.146    13.366    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271]/C
                         clock pessimism              0.000    13.366    
                         clock uncertainty            0.266    13.632    
    SLICE_X100Y51        FDRE (Hold_fdre_C_R)         0.244    13.876    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271]
  -------------------------------------------------------------------
                         required time                        -13.876    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.339ns  (logic 0.367ns (27.418%)  route 0.972ns (72.582%))
  Logic Levels:           0  
  Clock Path Skew:        7.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.369ns = ( 13.369 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.972    14.121    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.518     7.116    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.604    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.877    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.494    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.618 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.137    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.261 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.068    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.220 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.149    13.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]/C
                         clock pessimism              0.000    13.369    
                         clock uncertainty            0.266    13.635    
    SLICE_X100Y50        FDRE (Hold_fdre_C_R)         0.244    13.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]
  -------------------------------------------------------------------
                         required time                        -13.879    
                         arrival time                          14.121    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.339ns  (logic 0.367ns (27.418%)  route 0.972ns (72.582%))
  Logic Levels:           0  
  Clock Path Skew:        7.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.369ns = ( 13.369 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.972    14.121    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.518     7.116    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.604    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.877    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.494    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.618 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.137    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.261 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.068    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.220 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.149    13.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265]/C
                         clock pessimism              0.000    13.369    
                         clock uncertainty            0.266    13.635    
    SLICE_X100Y50        FDRE (Hold_fdre_C_R)         0.244    13.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265]
  -------------------------------------------------------------------
                         required time                        -13.879    
                         arrival time                          14.121    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.339ns  (logic 0.367ns (27.418%)  route 0.972ns (72.582%))
  Logic Levels:           0  
  Clock Path Skew:        7.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.369ns = ( 13.369 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.972    14.121    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.518     7.116    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.604    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.877    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.494    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.618 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.137    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.261 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.068    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.220 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.149    13.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266]/C
                         clock pessimism              0.000    13.369    
                         clock uncertainty            0.266    13.635    
    SLICE_X100Y50        FDRE (Hold_fdre_C_R)         0.244    13.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266]
  -------------------------------------------------------------------
                         required time                        -13.879    
                         arrival time                          14.121    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.339ns  (logic 0.367ns (27.418%)  route 0.972ns (72.582%))
  Logic Levels:           0  
  Clock Path Skew:        7.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.369ns = ( 13.369 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.972    14.121    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.518     7.116    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.240 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.604    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.877    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.494    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.618 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.137    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.261 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.068    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.220 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.149    13.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267]/C
                         clock pessimism              0.000    13.369    
                         clock uncertainty            0.266    13.635    
    SLICE_X100Y50        FDRE (Hold_fdre_C_R)         0.244    13.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267]
  -------------------------------------------------------------------
                         required time                        -13.879    
                         arrival time                          14.121    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.220ns = ( 13.220 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.149    13.220    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]/C
                         clock pessimism              0.000    13.220    
                         clock uncertainty            0.266    13.486    
    SLICE_X101Y51        FDRE (Hold_fdre_C_R)         0.188    13.674    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]
  -------------------------------------------------------------------
                         required time                        -13.674    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.220ns = ( 13.220 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.149    13.220    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233]/C
                         clock pessimism              0.000    13.220    
                         clock uncertainty            0.266    13.486    
    SLICE_X101Y51        FDRE (Hold_fdre_C_R)         0.188    13.674    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233]
  -------------------------------------------------------------------
                         required time                        -13.674    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk80_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 0.456ns (5.173%)  route 8.359ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 15.138 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.359    11.889    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.268     9.268    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.368 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.132     9.500    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100     9.600 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.248     9.848    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.948 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.254    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.354 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.488    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.588 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    11.082    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.182 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    11.594    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    11.694 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    12.471    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.122    12.593 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.545    15.138    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.266    14.872    
    SLICE_X96Y51         FDRE (Setup_fdre_C_R)       -0.356    14.516    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 0.456ns (5.173%)  route 8.359ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 15.138 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.359    11.889    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.268     9.268    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.368 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.132     9.500    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100     9.600 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.248     9.848    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.948 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.254    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.354 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.488    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.588 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    11.082    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.182 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    11.594    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    11.694 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    12.471    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.122    12.593 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.545    15.138    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.266    14.872    
    SLICE_X96Y51         FDRE (Setup_fdre_C_R)       -0.356    14.516    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 0.456ns (5.173%)  route 8.359ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 15.138 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.359    11.889    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.268     9.268    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.368 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.132     9.500    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100     9.600 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.248     9.848    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.948 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.254    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.354 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.488    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.588 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    11.082    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.182 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    11.594    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    11.694 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    12.471    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.122    12.593 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.545    15.138    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.266    14.872    
    SLICE_X96Y51         FDRE (Setup_fdre_C_R)       -0.356    14.516    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 0.456ns (5.173%)  route 8.359ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 15.138 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.359    11.889    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.268     9.268    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.368 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.132     9.500    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100     9.600 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.248     9.848    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.948 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.254    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.354 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.488    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.588 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    11.082    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.182 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    11.594    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    11.694 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    12.471    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.122    12.593 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.545    15.138    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.266    14.872    
    SLICE_X96Y51         FDRE (Setup_fdre_C_R)       -0.356    14.516    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 0.456ns (5.068%)  route 8.541ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 15.642 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.541    12.071    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X102Y45        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.321     9.321    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y141        LUT6 (Prop_lut6_I0_O)        0.100     9.421 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.545     9.966    design_1_i/HCI_5/inst/mux_out[16]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.100    10.066 f  design_1_i/HCI_5/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.456    10.522    design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    10.622 r  design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.928    design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.028 f  design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    11.162    design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.262 r  design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    11.765    design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.865 f  design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    12.239    design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    12.339 r  design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.115    design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X88Y140        LUT5 (Prop_lut5_I0_O)        0.122    13.237 r  design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.405    15.642    design_1_i/HCI_5/inst/frequency_counter_instance/out[16]
    SLICE_X102Y45        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520]/C
                         clock pessimism              0.000    15.642    
                         clock uncertainty           -0.266    15.376    
    SLICE_X102Y45        FDRE (Setup_fdre_C_R)       -0.356    15.020    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 0.456ns (5.068%)  route 8.541ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 15.642 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.541    12.071    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X102Y45        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.321     9.321    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y141        LUT6 (Prop_lut6_I0_O)        0.100     9.421 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.545     9.966    design_1_i/HCI_5/inst/mux_out[16]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.100    10.066 f  design_1_i/HCI_5/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.456    10.522    design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    10.622 r  design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.928    design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.028 f  design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    11.162    design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.262 r  design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    11.765    design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.865 f  design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    12.239    design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    12.339 r  design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.115    design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X88Y140        LUT5 (Prop_lut5_I0_O)        0.122    13.237 r  design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.405    15.642    design_1_i/HCI_5/inst/frequency_counter_instance/out[16]
    SLICE_X102Y45        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521]/C
                         clock pessimism              0.000    15.642    
                         clock uncertainty           -0.266    15.376    
    SLICE_X102Y45        FDRE (Setup_fdre_C_R)       -0.356    15.020    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 0.456ns (5.068%)  route 8.541ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 15.642 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.541    12.071    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X102Y45        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.321     9.321    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y141        LUT6 (Prop_lut6_I0_O)        0.100     9.421 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.545     9.966    design_1_i/HCI_5/inst/mux_out[16]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.100    10.066 f  design_1_i/HCI_5/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.456    10.522    design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    10.622 r  design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.928    design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.028 f  design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    11.162    design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.262 r  design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    11.765    design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.865 f  design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    12.239    design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    12.339 r  design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.115    design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X88Y140        LUT5 (Prop_lut5_I0_O)        0.122    13.237 r  design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.405    15.642    design_1_i/HCI_5/inst/frequency_counter_instance/out[16]
    SLICE_X102Y45        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522]/C
                         clock pessimism              0.000    15.642    
                         clock uncertainty           -0.266    15.376    
    SLICE_X102Y45        FDRE (Setup_fdre_C_R)       -0.356    15.020    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 0.456ns (5.068%)  route 8.541ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 15.642 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.541    12.071    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X102Y45        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.321     9.321    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y141        LUT6 (Prop_lut6_I0_O)        0.100     9.421 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.545     9.966    design_1_i/HCI_5/inst/mux_out[16]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.100    10.066 f  design_1_i/HCI_5/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.456    10.522    design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    10.622 r  design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.928    design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.028 f  design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    11.162    design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.262 r  design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    11.765    design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.865 f  design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    12.239    design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    12.339 r  design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.115    design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X88Y140        LUT5 (Prop_lut5_I0_O)        0.122    13.237 r  design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.405    15.642    design_1_i/HCI_5/inst/frequency_counter_instance/out[16]
    SLICE_X102Y45        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523]/C
                         clock pessimism              0.000    15.642    
                         clock uncertainty           -0.266    15.376    
    SLICE_X102Y45        FDRE (Setup_fdre_C_R)       -0.356    15.020    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 0.456ns (4.824%)  route 8.997ns (95.176%))
  Logic Levels:           0  
  Clock Path Skew:        6.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 16.129 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.997    12.527    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X98Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.313     9.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100     9.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.534     9.947    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.047 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.616    10.663    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    10.763 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.061    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.161 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.286    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.386 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.800    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.900 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    12.561    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    12.661 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.437    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    13.559 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.570    16.129    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X98Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/C
                         clock pessimism              0.000    16.129    
                         clock uncertainty           -0.266    15.863    
    SLICE_X98Y53         FDRE (Setup_fdre_C_R)       -0.356    15.507    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 0.456ns (4.824%)  route 8.997ns (95.176%))
  Logic Levels:           0  
  Clock Path Skew:        6.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 16.129 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.997    12.527    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X98Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.313     9.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100     9.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.534     9.947    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.047 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.616    10.663    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    10.763 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.061    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.161 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.286    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.386 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.800    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.900 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    12.561    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    12.661 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.437    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    13.559 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.570    16.129    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X98Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/C
                         clock pessimism              0.000    16.129    
                         clock uncertainty           -0.266    15.863    
    SLICE_X98Y53         FDRE (Setup_fdre_C_R)       -0.356    15.507    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  2.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.707ns  (logic 0.367ns (7.797%)  route 4.340ns (92.203%))
  Logic Levels:           0  
  Clock Path Skew:        6.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.513ns = ( 16.513 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.340    17.489    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.880    16.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/C
                         clock pessimism              0.000    16.513    
                         clock uncertainty            0.266    16.779    
    SLICE_X96Y53         FDRE (Hold_fdre_C_R)         0.244    17.023    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]
  -------------------------------------------------------------------
                         required time                        -17.023    
                         arrival time                          17.489    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[465]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.707ns  (logic 0.367ns (7.797%)  route 4.340ns (92.203%))
  Logic Levels:           0  
  Clock Path Skew:        6.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.513ns = ( 16.513 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.340    17.489    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[465]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.880    16.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[465]/C
                         clock pessimism              0.000    16.513    
                         clock uncertainty            0.266    16.779    
    SLICE_X96Y53         FDRE (Hold_fdre_C_R)         0.244    17.023    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[465]
  -------------------------------------------------------------------
                         required time                        -17.023    
                         arrival time                          17.489    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.707ns  (logic 0.367ns (7.797%)  route 4.340ns (92.203%))
  Logic Levels:           0  
  Clock Path Skew:        6.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.513ns = ( 16.513 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.340    17.489    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.880    16.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/C
                         clock pessimism              0.000    16.513    
                         clock uncertainty            0.266    16.779    
    SLICE_X96Y53         FDRE (Hold_fdre_C_R)         0.244    17.023    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]
  -------------------------------------------------------------------
                         required time                        -17.023    
                         arrival time                          17.489    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.707ns  (logic 0.367ns (7.797%)  route 4.340ns (92.203%))
  Logic Levels:           0  
  Clock Path Skew:        6.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.513ns = ( 16.513 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.340    17.489    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.880    16.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                         clock pessimism              0.000    16.513    
                         clock uncertainty            0.266    16.779    
    SLICE_X96Y53         FDRE (Hold_fdre_C_R)         0.244    17.023    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
  -------------------------------------------------------------------
                         required time                        -17.023    
                         arrival time                          17.489    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.935ns  (logic 0.367ns (7.437%)  route 4.568ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        6.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 16.435 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.568    17.718    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    16.435    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/C
                         clock pessimism              0.000    16.435    
                         clock uncertainty            0.266    16.701    
    SLICE_X96Y56         FDRE (Hold_fdre_C_R)         0.244    16.945    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]
  -------------------------------------------------------------------
                         required time                        -16.945    
                         arrival time                          17.718    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.935ns  (logic 0.367ns (7.437%)  route 4.568ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        6.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 16.435 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.568    17.718    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    16.435    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/C
                         clock pessimism              0.000    16.435    
                         clock uncertainty            0.266    16.701    
    SLICE_X96Y56         FDRE (Hold_fdre_C_R)         0.244    16.945    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]
  -------------------------------------------------------------------
                         required time                        -16.945    
                         arrival time                          17.718    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.935ns  (logic 0.367ns (7.437%)  route 4.568ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        6.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 16.435 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.568    17.718    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    16.435    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/C
                         clock pessimism              0.000    16.435    
                         clock uncertainty            0.266    16.701    
    SLICE_X96Y56         FDRE (Hold_fdre_C_R)         0.244    16.945    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]
  -------------------------------------------------------------------
                         required time                        -16.945    
                         arrival time                          17.718    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.935ns  (logic 0.367ns (7.437%)  route 4.568ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        6.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 16.435 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.568    17.718    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    16.435    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/C
                         clock pessimism              0.000    16.435    
                         clock uncertainty            0.266    16.701    
    SLICE_X96Y56         FDRE (Hold_fdre_C_R)         0.244    16.945    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]
  -------------------------------------------------------------------
                         required time                        -16.945    
                         arrival time                          17.718    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.205ns  (logic 0.367ns (7.051%)  route 4.838ns (92.949%))
  Logic Levels:           0  
  Clock Path Skew:        6.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.376ns = ( 16.376 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.838    17.988    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.743    16.376    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]/C
                         clock pessimism              0.000    16.376    
                         clock uncertainty            0.266    16.642    
    SLICE_X96Y52         FDRE (Hold_fdre_C_R)         0.244    16.886    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]
  -------------------------------------------------------------------
                         required time                        -16.886    
                         arrival time                          17.988    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.205ns  (logic 0.367ns (7.051%)  route 4.838ns (92.949%))
  Logic Levels:           0  
  Clock Path Skew:        6.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.376ns = ( 16.376 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.838    17.988    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.743    16.376    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461]/C
                         clock pessimism              0.000    16.376    
                         clock uncertainty            0.266    16.642    
    SLICE_X96Y52         FDRE (Hold_fdre_C_R)         0.244    16.886    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461]
  -------------------------------------------------------------------
                         required time                        -16.886    
                         arrival time                          17.988    
  -------------------------------------------------------------------
                         slack                                  1.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk90_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.518ns (5.068%)  route 9.703ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        5.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 17.263 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.703    13.255    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250    11.250    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    11.350 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.542    11.891    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X88Y123        LUT1 (Prop_lut1_I0_O)        0.100    11.991 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.279    12.271    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.371 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.669    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.769 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.894    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.994 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.471    13.465    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.565 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.456    14.021    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    14.121 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.781    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.122    14.903 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.360    17.263    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X89Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
                         clock pessimism              0.000    17.263    
                         clock uncertainty           -0.266    16.997    
    SLICE_X89Y34         FDRE (Setup_fdre_C_R)       -0.261    16.736    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]
  -------------------------------------------------------------------
                         required time                         16.736    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.518ns (5.068%)  route 9.703ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        5.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 17.263 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.703    13.255    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250    11.250    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    11.350 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.542    11.891    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X88Y123        LUT1 (Prop_lut1_I0_O)        0.100    11.991 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.279    12.271    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.371 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.669    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.769 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.894    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.994 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.471    13.465    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.565 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.456    14.021    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    14.121 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.781    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.122    14.903 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.360    17.263    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X89Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/C
                         clock pessimism              0.000    17.263    
                         clock uncertainty           -0.266    16.997    
    SLICE_X89Y34         FDRE (Setup_fdre_C_R)       -0.261    16.736    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]
  -------------------------------------------------------------------
                         required time                         16.736    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.518ns (5.068%)  route 9.703ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        5.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 17.263 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.703    13.255    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250    11.250    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    11.350 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.542    11.891    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X88Y123        LUT1 (Prop_lut1_I0_O)        0.100    11.991 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.279    12.271    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.371 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.669    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.769 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.894    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.994 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.471    13.465    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.565 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.456    14.021    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    14.121 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.781    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.122    14.903 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.360    17.263    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X89Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386]/C
                         clock pessimism              0.000    17.263    
                         clock uncertainty           -0.266    16.997    
    SLICE_X89Y34         FDRE (Setup_fdre_C_R)       -0.261    16.736    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386]
  -------------------------------------------------------------------
                         required time                         16.736    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.518ns (5.068%)  route 9.703ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        5.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 17.263 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.703    13.255    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250    11.250    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    11.350 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.542    11.891    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X88Y123        LUT1 (Prop_lut1_I0_O)        0.100    11.991 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.279    12.271    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.371 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.669    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.769 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.894    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.994 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.471    13.465    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.565 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.456    14.021    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    14.121 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.781    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.122    14.903 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.360    17.263    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X89Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387]/C
                         clock pessimism              0.000    17.263    
                         clock uncertainty           -0.266    16.997    
    SLICE_X89Y34         FDRE (Setup_fdre_C_R)       -0.261    16.736    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387]
  -------------------------------------------------------------------
                         required time                         16.736    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 0.518ns (5.144%)  route 9.552ns (94.856%))
  Logic Levels:           0  
  Clock Path Skew:        5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.125ns = ( 17.125 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.552    13.104    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250    11.250    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    11.350 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.542    11.891    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X88Y123        LUT1 (Prop_lut1_I0_O)        0.100    11.991 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.279    12.271    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.371 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.669    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.769 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.894    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.994 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.471    13.465    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.565 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.456    14.021    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    14.121 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.781    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.122    14.903 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.222    17.125    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X89Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]/C
                         clock pessimism              0.000    17.125    
                         clock uncertainty           -0.266    16.859    
    SLICE_X89Y35         FDRE (Setup_fdre_C_R)       -0.261    16.598    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]
  -------------------------------------------------------------------
                         required time                         16.598    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 0.518ns (5.144%)  route 9.552ns (94.856%))
  Logic Levels:           0  
  Clock Path Skew:        5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.125ns = ( 17.125 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.552    13.104    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250    11.250    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    11.350 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.542    11.891    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X88Y123        LUT1 (Prop_lut1_I0_O)        0.100    11.991 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.279    12.271    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.371 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.669    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.769 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.894    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.994 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.471    13.465    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.565 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.456    14.021    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    14.121 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.781    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.122    14.903 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.222    17.125    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X89Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389]/C
                         clock pessimism              0.000    17.125    
                         clock uncertainty           -0.266    16.859    
    SLICE_X89Y35         FDRE (Setup_fdre_C_R)       -0.261    16.598    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389]
  -------------------------------------------------------------------
                         required time                         16.598    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 0.518ns (5.144%)  route 9.552ns (94.856%))
  Logic Levels:           0  
  Clock Path Skew:        5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.125ns = ( 17.125 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.552    13.104    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250    11.250    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    11.350 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.542    11.891    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X88Y123        LUT1 (Prop_lut1_I0_O)        0.100    11.991 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.279    12.271    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.371 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.669    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.769 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.894    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.994 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.471    13.465    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.565 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.456    14.021    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    14.121 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.781    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.122    14.903 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.222    17.125    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X89Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390]/C
                         clock pessimism              0.000    17.125    
                         clock uncertainty           -0.266    16.859    
    SLICE_X89Y35         FDRE (Setup_fdre_C_R)       -0.261    16.598    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390]
  -------------------------------------------------------------------
                         required time                         16.598    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 0.518ns (5.144%)  route 9.552ns (94.856%))
  Logic Levels:           0  
  Clock Path Skew:        5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.125ns = ( 17.125 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.552    13.104    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250    11.250    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    11.350 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.542    11.891    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X88Y123        LUT1 (Prop_lut1_I0_O)        0.100    11.991 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.279    12.271    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.371 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.669    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.769 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.894    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    12.994 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.471    13.465    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.565 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.456    14.021    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    14.121 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.781    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.122    14.903 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.222    17.125    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X89Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391]/C
                         clock pessimism              0.000    17.125    
                         clock uncertainty           -0.266    16.859    
    SLICE_X89Y35         FDRE (Setup_fdre_C_R)       -0.261    16.598    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391]
  -------------------------------------------------------------------
                         required time                         16.598    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 0.518ns (5.221%)  route 9.404ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 17.117 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.404    12.956    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.359    17.117    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
                         clock pessimism              0.000    17.117    
                         clock uncertainty           -0.266    16.851    
    SLICE_X84Y33         FDRE (Setup_fdre_C_R)       -0.261    16.590    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]
  -------------------------------------------------------------------
                         required time                         16.590    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 0.518ns (5.221%)  route 9.404ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 17.117 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.404    12.956    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.359    17.117    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
                         clock pessimism              0.000    17.117    
                         clock uncertainty           -0.266    16.851    
    SLICE_X84Y33         FDRE (Setup_fdre_C_R)       -0.261    16.590    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]
  -------------------------------------------------------------------
                         required time                         16.590    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.472ns  (logic 0.418ns (5.594%)  route 7.054ns (94.406%))
  Logic Levels:           0  
  Clock Path Skew:        7.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.598ns = ( 19.598 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.054    20.215    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.044    19.598    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]/C
                         clock pessimism              0.000    19.598    
                         clock uncertainty            0.266    19.864    
    SLICE_X86Y41         FDRE (Hold_fdre_C_R)         0.244    20.108    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]
  -------------------------------------------------------------------
                         required time                        -20.108    
                         arrival time                          20.215    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[497]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.472ns  (logic 0.418ns (5.594%)  route 7.054ns (94.406%))
  Logic Levels:           0  
  Clock Path Skew:        7.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.598ns = ( 19.598 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.054    20.215    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[497]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.044    19.598    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[497]/C
                         clock pessimism              0.000    19.598    
                         clock uncertainty            0.266    19.864    
    SLICE_X86Y41         FDRE (Hold_fdre_C_R)         0.244    20.108    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[497]
  -------------------------------------------------------------------
                         required time                        -20.108    
                         arrival time                          20.215    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[498]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.472ns  (logic 0.418ns (5.594%)  route 7.054ns (94.406%))
  Logic Levels:           0  
  Clock Path Skew:        7.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.598ns = ( 19.598 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.054    20.215    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[498]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.044    19.598    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[498]/C
                         clock pessimism              0.000    19.598    
                         clock uncertainty            0.266    19.864    
    SLICE_X86Y41         FDRE (Hold_fdre_C_R)         0.244    20.108    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[498]
  -------------------------------------------------------------------
                         required time                        -20.108    
                         arrival time                          20.215    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[499]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.472ns  (logic 0.418ns (5.594%)  route 7.054ns (94.406%))
  Logic Levels:           0  
  Clock Path Skew:        7.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.598ns = ( 19.598 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.054    20.215    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[499]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.044    19.598    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[499]/C
                         clock pessimism              0.000    19.598    
                         clock uncertainty            0.266    19.864    
    SLICE_X86Y41         FDRE (Hold_fdre_C_R)         0.244    20.108    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[499]
  -------------------------------------------------------------------
                         required time                        -20.108    
                         arrival time                          20.215    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.176ns  (logic 0.418ns (5.825%)  route 6.758ns (94.175%))
  Logic Levels:           0  
  Clock Path Skew:        7.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.259ns = ( 19.259 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.758    19.919    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.705    19.259    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/C
                         clock pessimism              0.000    19.259    
                         clock uncertainty            0.266    19.525    
    SLICE_X86Y44         FDRE (Hold_fdre_C_R)         0.244    19.769    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]
  -------------------------------------------------------------------
                         required time                        -19.769    
                         arrival time                          19.919    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.176ns  (logic 0.418ns (5.825%)  route 6.758ns (94.175%))
  Logic Levels:           0  
  Clock Path Skew:        7.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.259ns = ( 19.259 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.758    19.919    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.705    19.259    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/C
                         clock pessimism              0.000    19.259    
                         clock uncertainty            0.266    19.525    
    SLICE_X86Y44         FDRE (Hold_fdre_C_R)         0.244    19.769    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]
  -------------------------------------------------------------------
                         required time                        -19.769    
                         arrival time                          19.919    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.176ns  (logic 0.418ns (5.825%)  route 6.758ns (94.175%))
  Logic Levels:           0  
  Clock Path Skew:        7.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.259ns = ( 19.259 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.758    19.919    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.705    19.259    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]/C
                         clock pessimism              0.000    19.259    
                         clock uncertainty            0.266    19.525    
    SLICE_X86Y44         FDRE (Hold_fdre_C_R)         0.244    19.769    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]
  -------------------------------------------------------------------
                         required time                        -19.769    
                         arrival time                          19.919    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.176ns  (logic 0.418ns (5.825%)  route 6.758ns (94.175%))
  Logic Levels:           0  
  Clock Path Skew:        7.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.259ns = ( 19.259 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.758    19.919    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.705    19.259    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/C
                         clock pessimism              0.000    19.259    
                         clock uncertainty            0.266    19.525    
    SLICE_X86Y44         FDRE (Hold_fdre_C_R)         0.244    19.769    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]
  -------------------------------------------------------------------
                         required time                        -19.769    
                         arrival time                          19.919    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.501ns  (logic 0.418ns (5.572%)  route 7.083ns (94.428%))
  Logic Levels:           0  
  Clock Path Skew:        7.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.457ns = ( 19.457 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.083    20.245    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.903    19.457    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/C
                         clock pessimism              0.000    19.457    
                         clock uncertainty            0.266    19.723    
    SLICE_X86Y42         FDRE (Hold_fdre_C_R)         0.244    19.967    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]
  -------------------------------------------------------------------
                         required time                        -19.967    
                         arrival time                          20.245    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.501ns  (logic 0.418ns (5.572%)  route 7.083ns (94.428%))
  Logic Levels:           0  
  Clock Path Skew:        7.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.457ns = ( 19.457 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.083    20.245    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X86Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.655    11.655    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.779 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.663    12.442    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X94Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.726    13.292    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.416 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.009    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.133 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.625    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.749 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.120    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.244 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.402    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.405    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.554 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.903    19.457    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X86Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/C
                         clock pessimism              0.000    19.457    
                         clock uncertainty            0.266    19.723    
    SLICE_X86Y42         FDRE (Hold_fdre_C_R)         0.244    19.967    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]
  -------------------------------------------------------------------
                         required time                        -19.967    
                         arrival time                          20.245    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk10_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 0.456ns (3.269%)  route 13.494ns (96.731%))
  Logic Levels:           0  
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 17.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.494    16.897    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.159    12.159    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.259 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.354    12.613    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y124        LUT1 (Prop_lut1_I0_O)        0.120    12.733 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.397    13.130    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.268    13.398 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.812    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.912 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.739    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.839 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.964    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.064 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.090    17.988    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/C
                         clock pessimism              0.000    17.988    
                         clock uncertainty           -0.317    17.671    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.261    17.410    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 0.456ns (3.269%)  route 13.494ns (96.731%))
  Logic Levels:           0  
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 17.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.494    16.897    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.159    12.159    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.259 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.354    12.613    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y124        LUT1 (Prop_lut1_I0_O)        0.120    12.733 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.397    13.130    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.268    13.398 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.812    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.912 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.739    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.839 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.964    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.064 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.090    17.988    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97]/C
                         clock pessimism              0.000    17.988    
                         clock uncertainty           -0.317    17.671    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.261    17.410    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97]
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 0.456ns (3.269%)  route 13.494ns (96.731%))
  Logic Levels:           0  
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 17.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.494    16.897    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.159    12.159    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.259 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.354    12.613    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y124        LUT1 (Prop_lut1_I0_O)        0.120    12.733 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.397    13.130    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.268    13.398 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.812    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.912 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.739    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.839 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.964    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.064 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.090    17.988    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/C
                         clock pessimism              0.000    17.988    
                         clock uncertainty           -0.317    17.671    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.261    17.410    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 0.456ns (3.269%)  route 13.494ns (96.731%))
  Logic Levels:           0  
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 17.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.494    16.897    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.159    12.159    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.259 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.354    12.613    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y124        LUT1 (Prop_lut1_I0_O)        0.120    12.733 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.397    13.130    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.268    13.398 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.812    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.912 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.739    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.839 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.964    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.064 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.090    17.988    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
                         clock pessimism              0.000    17.988    
                         clock uncertainty           -0.317    17.671    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.261    17.410    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.635ns  (logic 0.456ns (3.344%)  route 13.179ns (96.656%))
  Logic Levels:           0  
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.739ns = ( 17.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.179    16.582    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.185    12.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.354    12.639    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.739 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.622    13.361    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    13.461 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.759    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    13.859 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.984    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.084 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.498    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.598 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.027    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.127 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.786    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.122    15.908 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.831    17.739    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
                         clock pessimism              0.000    17.739    
                         clock uncertainty           -0.317    17.421    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.261    17.160    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.635ns  (logic 0.456ns (3.344%)  route 13.179ns (96.656%))
  Logic Levels:           0  
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.739ns = ( 17.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.179    16.582    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.185    12.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.354    12.639    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.739 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.622    13.361    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    13.461 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.759    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    13.859 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.984    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.084 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.498    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.598 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.027    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.127 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.786    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.122    15.908 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.831    17.739    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193]/C
                         clock pessimism              0.000    17.739    
                         clock uncertainty           -0.317    17.421    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.261    17.160    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193]
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.635ns  (logic 0.456ns (3.344%)  route 13.179ns (96.656%))
  Logic Levels:           0  
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.739ns = ( 17.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.179    16.582    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.185    12.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.354    12.639    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.739 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.622    13.361    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    13.461 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.759    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    13.859 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.984    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.084 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.498    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.598 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.027    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.127 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.786    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.122    15.908 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.831    17.739    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194]/C
                         clock pessimism              0.000    17.739    
                         clock uncertainty           -0.317    17.421    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.261    17.160    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194]
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.635ns  (logic 0.456ns (3.344%)  route 13.179ns (96.656%))
  Logic Levels:           0  
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.739ns = ( 17.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.179    16.582    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.185    12.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.354    12.639    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.739 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.622    13.361    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    13.461 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.759    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    13.859 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.984    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.084 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.498    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.598 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.027    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.127 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.786    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.122    15.908 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.831    17.739    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                         clock pessimism              0.000    17.739    
                         clock uncertainty           -0.317    17.421    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.261    17.160    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.313ns  (logic 0.456ns (3.425%)  route 12.857ns (96.575%))
  Logic Levels:           0  
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.776ns = ( 17.776 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.857    16.260    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.176    12.176    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.276 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.232    12.508    design_1_i/HCI_2/inst/mux_out[0]
    SLICE_X48Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.608 f  design_1_i/HCI_2/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.691    13.299    design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.399 r  design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.697    design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.797 f  design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.922    design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.022 r  design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.436    design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.536 f  design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.965    design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.065 r  design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.724    design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y131        LUT5 (Prop_lut5_I0_O)        0.122    15.846 r  design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.930    17.776    design_1_i/HCI_2/inst/frequency_counter_instance/out[0]
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
                         clock pessimism              0.000    17.776    
                         clock uncertainty           -0.317    17.458    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.356    17.102    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                         -16.260    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.313ns  (logic 0.456ns (3.425%)  route 12.857ns (96.575%))
  Logic Levels:           0  
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.776ns = ( 17.776 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.857    16.260    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.176    12.176    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.276 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.232    12.508    design_1_i/HCI_2/inst/mux_out[0]
    SLICE_X48Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.608 f  design_1_i/HCI_2/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.691    13.299    design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.399 r  design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.697    design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.797 f  design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.922    design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.022 r  design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.436    design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.536 f  design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.965    design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.065 r  design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.724    design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y131        LUT5 (Prop_lut5_I0_O)        0.122    15.846 r  design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.930    17.776    design_1_i/HCI_2/inst/frequency_counter_instance/out[0]
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
                         clock pessimism              0.000    17.776    
                         clock uncertainty           -0.317    17.458    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.356    17.102    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                         -16.260    
  -------------------------------------------------------------------
                         slack                                  0.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.749ns  (logic 0.141ns (2.969%)  route 4.608ns (97.031%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.608    15.642    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.050    14.260    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]/C
                         clock pessimism              0.000    14.260    
                         clock uncertainty            0.317    14.577    
    SLICE_X48Y63         FDRE (Hold_fdre_C_R)         0.066    14.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]
  -------------------------------------------------------------------
                         required time                        -14.643    
                         arrival time                          15.642    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.749ns  (logic 0.141ns (2.969%)  route 4.608ns (97.031%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.608    15.642    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.050    14.260    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261]/C
                         clock pessimism              0.000    14.260    
                         clock uncertainty            0.317    14.577    
    SLICE_X48Y63         FDRE (Hold_fdre_C_R)         0.066    14.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261]
  -------------------------------------------------------------------
                         required time                        -14.643    
                         arrival time                          15.642    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.749ns  (logic 0.141ns (2.969%)  route 4.608ns (97.031%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.608    15.642    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.050    14.260    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262]/C
                         clock pessimism              0.000    14.260    
                         clock uncertainty            0.317    14.577    
    SLICE_X48Y63         FDRE (Hold_fdre_C_R)         0.066    14.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262]
  -------------------------------------------------------------------
                         required time                        -14.643    
                         arrival time                          15.642    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.749ns  (logic 0.141ns (2.969%)  route 4.608ns (97.031%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.608    15.642    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.050    14.260    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263]/C
                         clock pessimism              0.000    14.260    
                         clock uncertainty            0.317    14.577    
    SLICE_X48Y63         FDRE (Hold_fdre_C_R)         0.066    14.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263]
  -------------------------------------------------------------------
                         required time                        -14.643    
                         arrival time                          15.642    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.851ns  (logic 0.141ns (2.906%)  route 4.710ns (97.094%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.710    15.744    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.056    14.266    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                         clock pessimism              0.000    14.266    
                         clock uncertainty            0.317    14.584    
    SLICE_X48Y62         FDRE (Hold_fdre_C_R)         0.066    14.650    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
  -------------------------------------------------------------------
                         required time                        -14.650    
                         arrival time                          15.744    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.851ns  (logic 0.141ns (2.906%)  route 4.710ns (97.094%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.710    15.744    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.056    14.266    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/C
                         clock pessimism              0.000    14.266    
                         clock uncertainty            0.317    14.584    
    SLICE_X48Y62         FDRE (Hold_fdre_C_R)         0.066    14.650    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]
  -------------------------------------------------------------------
                         required time                        -14.650    
                         arrival time                          15.744    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.851ns  (logic 0.141ns (2.906%)  route 4.710ns (97.094%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.710    15.744    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.056    14.266    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/C
                         clock pessimism              0.000    14.266    
                         clock uncertainty            0.317    14.584    
    SLICE_X48Y62         FDRE (Hold_fdre_C_R)         0.066    14.650    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]
  -------------------------------------------------------------------
                         required time                        -14.650    
                         arrival time                          15.744    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.851ns  (logic 0.141ns (2.906%)  route 4.710ns (97.094%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.710    15.744    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.056    14.266    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/C
                         clock pessimism              0.000    14.266    
                         clock uncertainty            0.317    14.584    
    SLICE_X48Y62         FDRE (Hold_fdre_C_R)         0.066    14.650    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]
  -------------------------------------------------------------------
                         required time                        -14.650    
                         arrival time                          15.744    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.964ns  (logic 0.141ns (2.841%)  route 4.823ns (97.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.823    15.856    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X42Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.171    11.171    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.227 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.277    11.504    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.560 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.281    11.841    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.897 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.096    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.152 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.376    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.432 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.582    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.638 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.696    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.752 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.115    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.055    13.170 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.158    14.328    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/C
                         clock pessimism              0.000    14.328    
                         clock uncertainty            0.317    14.646    
    SLICE_X42Y64         FDRE (Hold_fdre_C_R)         0.093    14.739    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]
  -------------------------------------------------------------------
                         required time                        -14.739    
                         arrival time                          15.856    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.964ns  (logic 0.141ns (2.841%)  route 4.823ns (97.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.823    15.856    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X42Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.171    11.171    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.227 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.277    11.504    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.560 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.281    11.841    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.897 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.096    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.152 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.376    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.432 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.582    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.638 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.696    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.752 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.115    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.055    13.170 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.158    14.328    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/C
                         clock pessimism              0.000    14.328    
                         clock uncertainty            0.317    14.646    
    SLICE_X42Y64         FDRE (Hold_fdre_C_R)         0.093    14.739    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]
  -------------------------------------------------------------------
                         required time                        -14.739    
                         arrival time                          15.856    
  -------------------------------------------------------------------
                         slack                                  1.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk30_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        11.941ns  (logic 0.456ns (3.819%)  route 11.485ns (96.181%))
  Logic Levels:           0  
  Clock Path Skew:        6.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 39.284 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.485    35.017    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X43Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.678    32.678    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.778 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.524    33.302    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    33.402 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.367    33.770    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100    33.870 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.483    34.353    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100    34.453 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.580    35.033    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.133 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    35.431    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.531 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.656    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.756 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    36.472    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.120    36.592 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.693    39.284    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X43Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
                         clock pessimism              0.000    39.284    
                         clock uncertainty           -0.317    38.967    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.261    38.706    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                         -35.017    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        11.941ns  (logic 0.456ns (3.819%)  route 11.485ns (96.181%))
  Logic Levels:           0  
  Clock Path Skew:        6.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 39.284 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.485    35.017    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X43Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.678    32.678    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.778 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.524    33.302    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    33.402 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.367    33.770    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100    33.870 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.483    34.353    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100    34.453 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.580    35.033    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.133 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    35.431    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.531 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.656    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.756 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    36.472    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.120    36.592 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.693    39.284    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X43Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/C
                         clock pessimism              0.000    39.284    
                         clock uncertainty           -0.317    38.967    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.261    38.706    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                         -35.017    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        11.941ns  (logic 0.456ns (3.819%)  route 11.485ns (96.181%))
  Logic Levels:           0  
  Clock Path Skew:        6.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 39.284 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.485    35.017    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X43Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.678    32.678    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.778 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.524    33.302    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    33.402 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.367    33.770    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100    33.870 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.483    34.353    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100    34.453 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.580    35.033    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.133 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    35.431    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.531 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.656    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.756 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    36.472    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.120    36.592 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.693    39.284    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X43Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162]/C
                         clock pessimism              0.000    39.284    
                         clock uncertainty           -0.317    38.967    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.261    38.706    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                         -35.017    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        11.941ns  (logic 0.456ns (3.819%)  route 11.485ns (96.181%))
  Logic Levels:           0  
  Clock Path Skew:        6.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 39.284 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.485    35.017    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X43Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.678    32.678    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.778 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.524    33.302    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    33.402 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.367    33.770    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100    33.870 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.483    34.353    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100    34.453 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.580    35.033    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.133 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    35.431    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.531 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.656    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.100    35.756 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    36.472    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.120    36.592 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.693    39.284    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X43Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/C
                         clock pessimism              0.000    39.284    
                         clock uncertainty           -0.317    38.967    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.261    38.706    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                         -35.017    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.802ns  (logic 0.456ns (4.222%)  route 10.346ns (95.778%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.266ns = ( 38.266 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.346    33.878    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X46Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195    32.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y144        LUT6 (Prop_lut6_I0_O)        0.100    32.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.545    32.840    design_1_i/HCI_3/inst/mux_out[6]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100    32.940 f  design_1_i/HCI_3/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.358    33.298    design_1_i/HCI_3/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    33.398 r  design_1_i/HCI_3/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.696    design_1_i/HCI_3/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    33.796 f  design_1_i/HCI_3/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.921    design_1_i/HCI_3/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.021 r  design_1_i/HCI_3/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.435    design_1_i/HCI_3/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.535 f  design_1_i/HCI_3/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.964    design_1_i/HCI_3/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100    35.064 r  design_1_i/HCI_3/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.723    design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y144        LUT5 (Prop_lut5_I0_O)        0.122    35.845 r  design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.421    38.266    design_1_i/HCI_3/inst/frequency_counter_instance/out[6]
    SLICE_X46Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/C
                         clock pessimism              0.000    38.266    
                         clock uncertainty           -0.317    37.949    
    SLICE_X46Y45         FDRE (Setup_fdre_C_R)       -0.356    37.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]
  -------------------------------------------------------------------
                         required time                         37.593    
                         arrival time                         -33.878    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.802ns  (logic 0.456ns (4.222%)  route 10.346ns (95.778%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.266ns = ( 38.266 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.346    33.878    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X46Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195    32.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y144        LUT6 (Prop_lut6_I0_O)        0.100    32.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.545    32.840    design_1_i/HCI_3/inst/mux_out[6]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100    32.940 f  design_1_i/HCI_3/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.358    33.298    design_1_i/HCI_3/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    33.398 r  design_1_i/HCI_3/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.696    design_1_i/HCI_3/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    33.796 f  design_1_i/HCI_3/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.921    design_1_i/HCI_3/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.021 r  design_1_i/HCI_3/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.435    design_1_i/HCI_3/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.535 f  design_1_i/HCI_3/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.964    design_1_i/HCI_3/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100    35.064 r  design_1_i/HCI_3/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.723    design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y144        LUT5 (Prop_lut5_I0_O)        0.122    35.845 r  design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.421    38.266    design_1_i/HCI_3/inst/frequency_counter_instance/out[6]
    SLICE_X46Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]/C
                         clock pessimism              0.000    38.266    
                         clock uncertainty           -0.317    37.949    
    SLICE_X46Y45         FDRE (Setup_fdre_C_R)       -0.356    37.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]
  -------------------------------------------------------------------
                         required time                         37.593    
                         arrival time                         -33.878    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.802ns  (logic 0.456ns (4.222%)  route 10.346ns (95.778%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.266ns = ( 38.266 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.346    33.878    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X46Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195    32.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y144        LUT6 (Prop_lut6_I0_O)        0.100    32.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.545    32.840    design_1_i/HCI_3/inst/mux_out[6]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100    32.940 f  design_1_i/HCI_3/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.358    33.298    design_1_i/HCI_3/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    33.398 r  design_1_i/HCI_3/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.696    design_1_i/HCI_3/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    33.796 f  design_1_i/HCI_3/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.921    design_1_i/HCI_3/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.021 r  design_1_i/HCI_3/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.435    design_1_i/HCI_3/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.535 f  design_1_i/HCI_3/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.964    design_1_i/HCI_3/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100    35.064 r  design_1_i/HCI_3/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.723    design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y144        LUT5 (Prop_lut5_I0_O)        0.122    35.845 r  design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.421    38.266    design_1_i/HCI_3/inst/frequency_counter_instance/out[6]
    SLICE_X46Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/C
                         clock pessimism              0.000    38.266    
                         clock uncertainty           -0.317    37.949    
    SLICE_X46Y45         FDRE (Setup_fdre_C_R)       -0.356    37.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]
  -------------------------------------------------------------------
                         required time                         37.593    
                         arrival time                         -33.878    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.802ns  (logic 0.456ns (4.222%)  route 10.346ns (95.778%))
  Logic Levels:           0  
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.266ns = ( 38.266 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.346    33.878    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X46Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195    32.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y144        LUT6 (Prop_lut6_I0_O)        0.100    32.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.545    32.840    design_1_i/HCI_3/inst/mux_out[6]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100    32.940 f  design_1_i/HCI_3/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.358    33.298    design_1_i/HCI_3/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    33.398 r  design_1_i/HCI_3/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.696    design_1_i/HCI_3/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    33.796 f  design_1_i/HCI_3/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.921    design_1_i/HCI_3/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.021 r  design_1_i/HCI_3/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.435    design_1_i/HCI_3/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.535 f  design_1_i/HCI_3/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.964    design_1_i/HCI_3/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100    35.064 r  design_1_i/HCI_3/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.723    design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y144        LUT5 (Prop_lut5_I0_O)        0.122    35.845 r  design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.421    38.266    design_1_i/HCI_3/inst/frequency_counter_instance/out[6]
    SLICE_X46Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]/C
                         clock pessimism              0.000    38.266    
                         clock uncertainty           -0.317    37.949    
    SLICE_X46Y45         FDRE (Setup_fdre_C_R)       -0.356    37.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]
  -------------------------------------------------------------------
                         required time                         37.593    
                         arrival time                         -33.878    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        11.014ns  (logic 0.456ns (4.140%)  route 10.558ns (95.860%))
  Logic Levels:           0  
  Clock Path Skew:        5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.458ns = ( 38.458 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.558    34.090    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X48Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.175    32.175    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y143        LUT6 (Prop_lut6_I0_O)        0.100    32.275 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.545    32.820    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X48Y143        LUT1 (Prop_lut1_I0_O)        0.100    32.920 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.425    33.345    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.100    33.445 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.859    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.100    33.959 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.387    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.487 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.786    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.886 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.011    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.100    35.111 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.826    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.120    35.946 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.512    38.458    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X48Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]/C
                         clock pessimism              0.000    38.458    
                         clock uncertainty           -0.317    38.141    
    SLICE_X48Y42         FDRE (Setup_fdre_C_R)       -0.261    37.880    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]
  -------------------------------------------------------------------
                         required time                         37.880    
                         arrival time                         -34.090    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        11.014ns  (logic 0.456ns (4.140%)  route 10.558ns (95.860%))
  Logic Levels:           0  
  Clock Path Skew:        5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.458ns = ( 38.458 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.558    34.090    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X48Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.175    32.175    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y143        LUT6 (Prop_lut6_I0_O)        0.100    32.275 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.545    32.820    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X48Y143        LUT1 (Prop_lut1_I0_O)        0.100    32.920 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.425    33.345    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.100    33.445 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.859    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.100    33.959 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.387    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.487 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.786    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.886 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.011    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.100    35.111 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.826    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.120    35.946 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.512    38.458    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X48Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]/C
                         clock pessimism              0.000    38.458    
                         clock uncertainty           -0.317    38.141    
    SLICE_X48Y42         FDRE (Setup_fdre_C_R)       -0.261    37.880    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]
  -------------------------------------------------------------------
                         required time                         37.880    
                         arrival time                         -34.090    
  -------------------------------------------------------------------
                         slack                                  3.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.349ns  (logic 0.367ns (4.396%)  route 7.982ns (95.604%))
  Logic Levels:           0  
  Clock Path Skew:        7.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.334ns = ( 40.334 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.982    41.133    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.526    32.526    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.650 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.669    33.319    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.124    33.443 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.440    33.883    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.007 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    34.503    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.627 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.145    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.269 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.633    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.757 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.906    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    36.030 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.909    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.149    37.058 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.276    40.334    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
                         clock pessimism              0.000    40.334    
                         clock uncertainty            0.317    40.651    
    SLICE_X42Y36         FDRE (Hold_fdre_C_R)         0.244    40.895    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]
  -------------------------------------------------------------------
                         required time                        -40.895    
                         arrival time                          41.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.349ns  (logic 0.367ns (4.396%)  route 7.982ns (95.604%))
  Logic Levels:           0  
  Clock Path Skew:        7.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.334ns = ( 40.334 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.982    41.133    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.526    32.526    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.650 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.669    33.319    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.124    33.443 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.440    33.883    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.007 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    34.503    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.627 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.145    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.269 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.633    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.757 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.906    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    36.030 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.909    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.149    37.058 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.276    40.334    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
                         clock pessimism              0.000    40.334    
                         clock uncertainty            0.317    40.651    
    SLICE_X42Y36         FDRE (Hold_fdre_C_R)         0.244    40.895    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]
  -------------------------------------------------------------------
                         required time                        -40.895    
                         arrival time                          41.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.349ns  (logic 0.367ns (4.396%)  route 7.982ns (95.604%))
  Logic Levels:           0  
  Clock Path Skew:        7.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.334ns = ( 40.334 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.982    41.133    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.526    32.526    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.650 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.669    33.319    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.124    33.443 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.440    33.883    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.007 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    34.503    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.627 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.145    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.269 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.633    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.757 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.906    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    36.030 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.909    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.149    37.058 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.276    40.334    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/C
                         clock pessimism              0.000    40.334    
                         clock uncertainty            0.317    40.651    
    SLICE_X42Y36         FDRE (Hold_fdre_C_R)         0.244    40.895    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]
  -------------------------------------------------------------------
                         required time                        -40.895    
                         arrival time                          41.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.349ns  (logic 0.367ns (4.396%)  route 7.982ns (95.604%))
  Logic Levels:           0  
  Clock Path Skew:        7.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.334ns = ( 40.334 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.982    41.133    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.526    32.526    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.650 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.669    33.319    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.124    33.443 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.440    33.883    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.007 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    34.503    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.627 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.145    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.269 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.633    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.757 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.906    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    36.030 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.909    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.149    37.058 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.276    40.334    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y36         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/C
                         clock pessimism              0.000    40.334    
                         clock uncertainty            0.317    40.651    
    SLICE_X42Y36         FDRE (Hold_fdre_C_R)         0.244    40.895    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]
  -------------------------------------------------------------------
                         required time                        -40.895    
                         arrival time                          41.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.158ns  (logic 0.367ns (4.498%)  route 7.791ns (95.502%))
  Logic Levels:           0  
  Clock Path Skew:        7.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.131ns = ( 40.131 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.791    40.943    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.526    32.526    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.650 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.669    33.319    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.124    33.443 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.440    33.883    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.007 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    34.503    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.627 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.145    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.269 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.633    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.757 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.906    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    36.030 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.909    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.149    37.058 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.073    40.131    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/C
                         clock pessimism              0.000    40.131    
                         clock uncertainty            0.317    40.449    
    SLICE_X42Y42         FDRE (Hold_fdre_C_R)         0.244    40.693    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]
  -------------------------------------------------------------------
                         required time                        -40.693    
                         arrival time                          40.943    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.158ns  (logic 0.367ns (4.498%)  route 7.791ns (95.502%))
  Logic Levels:           0  
  Clock Path Skew:        7.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.131ns = ( 40.131 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.791    40.943    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.526    32.526    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.650 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.669    33.319    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.124    33.443 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.440    33.883    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.007 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    34.503    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.627 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.145    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.269 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.633    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.757 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.906    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    36.030 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.909    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.149    37.058 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.073    40.131    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/C
                         clock pessimism              0.000    40.131    
                         clock uncertainty            0.317    40.449    
    SLICE_X42Y42         FDRE (Hold_fdre_C_R)         0.244    40.693    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]
  -------------------------------------------------------------------
                         required time                        -40.693    
                         arrival time                          40.943    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.158ns  (logic 0.367ns (4.498%)  route 7.791ns (95.502%))
  Logic Levels:           0  
  Clock Path Skew:        7.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.131ns = ( 40.131 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.791    40.943    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.526    32.526    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.650 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.669    33.319    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.124    33.443 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.440    33.883    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.007 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    34.503    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.627 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.145    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.269 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.633    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.757 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.906    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    36.030 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.909    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.149    37.058 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.073    40.131    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]/C
                         clock pessimism              0.000    40.131    
                         clock uncertainty            0.317    40.449    
    SLICE_X42Y42         FDRE (Hold_fdre_C_R)         0.244    40.693    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]
  -------------------------------------------------------------------
                         required time                        -40.693    
                         arrival time                          40.943    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.158ns  (logic 0.367ns (4.498%)  route 7.791ns (95.502%))
  Logic Levels:           0  
  Clock Path Skew:        7.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.131ns = ( 40.131 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.791    40.943    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.526    32.526    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.650 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.669    33.319    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.124    33.443 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.440    33.883    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.007 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    34.503    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    34.627 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.145    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.269 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.633    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    35.757 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.906    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    36.030 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.909    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.149    37.058 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.073    40.131    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/C
                         clock pessimism              0.000    40.131    
                         clock uncertainty            0.317    40.449    
    SLICE_X42Y42         FDRE (Hold_fdre_C_R)         0.244    40.693    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]
  -------------------------------------------------------------------
                         required time                        -40.693    
                         arrival time                          40.943    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.142ns  (logic 0.367ns (4.014%)  route 8.775ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        8.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.158ns = ( 41.158 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.775    41.927    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X43Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          3.092    33.092    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124    33.216 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.639    33.855    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.124    33.979 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.437    34.417    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    34.541 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.576    35.117    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    35.241 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    35.932    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.124    36.056 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    36.419    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.124    36.543 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    36.692    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.124    36.816 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    37.695    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.149    37.844 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.314    41.158    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X43Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]/C
                         clock pessimism              0.000    41.158    
                         clock uncertainty            0.317    41.476    
    SLICE_X43Y38         FDRE (Hold_fdre_C_R)         0.188    41.664    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]
  -------------------------------------------------------------------
                         required time                        -41.664    
                         arrival time                          41.927    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        9.142ns  (logic 0.367ns (4.014%)  route 8.775ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        8.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.158ns = ( 41.158 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.775    41.927    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X43Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          3.092    33.092    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124    33.216 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.639    33.855    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.124    33.979 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.437    34.417    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    34.541 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.576    35.117    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    35.241 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    35.932    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.124    36.056 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    36.419    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.124    36.543 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    36.692    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.124    36.816 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    37.695    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.149    37.844 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.314    41.158    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X43Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169]/C
                         clock pessimism              0.000    41.158    
                         clock uncertainty            0.317    41.476    
    SLICE_X43Y38         FDRE (Hold_fdre_C_R)         0.188    41.664    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169]
  -------------------------------------------------------------------
                         required time                        -41.664    
                         arrival time                          41.927    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk70_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.405ns  (logic 0.456ns (3.998%)  route 10.949ns (96.002%))
  Logic Levels:           0  
  Clock Path Skew:        5.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 78.693 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.949    74.481    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200    72.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100    72.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609    72.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100    73.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425    73.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    73.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    73.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    73.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    74.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522    74.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    74.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    75.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100    75.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    76.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122    76.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.496    78.693    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]/C
                         clock pessimism              0.000    78.693    
                         clock uncertainty           -0.317    78.375    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.261    78.114    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]
  -------------------------------------------------------------------
                         required time                         78.114    
                         arrival time                         -74.481    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.405ns  (logic 0.456ns (3.998%)  route 10.949ns (96.002%))
  Logic Levels:           0  
  Clock Path Skew:        5.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 78.693 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.949    74.481    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200    72.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100    72.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609    72.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100    73.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425    73.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    73.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    73.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    73.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    74.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522    74.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    74.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    75.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100    75.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    76.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122    76.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.496    78.693    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461]/C
                         clock pessimism              0.000    78.693    
                         clock uncertainty           -0.317    78.375    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.261    78.114    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461]
  -------------------------------------------------------------------
                         required time                         78.114    
                         arrival time                         -74.481    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.405ns  (logic 0.456ns (3.998%)  route 10.949ns (96.002%))
  Logic Levels:           0  
  Clock Path Skew:        5.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 78.693 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.949    74.481    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200    72.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100    72.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609    72.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100    73.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425    73.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    73.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    73.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    73.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    74.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522    74.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    74.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    75.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100    75.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    76.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122    76.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.496    78.693    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]/C
                         clock pessimism              0.000    78.693    
                         clock uncertainty           -0.317    78.375    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.261    78.114    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]
  -------------------------------------------------------------------
                         required time                         78.114    
                         arrival time                         -74.481    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.405ns  (logic 0.456ns (3.998%)  route 10.949ns (96.002%))
  Logic Levels:           0  
  Clock Path Skew:        5.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 78.693 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.949    74.481    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200    72.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100    72.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609    72.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100    73.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425    73.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    73.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    73.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    73.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    74.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522    74.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100    74.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    75.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100    75.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    76.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122    76.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.496    78.693    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/C
                         clock pessimism              0.000    78.693    
                         clock uncertainty           -0.317    78.375    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.261    78.114    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]
  -------------------------------------------------------------------
                         required time                         78.114    
                         arrival time                         -74.481    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        10.683ns  (logic 0.456ns (4.269%)  route 10.227ns (95.731%))
  Logic Levels:           0  
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 77.978 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.227    73.759    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.192    72.192    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.292 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430    72.722    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100    72.822 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.255    73.078    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.178 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.476    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.576 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.701    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.801 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    74.247    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.347 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    74.713    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.813 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.472    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.594 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.383    77.977    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
                         clock pessimism              0.000    77.977    
                         clock uncertainty           -0.317    77.660    
    SLICE_X41Y40         FDRE (Setup_fdre_C_R)       -0.261    77.399    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]
  -------------------------------------------------------------------
                         required time                         77.399    
                         arrival time                         -73.759    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        10.683ns  (logic 0.456ns (4.269%)  route 10.227ns (95.731%))
  Logic Levels:           0  
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 77.978 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.227    73.759    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.192    72.192    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.292 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430    72.722    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100    72.822 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.255    73.078    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.178 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.476    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.576 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.701    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.801 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    74.247    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.347 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    74.713    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.813 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.472    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.594 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.383    77.977    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
                         clock pessimism              0.000    77.977    
                         clock uncertainty           -0.317    77.660    
    SLICE_X41Y40         FDRE (Setup_fdre_C_R)       -0.261    77.399    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]
  -------------------------------------------------------------------
                         required time                         77.399    
                         arrival time                         -73.759    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        10.683ns  (logic 0.456ns (4.269%)  route 10.227ns (95.731%))
  Logic Levels:           0  
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 77.978 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.227    73.759    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.192    72.192    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.292 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430    72.722    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100    72.822 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.255    73.078    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.178 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.476    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.576 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.701    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.801 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    74.247    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.347 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    74.713    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.813 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.472    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.594 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.383    77.977    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
                         clock pessimism              0.000    77.977    
                         clock uncertainty           -0.317    77.660    
    SLICE_X41Y40         FDRE (Setup_fdre_C_R)       -0.261    77.399    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]
  -------------------------------------------------------------------
                         required time                         77.399    
                         arrival time                         -73.759    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        10.683ns  (logic 0.456ns (4.269%)  route 10.227ns (95.731%))
  Logic Levels:           0  
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 77.978 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.227    73.759    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.192    72.192    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.292 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430    72.722    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100    72.822 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.255    73.078    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.178 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.476    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.576 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.701    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.801 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    74.247    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.347 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    74.713    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.813 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.472    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.594 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.383    77.977    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
                         clock pessimism              0.000    77.977    
                         clock uncertainty           -0.317    77.660    
    SLICE_X41Y40         FDRE (Setup_fdre_C_R)       -0.261    77.399    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]
  -------------------------------------------------------------------
                         required time                         77.399    
                         arrival time                         -73.759    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        10.532ns  (logic 0.456ns (4.330%)  route 10.076ns (95.670%))
  Logic Levels:           0  
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.862ns = ( 77.862 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.076    73.608    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.192    72.192    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.292 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430    72.722    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100    72.822 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.255    73.078    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.178 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.476    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.576 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.701    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.801 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    74.247    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.347 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    74.713    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.813 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.472    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.594 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.268    77.862    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
                         clock pessimism              0.000    77.862    
                         clock uncertainty           -0.317    77.545    
    SLICE_X41Y41         FDRE (Setup_fdre_C_R)       -0.261    77.284    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]
  -------------------------------------------------------------------
                         required time                         77.284    
                         arrival time                         -73.608    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        10.532ns  (logic 0.456ns (4.330%)  route 10.076ns (95.670%))
  Logic Levels:           0  
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.862ns = ( 77.862 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.076    73.608    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.192    72.192    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.292 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430    72.722    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100    72.822 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.255    73.078    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.178 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.476    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.576 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.701    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.801 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    74.247    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.347 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    74.713    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.813 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.472    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.594 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.268    77.862    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
                         clock pessimism              0.000    77.862    
                         clock uncertainty           -0.317    77.545    
    SLICE_X41Y41         FDRE (Setup_fdre_C_R)       -0.261    77.284    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]
  -------------------------------------------------------------------
                         required time                         77.284    
                         arrival time                         -73.608    
  -------------------------------------------------------------------
                         slack                                  3.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.540ns  (logic 0.367ns (4.868%)  route 7.173ns (95.132%))
  Logic Levels:           0  
  Clock Path Skew:        6.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.565ns = ( 79.565 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.173    80.324    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.517    72.517    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.124    72.641 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    73.330    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.454 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.304    73.758    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    73.882 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    74.246    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.370 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    74.519    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.643 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    75.176    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    75.300 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.436    75.736    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.860 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    76.667    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.152    76.819 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.746    79.565    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/C
                         clock pessimism              0.000    79.565    
                         clock uncertainty            0.317    79.883    
    SLICE_X41Y45         FDRE (Hold_fdre_C_R)         0.188    80.071    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]
  -------------------------------------------------------------------
                         required time                        -80.071    
                         arrival time                          80.324    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.540ns  (logic 0.367ns (4.868%)  route 7.173ns (95.132%))
  Logic Levels:           0  
  Clock Path Skew:        6.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.565ns = ( 79.565 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.173    80.324    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.517    72.517    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.124    72.641 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    73.330    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.454 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.304    73.758    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    73.882 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    74.246    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.370 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    74.519    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.643 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    75.176    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    75.300 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.436    75.736    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.860 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    76.667    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.152    76.819 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.746    79.565    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341]/C
                         clock pessimism              0.000    79.565    
                         clock uncertainty            0.317    79.883    
    SLICE_X41Y45         FDRE (Hold_fdre_C_R)         0.188    80.071    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341]
  -------------------------------------------------------------------
                         required time                        -80.071    
                         arrival time                          80.324    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.540ns  (logic 0.367ns (4.868%)  route 7.173ns (95.132%))
  Logic Levels:           0  
  Clock Path Skew:        6.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.565ns = ( 79.565 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.173    80.324    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.517    72.517    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.124    72.641 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    73.330    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.454 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.304    73.758    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    73.882 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    74.246    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.370 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    74.519    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.643 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    75.176    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    75.300 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.436    75.736    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.860 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    76.667    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.152    76.819 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.746    79.565    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342]/C
                         clock pessimism              0.000    79.565    
                         clock uncertainty            0.317    79.883    
    SLICE_X41Y45         FDRE (Hold_fdre_C_R)         0.188    80.071    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342]
  -------------------------------------------------------------------
                         required time                        -80.071    
                         arrival time                          80.324    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.540ns  (logic 0.367ns (4.868%)  route 7.173ns (95.132%))
  Logic Levels:           0  
  Clock Path Skew:        6.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.565ns = ( 79.565 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.173    80.324    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.517    72.517    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.124    72.641 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    73.330    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.454 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.304    73.758    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    73.882 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    74.246    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.370 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    74.519    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.643 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    75.176    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    75.300 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.436    75.736    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.860 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    76.667    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.152    76.819 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.746    79.565    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/C
                         clock pessimism              0.000    79.565    
                         clock uncertainty            0.317    79.883    
    SLICE_X41Y45         FDRE (Hold_fdre_C_R)         0.188    80.071    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]
  -------------------------------------------------------------------
                         required time                        -80.071    
                         arrival time                          80.324    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.462ns  (logic 0.367ns (4.337%)  route 8.095ns (95.663%))
  Logic Levels:           0  
  Clock Path Skew:        7.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.455ns = ( 80.455 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.095    81.247    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X64Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.169    80.455    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]/C
                         clock pessimism              0.000    80.455    
                         clock uncertainty            0.317    80.772    
    SLICE_X64Y42         FDRE (Hold_fdre_C_R)         0.188    80.960    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]
  -------------------------------------------------------------------
                         required time                        -80.960    
                         arrival time                          81.247    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.462ns  (logic 0.367ns (4.337%)  route 8.095ns (95.663%))
  Logic Levels:           0  
  Clock Path Skew:        7.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.455ns = ( 80.455 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.095    81.247    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X64Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.169    80.455    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581]/C
                         clock pessimism              0.000    80.455    
                         clock uncertainty            0.317    80.772    
    SLICE_X64Y42         FDRE (Hold_fdre_C_R)         0.188    80.960    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581]
  -------------------------------------------------------------------
                         required time                        -80.960    
                         arrival time                          81.247    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.462ns  (logic 0.367ns (4.337%)  route 8.095ns (95.663%))
  Logic Levels:           0  
  Clock Path Skew:        7.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.455ns = ( 80.455 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.095    81.247    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X64Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.169    80.455    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582]/C
                         clock pessimism              0.000    80.455    
                         clock uncertainty            0.317    80.772    
    SLICE_X64Y42         FDRE (Hold_fdre_C_R)         0.188    80.960    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582]
  -------------------------------------------------------------------
                         required time                        -80.960    
                         arrival time                          81.247    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.462ns  (logic 0.367ns (4.337%)  route 8.095ns (95.663%))
  Logic Levels:           0  
  Clock Path Skew:        7.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.455ns = ( 80.455 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.095    81.247    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X64Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.169    80.455    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583]/C
                         clock pessimism              0.000    80.455    
                         clock uncertainty            0.317    80.772    
    SLICE_X64Y42         FDRE (Hold_fdre_C_R)         0.188    80.960    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583]
  -------------------------------------------------------------------
                         required time                        -80.960    
                         arrival time                          81.247    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.458ns  (logic 0.367ns (4.339%)  route 8.091ns (95.661%))
  Logic Levels:           0  
  Clock Path Skew:        7.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.408ns = ( 80.408 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.091    81.242    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X64Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.122    80.408    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/C
                         clock pessimism              0.000    80.408    
                         clock uncertainty            0.317    80.725    
    SLICE_X64Y47         FDRE (Hold_fdre_C_R)         0.188    80.913    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]
  -------------------------------------------------------------------
                         required time                        -80.913    
                         arrival time                          81.242    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.458ns  (logic 0.367ns (4.339%)  route 8.091ns (95.661%))
  Logic Levels:           0  
  Clock Path Skew:        7.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.408ns = ( 80.408 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.091    81.242    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X64Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.761    73.386    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.510 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.805    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.929 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.300    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.424 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.582    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.706 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.296    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.420 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    76.035    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.159 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.134    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.286 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.122    80.408    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/C
                         clock pessimism              0.000    80.408    
                         clock uncertainty            0.317    80.725    
    SLICE_X64Y47         FDRE (Hold_fdre_C_R)         0.188    80.913    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]
  -------------------------------------------------------------------
                         required time                        -80.913    
                         arrival time                          81.242    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk90_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        13.367ns  (logic 0.456ns (3.411%)  route 12.911ns (96.589%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.248ns = ( 98.248 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.911    96.314    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566    92.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100    92.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132    92.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100    92.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665    93.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100    93.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100    94.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    94.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    95.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    95.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120    96.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.036    98.248    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                         clock pessimism              0.000    98.248    
                         clock uncertainty           -0.317    97.930    
    SLICE_X43Y65         FDRE (Setup_fdre_C_R)       -0.261    97.669    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
  -------------------------------------------------------------------
                         required time                         97.669    
                         arrival time                         -96.314    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        13.367ns  (logic 0.456ns (3.411%)  route 12.911ns (96.589%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.248ns = ( 98.248 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.911    96.314    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566    92.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100    92.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132    92.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100    92.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665    93.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100    93.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100    94.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    94.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    95.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    95.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120    96.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.036    98.248    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/C
                         clock pessimism              0.000    98.248    
                         clock uncertainty           -0.317    97.930    
    SLICE_X43Y65         FDRE (Setup_fdre_C_R)       -0.261    97.669    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]
  -------------------------------------------------------------------
                         required time                         97.669    
                         arrival time                         -96.314    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        13.367ns  (logic 0.456ns (3.411%)  route 12.911ns (96.589%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.248ns = ( 98.248 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.911    96.314    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566    92.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100    92.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132    92.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100    92.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665    93.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100    93.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100    94.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    94.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    95.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    95.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120    96.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.036    98.248    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/C
                         clock pessimism              0.000    98.248    
                         clock uncertainty           -0.317    97.930    
    SLICE_X43Y65         FDRE (Setup_fdre_C_R)       -0.261    97.669    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]
  -------------------------------------------------------------------
                         required time                         97.669    
                         arrival time                         -96.314    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        13.367ns  (logic 0.456ns (3.411%)  route 12.911ns (96.589%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.248ns = ( 98.248 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.911    96.314    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.566    92.566    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100    92.666 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132    92.798    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100    92.898 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665    93.563    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100    93.663 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.162    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100    94.262 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.637    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    94.737 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.042    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    95.142 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.277    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100    95.377 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.092    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120    96.212 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.036    98.248    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
                         clock pessimism              0.000    98.248    
                         clock uncertainty           -0.317    97.930    
    SLICE_X43Y65         FDRE (Setup_fdre_C_R)       -0.261    97.669    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]
  -------------------------------------------------------------------
                         required time                         97.669    
                         arrival time                         -96.314    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        13.197ns  (logic 0.456ns (3.455%)  route 12.741ns (96.545%))
  Logic Levels:           0  
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 98.079 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.741    96.144    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X41Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.203    92.203    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.303 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.545    92.848    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.120    92.968 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.562    93.530    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.268    93.798 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    94.096    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.196 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    94.321    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.421 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    94.835    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.935 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.405    95.340    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100    95.440 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    96.099    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.122    96.221 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.858    98.079    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
                         clock pessimism              0.000    98.079    
                         clock uncertainty           -0.317    97.762    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.261    97.501    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]
  -------------------------------------------------------------------
                         required time                         97.501    
                         arrival time                         -96.144    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        13.197ns  (logic 0.456ns (3.455%)  route 12.741ns (96.545%))
  Logic Levels:           0  
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 98.079 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.741    96.144    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X41Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.203    92.203    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.303 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.545    92.848    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.120    92.968 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.562    93.530    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.268    93.798 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    94.096    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.196 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    94.321    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.421 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    94.835    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.935 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.405    95.340    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100    95.440 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    96.099    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.122    96.221 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.858    98.079    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
                         clock pessimism              0.000    98.079    
                         clock uncertainty           -0.317    97.762    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.261    97.501    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]
  -------------------------------------------------------------------
                         required time                         97.501    
                         arrival time                         -96.144    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        13.197ns  (logic 0.456ns (3.455%)  route 12.741ns (96.545%))
  Logic Levels:           0  
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 98.079 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.741    96.144    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X41Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.203    92.203    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.303 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.545    92.848    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.120    92.968 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.562    93.530    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.268    93.798 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    94.096    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.196 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    94.321    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.421 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    94.835    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.935 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.405    95.340    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100    95.440 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    96.099    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.122    96.221 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.858    98.079    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
                         clock pessimism              0.000    98.079    
                         clock uncertainty           -0.317    97.762    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.261    97.501    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]
  -------------------------------------------------------------------
                         required time                         97.501    
                         arrival time                         -96.144    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        13.197ns  (logic 0.456ns (3.455%)  route 12.741ns (96.545%))
  Logic Levels:           0  
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 98.079 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.741    96.144    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X41Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.203    92.203    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.303 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.545    92.848    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.120    92.968 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.562    93.530    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.268    93.798 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    94.096    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.196 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    94.321    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.421 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    94.835    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.935 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.405    95.340    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100    95.440 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    96.099    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.122    96.221 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.858    98.079    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
                         clock pessimism              0.000    98.079    
                         clock uncertainty           -0.317    97.762    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.261    97.501    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]
  -------------------------------------------------------------------
                         required time                         97.501    
                         arrival time                         -96.144    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.780ns  (logic 0.456ns (3.568%)  route 12.324ns (96.432%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.751ns = ( 97.751 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.324    95.727    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X41Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.203    92.203    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.303 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.545    92.848    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.120    92.968 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.562    93.530    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.268    93.798 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    94.096    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.196 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    94.321    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.421 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    94.835    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.935 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.405    95.340    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100    95.440 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    96.099    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.122    96.221 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    97.751    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]/C
                         clock pessimism              0.000    97.751    
                         clock uncertainty           -0.317    97.433    
    SLICE_X41Y69         FDRE (Setup_fdre_C_R)       -0.261    97.172    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]
  -------------------------------------------------------------------
                         required time                         97.172    
                         arrival time                         -95.727    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.780ns  (logic 0.456ns (3.568%)  route 12.324ns (96.432%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.751ns = ( 97.751 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.324    95.727    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X41Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.203    92.203    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.303 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.545    92.848    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.120    92.968 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.562    93.530    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.268    93.798 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    94.096    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.196 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    94.321    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.421 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    94.835    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.935 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.405    95.340    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100    95.440 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    96.099    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.122    96.221 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.529    97.751    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]/C
                         clock pessimism              0.000    97.751    
                         clock uncertainty           -0.317    97.433    
    SLICE_X41Y69         FDRE (Setup_fdre_C_R)       -0.261    97.172    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]
  -------------------------------------------------------------------
                         required time                         97.172    
                         arrival time                         -95.727    
  -------------------------------------------------------------------
                         slack                                  1.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.410ns  (logic 0.141ns (3.197%)  route 4.269ns (96.803%))
  Logic Levels:           0  
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 94.350 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.269    95.302    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X53Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.281    91.281    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.337 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.064    91.401    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.457 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.315    91.772    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    91.828 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.088    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    92.144 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.344    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.400 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.557    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.613 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.680    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.736 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.100    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.055    93.155 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.196    94.350    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/C
                         clock pessimism              0.000    94.350    
                         clock uncertainty            0.317    94.668    
    SLICE_X53Y62         FDRE (Hold_fdre_C_R)         0.066    94.734    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]
  -------------------------------------------------------------------
                         required time                        -94.734    
                         arrival time                          95.302    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.410ns  (logic 0.141ns (3.197%)  route 4.269ns (96.803%))
  Logic Levels:           0  
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 94.350 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.269    95.302    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X53Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.281    91.281    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.337 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.064    91.401    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.457 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.315    91.772    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    91.828 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.088    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    92.144 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.344    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.400 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.557    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.613 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.680    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.736 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.100    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.055    93.155 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.196    94.350    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
                         clock pessimism              0.000    94.350    
                         clock uncertainty            0.317    94.668    
    SLICE_X53Y62         FDRE (Hold_fdre_C_R)         0.066    94.734    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]
  -------------------------------------------------------------------
                         required time                        -94.734    
                         arrival time                          95.302    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.410ns  (logic 0.141ns (3.197%)  route 4.269ns (96.803%))
  Logic Levels:           0  
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 94.350 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.269    95.302    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X53Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.281    91.281    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.337 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.064    91.401    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.457 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.315    91.772    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    91.828 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.088    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    92.144 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.344    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.400 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.557    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.613 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.680    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.736 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.100    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.055    93.155 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.196    94.350    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]/C
                         clock pessimism              0.000    94.350    
                         clock uncertainty            0.317    94.668    
    SLICE_X53Y62         FDRE (Hold_fdre_C_R)         0.066    94.734    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]
  -------------------------------------------------------------------
                         required time                        -94.734    
                         arrival time                          95.302    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.410ns  (logic 0.141ns (3.197%)  route 4.269ns (96.803%))
  Logic Levels:           0  
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 94.350 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.269    95.302    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X53Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.281    91.281    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.337 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.064    91.401    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.457 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.315    91.772    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    91.828 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.088    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    92.144 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.344    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.400 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.557    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.613 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.680    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.736 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.100    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.055    93.155 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.196    94.350    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]/C
                         clock pessimism              0.000    94.350    
                         clock uncertainty            0.317    94.668    
    SLICE_X53Y62         FDRE (Hold_fdre_C_R)         0.066    94.734    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]
  -------------------------------------------------------------------
                         required time                        -94.734    
                         arrival time                          95.302    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.500ns  (logic 0.141ns (3.133%)  route 4.359ns (96.867%))
  Logic Levels:           0  
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.359    95.393    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X53Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.281    91.281    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.337 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.064    91.401    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.457 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.315    91.772    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    91.828 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.088    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    92.144 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.344    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.400 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.557    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.613 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.680    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.736 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.100    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.055    93.155 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.190    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]/C
                         clock pessimism              0.000    94.344    
                         clock uncertainty            0.317    94.662    
    SLICE_X53Y63         FDRE (Hold_fdre_C_R)         0.066    94.728    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]
  -------------------------------------------------------------------
                         required time                        -94.728    
                         arrival time                          95.393    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.500ns  (logic 0.141ns (3.133%)  route 4.359ns (96.867%))
  Logic Levels:           0  
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.359    95.393    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X53Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.281    91.281    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.337 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.064    91.401    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.457 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.315    91.772    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    91.828 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.088    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    92.144 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.344    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.400 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.557    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.613 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.680    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.736 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.100    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.055    93.155 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.190    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
                         clock pessimism              0.000    94.344    
                         clock uncertainty            0.317    94.662    
    SLICE_X53Y63         FDRE (Hold_fdre_C_R)         0.066    94.728    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]
  -------------------------------------------------------------------
                         required time                        -94.728    
                         arrival time                          95.393    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.500ns  (logic 0.141ns (3.133%)  route 4.359ns (96.867%))
  Logic Levels:           0  
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.359    95.393    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X53Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.281    91.281    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.337 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.064    91.401    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.457 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.315    91.772    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    91.828 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.088    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    92.144 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.344    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.400 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.557    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.613 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.680    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.736 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.100    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.055    93.155 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.190    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486]/C
                         clock pessimism              0.000    94.344    
                         clock uncertainty            0.317    94.662    
    SLICE_X53Y63         FDRE (Hold_fdre_C_R)         0.066    94.728    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486]
  -------------------------------------------------------------------
                         required time                        -94.728    
                         arrival time                          95.393    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.500ns  (logic 0.141ns (3.133%)  route 4.359ns (96.867%))
  Logic Levels:           0  
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.359    95.393    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X53Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.281    91.281    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.337 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.064    91.401    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.457 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.315    91.772    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    91.828 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.088    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.056    92.144 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.344    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.400 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.557    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.613 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.680    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.056    92.736 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.100    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.055    93.155 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.190    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487]/C
                         clock pessimism              0.000    94.344    
                         clock uncertainty            0.317    94.662    
    SLICE_X53Y63         FDRE (Hold_fdre_C_R)         0.066    94.728    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487]
  -------------------------------------------------------------------
                         required time                        -94.728    
                         arrival time                          95.393    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.414ns  (logic 0.141ns (3.194%)  route 4.273ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 94.210 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.273    95.307    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.185    91.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.056    91.241 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.058    91.298    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.056    91.354 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.333    91.688    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.744 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    91.902    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.958 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.025    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.081 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.342    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.398 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.597    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.653 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    93.055    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.056    93.111 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.099    94.210    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]/C
                         clock pessimism              0.000    94.210    
                         clock uncertainty            0.317    94.527    
    SLICE_X52Y62         FDRE (Hold_fdre_C_R)         0.066    94.593    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576]
  -------------------------------------------------------------------
                         required time                        -94.593    
                         arrival time                          95.307    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.414ns  (logic 0.141ns (3.194%)  route 4.273ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 94.210 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.273    95.307    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.185    91.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.056    91.241 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.058    91.298    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.056    91.354 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.333    91.688    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.744 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    91.902    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.958 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.025    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.081 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.342    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.398 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.597    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.653 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    93.055    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.056    93.111 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.099    94.210    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577]/C
                         clock pessimism              0.000    94.210    
                         clock uncertainty            0.317    94.527    
    SLICE_X52Y62         FDRE (Hold_fdre_C_R)         0.066    94.593    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577]
  -------------------------------------------------------------------
                         required time                        -94.593    
                         arrival time                          95.307    
  -------------------------------------------------------------------
                         slack                                  0.713    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.518ns (13.004%)  route 3.465ns (86.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 22.819 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          3.465    17.181    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y122        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.640    22.819    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y122        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/C
                         clock pessimism              0.000    22.819    
                         clock uncertainty           -0.337    22.482    
    SLICE_X34Y122        FDCE (Recov_fdce_C_CLR)     -0.319    22.163    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg
  -------------------------------------------------------------------
                         required time                         22.163    
                         arrival time                         -17.181    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.704ns  (logic 0.518ns (13.985%)  route 3.186ns (86.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          3.186    16.902    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X34Y123        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.902    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.704ns  (logic 0.518ns (13.985%)  route 3.186ns (86.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          3.186    16.902    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X34Y123        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.902    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.704ns  (logic 0.518ns (13.985%)  route 3.186ns (86.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          3.186    16.902    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X34Y123        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.902    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.704ns  (logic 0.518ns (13.985%)  route 3.186ns (86.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          3.186    16.902    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X34Y123        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.902    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.406ns  (logic 0.518ns (15.210%)  route 2.888ns (84.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.888    16.604    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X38Y129        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.642    22.821    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X38Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
                         clock pessimism              0.000    22.821    
                         clock uncertainty           -0.337    22.484    
    SLICE_X38Y129        FDCE (Recov_fdce_C_CLR)     -0.319    22.165    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg
  -------------------------------------------------------------------
                         required time                         22.165    
                         arrival time                         -16.604    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.384ns  (logic 0.518ns (15.307%)  route 2.866ns (84.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.866    16.582    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y127        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X36Y127        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.384ns  (logic 0.518ns (15.307%)  route 2.866ns (84.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.866    16.582    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y127        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X36Y127        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.384ns  (logic 0.518ns (15.307%)  route 2.866ns (84.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.866    16.582    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y127        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X36Y127        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.384ns  (logic 0.518ns (15.307%)  route 2.866ns (84.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.866    16.582    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y127        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X36Y127        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.582    
  -------------------------------------------------------------------
                         slack                                  5.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.164ns (16.999%)  route 0.801ns (83.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.801     1.960    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X42Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X42Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X42Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.531    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.164ns (14.817%)  route 0.943ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.943     2.102    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X36Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.164ns (14.817%)  route 0.943ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.943     2.102    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X36Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.164ns (14.817%)  route 0.943ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.943     2.102    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[2]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X36Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.164ns (14.817%)  route 0.943ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.943     2.102    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X36Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.164ns (13.319%)  route 1.067ns (86.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          1.067     2.226    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X36Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.531    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.164ns (13.319%)  route 1.067ns (86.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          1.067     2.226    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[5]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X36Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.531    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.164ns (13.319%)  route 1.067ns (86.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          1.067     2.226    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[6]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X36Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.531    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.164ns (13.319%)  route 1.067ns (86.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          1.067     2.226    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X36Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.531    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.164ns (13.250%)  route 1.074ns (86.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2952, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          1.074     2.233    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X34Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.531    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.701    





