v 20150101 2
L 300 800 800 500 3 0 0 0 -1 -1
L 800 500 300 200 3 0 0 0 -1 -1
L 300 800 300 500 3 0 0 0 -1 -1
L 300 500 300 200 3 0 0 0 -1 -1
V 850 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 500 900 500 1 0 0
{
T 965 350 5 8 0 1 0 0 1
pinnumber=1
T 965 350 5 8 0 1 0 0 1
pinseq=1
T 915 550 5 8 0 1 0 0 1
pinlabel=OUT
T 1065 350 5 8 0 1 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 50 350 5 8 0 1 0 0 1
pinnumber=2
T 50 350 5 8 0 1 0 0 1
pinseq=2
T 100 550 5 8 0 1 0 0 1
pinlabel=IN
T 150 350 5 8 0 1 0 0 1
pintype=io
}
T 200 900 2 10 0 0 0 0 1
comment=VERILOG_PORTS=POSITIONAL
T 200 1050 2 10 0 0 0 0 1
device=not
T 200 1225 5 10 0 1 0 0 1
description=Verilog Inverting Buffer
T 600 450 5 10 1 1 0 6 1
refdes=U?
T 650 200 9 10 0 0 0 0 1
numslots=0
T 650 50 9 10 0 0 0 0 1
footprint=none
