// Seed: 1014645688
module module_0 ();
  always @(posedge -1 or -1'b0) begin : LABEL_0
    disable id_1;
  end
  wire [-1 : -1 'b0] id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    output wire id_3,
    output uwire id_4,
    output wire id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wire id_8,
    input wor id_9,
    output supply0 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input wor id_13
);
  wire id_15 = id_0;
  module_0 modCall_1 ();
endmodule
