parent	,	V_255
"failed to unregister host1x client: %d\n"	,	L_41
SOR_PLL_0_RESISTOR_EXT	,	V_142
"DP fast link training failed: %d\n"	,	L_13
"failed to power up eDP link: %d\n"	,	L_11
inode	,	V_226
dev	,	V_109
time_before	,	F_29
DP_SET_ANSI_8B10B	,	V_27
clk_parent	,	V_220
tegra_sor_detach	,	F_70
hblank_symbols	,	V_111
SOR_LANE_SEQ_CTL_POWER_STATE_DOWN	,	V_218
__user	,	T_6
host1x_client_register	,	F_117
SOR_CRC_B	,	V_242
SOR_CRC_A	,	V_230
SOR_CRC_A_VALID	,	V_231
size	,	V_233
PM0_ENABLE	,	V_72
reset_control_deassert	,	F_47
of_node	,	V_268
ssize_t	,	T_5
hdisplay	,	V_108
usleep_range	,	F_22
SOR_CLK_CNTRL_DP_CLK_SEL_MASK	,	V_134
SOR_DP_SPARE_SEQ_ENABLE	,	V_36
SOR_LANE_SEQ_CTL_SEQUENCE_UP	,	V_217
drm_mode_status	,	V_221
DC_CMD_STATE_CONTROL	,	V_75
tegra_sor_dp_train_fast	,	F_8
SOR_CRC_CNTRL	,	V_238
f	,	V_90
SOR_PLL_3	,	V_138
i	,	V_12
SOR_PLL_2	,	V_136
SOR_PLL_1	,	V_149
SOR_PLL_0	,	V_143
SOR_PWM_CTL_TRIGGER	,	V_53
vsync_end	,	V_203
jiffies	,	V_54
num_syms_per_line	,	V_104
config	,	V_97
platform_device	,	V_262
of_node_put	,	F_107
dc	,	V_63
tegra_sor_update	,	F_26
VSYNC_H_POSITION	,	F_62
dev_dbg	,	F_42
to_tegra_dc	,	F_32
tegra_sor_readl	,	F_4
DC_CMD_DISPLAY_COMMAND	,	V_188
SOR_PLL_2_BANDGAP_POWERDOWN	,	V_137
SOR_LANE_PREEMPHASIS_LANE0	,	F_16
tegra_sor	,	V_1
SOR_LANE_PREEMPHASIS_LANE1	,	F_15
SOR_LANE_PREEMPHASIS_LANE2	,	F_14
SOR_LANE_PREEMPHASIS_LANE3	,	F_13
reset_control_assert	,	F_75
DRM_MODE_FLAG_NHSYNC	,	V_195
SOR_PLL_0_PLLREG_LEVEL_V45	,	V_141
SOR_DP_LINKCTL_LANE_COUNT_MASK	,	V_164
list	,	V_271
hse	,	V_119
platform_get_resource	,	F_109
SOR_DP_TPG_SCRAMBLER_GALIOS	,	V_42
DISP_CTRL_MODE_C_DISPLAY	,	V_187
SOR_DP_TPG_PATTERN_NONE	,	V_43
"failed to detach SOR: %d\n"	,	L_19
debugfs_remove	,	F_91
timeout	,	V_47
tegra_sor_config	,	V_96
"blank symbols: H:%u V:%u\n"	,	L_4
debugfs_create_dir	,	F_89
rate	,	V_99
client	,	V_3
"failed to probe eDP link: %d\n"	,	L_6
SOR_DP_CONFIG_0	,	V_172
capabilities	,	V_112
SOR_DP_LINKCTL_ENHANCED_FRAME	,	V_171
tegra_sor_crc_fops	,	V_250
drm_dp_link_configure	,	F_60
SOR_CLK_CNTRL_DP_LINK_SPEED	,	F_61
SOR_CLK_CNTRL_DP_LINK_SPEED_MASK	,	V_152
SOR_LANE_SEQ_CTL_TRIGGER	,	V_165
ENOMEM	,	V_249
dev_get_drvdata	,	F_95
SOR_LANE_SEQ_CTL_SEQUENCE_DOWN	,	V_166
SOR_DP_PADCTL_TX_PU_MASK	,	V_21
"%08x\n"	,	L_25
bits_per_pixel	,	V_105
output	,	V_5
tegra_sor_remove	,	F_119
SOR_PLL_3_PLL_VDD_MODE_V3_3	,	V_139
lock	,	V_124
"failed to register host1x client: %d\n"	,	L_40
tegra_sor_attach	,	F_30
clk	,	V_127
tegra_sor_super_update	,	F_25
SOR_DP_AUDIO_HBLANK_SYMBOLS	,	V_179
tegra_output_sor_disable	,	F_72
tegra_output	,	V_4
SOR_DP_SPARE_MACRO_SOR_CLK	,	V_38
link_rate	,	V_98
params	,	V_82
tegra_dc	,	V_62
encoder	,	V_64
connector_status_unknown	,	V_225
SOR_DP_CONFIG_WATERMARK_MASK	,	V_173
SOR_STATE_ASY_HSYNCPOL	,	V_194
connector	,	V_130
SOR_LANE_SEQ_CTL_POWER_STATE_UP	,	V_167
"output setup failed: %d\n"	,	L_29
status	,	V_222
tegra_sor_setup_pwm	,	F_27
debugfs_remove_recursive	,	F_93
SOR_DP_CONFIG_ACTIVE_SYM_COUNT_MASK	,	V_174
SOR_LANE_DRIVE_CURRENT_LANE0	,	F_12
vse	,	V_117
"output cleanup failed: %d\n"	,	L_35
tegra_io_rail_power_off	,	F_74
file	,	V_227
tegra_dpaux_train	,	F_24
SOR_PLL_1_TMDS_TERM	,	V_148
SOR_PLL_0_POWER_OFF	,	V_155
SOR_DP_LINKCTL_LANE_COUNT	,	F_53
err	,	V_14
tegra_dpaux_detect	,	F_81
SOR_DP_CONFIG_ACTIVE_SYM_COUNT	,	F_57
WRITE_MUX	,	V_185
SOR_SUPER_STATE_0	,	V_45
SOR_SUPER_STATE_1	,	V_56
SOR_STATE_ASY_CRC_MODE_COMPLETE	,	V_190
DC_CMD_STATE_ACCESS	,	V_184
SOR_LANE_DRIVE_CURRENT_LANE1	,	F_11
SOR_DP_TPG_PATTERN_TRAIN1	,	V_32
SOR_LANE_DRIVE_CURRENT_LANE2	,	F_10
SOR_DP_TPG_PATTERN_TRAIN2	,	V_39
SOR_LANE_DRIVE_CURRENT_LANE3	,	F_9
SOR_PWR_NORMAL_STATE_PU	,	V_80
PW4_ENABLE	,	V_71
hsync_end	,	V_205
minor	,	V_244
debugfs	,	V_247
vsync_start	,	V_204
precision	,	V_91
"failed to enable DP: %d\n"	,	L_5
size_t	,	T_7
mode	,	V_95
SOR_STATE_ASY_OWNER	,	F_63
pdev	,	V_263
SOR_DP_AUDIO_VBLANK_SYMBOLS	,	V_181
d_name	,	V_251
host1x_client	,	V_2
u32	,	T_3
sor	,	V_6
ERANGE	,	V_107
pipe	,	V_191
buffer	,	V_232
drm	,	V_254
tegra_dpaux_find_by_of_node	,	F_106
DP_LINK_CAP_ENHANCED_FRAMING	,	V_113
"failed to set clock rate to %lu Hz\n"	,	L_24
"dp"	,	L_39
tegra_sor_writel	,	F_6
SOR_TEST_CRC_POST_SERIALIZE	,	V_240
entry	,	V_246
clk_safe	,	V_129
PW3_ENABLE	,	V_70
"debugfs cleanup failed: %d\n"	,	L_34
platform_set_drvdata	,	F_118
SOR_CRC_CNTRL_ENABLE	,	V_239
devm_kzalloc	,	F_104
np	,	V_265
platform_get_drvdata	,	F_120
SOR_DP_CONFIG_ACTIVE_SYM_FRAC	,	F_58
SOR_DP_TPG_CHANNEL_CODING	,	V_30
SOR_STATE_ASY_PIXELDEPTH_BPP_18_444	,	V_200
devm_reset_control_get	,	F_113
bpc	,	V_132
active_polarity	,	V_88
tegra_sor_calc_config	,	F_40
tegra_output_exit	,	F_102
lane	,	V_29
frac	,	V_86
DP_TRAINING_PATTERN_1	,	V_34
writel	,	F_7
DP_TRAINING_PATTERN_2	,	V_41
SOR_PWM_DIV_MASK	,	V_49
drm_dp_link_rate_to_bw_code	,	F_54
to_sor	,	F_3
SOR_PLL_0_VCOPD	,	V_154
SOR_DP_PADCTL_PAD_CAL_PD	,	V_156
tegra_output_init	,	F_96
vblank_symbols	,	V_114
SOR_PWM_CTL_CLK_SEL	,	V_52
container_of	,	F_2
u64	,	T_2
"debugfs setup failed: %d\n"	,	L_30
"crc"	,	L_27
IS_ERR	,	F_111
div_s64	,	F_38
"nvidia,dpaux"	,	L_36
tegra_sor_compute_params	,	F_36
SOR_PWM_DIV	,	V_48
CONFIG_DEBUG_FS	,	V_260
"failed to power on I/O rail: %d\n"	,	L_9
SOR_DP_TPG_SCRAMBLER_NONE	,	V_31
MODE_OK	,	V_223
tegra_dpaux_detach	,	F_101
lanes	,	V_183
"failed to power up SOR: %d\n"	,	L_15
of_parse_phandle	,	F_105
SOR_PLL_2_POWERDOWN_OVERRIDE	,	V_150
SOR_STATE_ASY_PIXELDEPTH_BPP_24_444	,	V_199
SOR_DP_CONFIG_ACTIVE_SYM_FRAC_MASK	,	V_175
tegra_output_sor_detect	,	F_80
clk_set_parent	,	F_50
DISP_CTRL_MODE_MASK	,	V_219
loff_t	,	T_8
input	,	V_101
"failed to disable DP: %d\n"	,	L_21
"fast link training succeeded\n"	,	L_14
TEGRA_IO_RAIL_LVDS	,	V_157
SOR_PWR_TRIGGER	,	V_79
GFP_KERNEL	,	V_267
DC_DISP_DISP_WIN_OPTIONS	,	V_213
SOR_PLL_0_ICHPMP	,	F_51
tegra_dc_writel	,	F_34
drm_minor	,	V_243
SOR_CSTM	,	V_212
display_info	,	V_131
mutex_init	,	F_116
SOR_TEST_HEAD_MODE_MASK	,	V_76
device_node	,	V_264
i_private	,	V_229
"failed to set DP parent clock: %d\n"	,	L_10
mutex_unlock	,	F_69
rst	,	V_128
tegra_output_sor_setup_clock	,	F_77
BUG	,	F_64
"failed to setup PWM: %d\n"	,	L_16
devm_ioremap_resource	,	F_110
u8	,	T_1
tegra_dpaux_enable	,	F_48
regs	,	V_8
SOR_SUPER_STATE_HEAD_MODE_MASK	,	V_216
SOR_CLK_CNTRL_DP_LINK_SPEED_G1_62	,	V_153
s64	,	T_4
buf	,	V_235
"output failed to disable: %d\n"	,	L_32
SOR_DP_PADCTL_TX_PU	,	F_21
SOR_DP_PADCTL_TX_PU_ENABLE	,	V_20
mutex_lock	,	F_45
"sor"	,	L_26
SOR_DP_LINKCTL_TU_SIZE_MASK	,	V_170
tegra_sor_params	,	V_81
"watermark too high, forcing to %u\n"	,	L_3
ratio	,	V_92
SOR_SUPER_STATE_MODE_NORMAL	,	V_58
div_u64	,	F_37
SOR_CSTM_UPPER	,	V_211
pclk	,	V_100
tegra_dpaux_disable	,	F_73
tegra_output_probe	,	F_108
"failed to attach DP: %d\n"	,	L_31
SOR_DP_LINKCTL_TU_SIZE	,	F_55
"failed to power down SOR: %d\n"	,	L_20
INIT_LIST_HEAD	,	F_115
tegra_output_disable	,	F_100
"failed to configure eDP link: %d\n"	,	L_12
hsync_start	,	V_206
DRM_MODE_FLAG_PHSYNC	,	V_193
SOR_LVDS	,	V_18
SOR_PLL_2_SEQ_PLLCAPPD	,	V_144
tegra_sor_debugfs_init	,	F_88
SOR_STATE_ASY_PROTOCOL_DP_A	,	V_189
tegra_sor_crc_release	,	F_83
drm_display_mode	,	V_94
unlock	,	V_126
"cannot create /sys/kernel/debug/dri/%s/sor/crc\n"	,	L_28
drm_connector_status	,	V_224
SOR_LANE_POST_CURSOR_LANE1	,	F_19
SOR_LANE_POST_CURSOR_LANE0	,	F_20
SOR_LANE_POST_CURSOR_LANE3	,	F_17
hbe	,	V_118
tegra_sor_debugfs_exit	,	F_92
SOR_LANE_DRIVE_CURRENT_0	,	V_15
SOR_LANE_POST_CURSOR_LANE2	,	F_18
SOR_CSTM_LVDS	,	V_208
tegra_sor_crc_open	,	F_82
ETIMEDOUT	,	V_55
tegra_sor_power_up	,	F_35
ops	,	V_258
hbs	,	V_121
name	,	V_252
host1x_client_unregister	,	F_121
SOR_PWR	,	V_78
num_clocks	,	V_93
aux	,	V_123
tegra_sor_probe	,	F_103
tegra_output_sor_check_mode	,	F_79
active_frac	,	V_89
"parent"	,	L_37
SOR_LANE_PREEMPHASIS_0	,	V_16
SOR_ENABLE	,	V_214
SOR_CLK_CNTRL	,	V_133
SOR_PLL_0_VCOCAP_RST	,	V_140
tegra_dpaux_prepare	,	F_23
dev_err	,	F_43
DRM_MODE_FLAG_PVSYNC	,	V_196
SOR_DP_CONFIG_WATERMARK	,	F_56
tegra_sor_power_down	,	F_71
SOR_CSTM_LINK_ACT_B	,	V_210
SOR_CSTM_LINK_ACT_A	,	V_209
vdisplay	,	V_207
devm_clk_get	,	F_114
simple_read_from_buffer	,	F_87
clk_disable_unprepare	,	F_76
dentry	,	V_245
active_count	,	V_85
"failed to set safe parent clock: %d\n"	,	L_7
PW2_ENABLE	,	V_69
DP_TRAINING_PATTERN_DISABLE	,	V_44
SOR_LANE_POST_CURSOR_0	,	V_17
base	,	V_115
dpaux	,	V_26
drm_device	,	V_253
drm_dp_link	,	V_10
SOR_DP_CONFIG_DISPARITY_NEGATIVE	,	V_178
SOR_DP_CONFIG_ACTIVE_SYM_ENABLE	,	V_177
SOR_STATE_1	,	V_201
SOR_DP_TPG	,	V_33
SOR_STATE_0	,	V_46
watermark	,	V_102
host1x_client_to_sor	,	F_1
SOR_DP_PADCTL_0	,	V_19
"polarity: %d active count: %d tu size: %d active frac: %d\n"	,	L_1
SOR_DP_SPARE_0	,	V_35
crtc	,	V_65
SOR_STATE_ASY_VSYNCPOL	,	V_197
tegra_dpaux_attach	,	F_98
SOR_LANE_SEQ_CTL	,	V_168
abs64	,	F_39
vbe	,	V_116
SOR_DP_PADCTL_PD_TXD_1	,	V_161
SOR_DP_PADCTL_PD_TXD_2	,	V_160
SOR_DP_CONFIG_ACTIVE_SYM_POLARITY	,	V_176
SOR_DP_PADCTL_PD_TXD_3	,	V_159
SOR_DP_PADCTL_PD_TXD_0	,	V_162
primary	,	V_261
ENODEV	,	V_256
drm_dp_aux	,	V_122
private_data	,	V_228
vbs	,	V_120
pattern	,	V_13
flags	,	V_192
SOR_PWM_CTL_DUTY_CYCLE_MASK	,	V_51
drm_dp_link_probe	,	F_49
debugfs_create_file	,	F_90
SOR_PLL_2_LVDS_ENABLE	,	V_146
SOR_STATE_ASY_CRC_MODE_MASK	,	V_237
enabled	,	V_125
"failed to attach SOR: %d\n"	,	L_17
SOR_SUPER_STATE_HEAD_MODE_AWAKE	,	V_57
SOR_TEST_HEAD_MODE_AWAKE	,	V_77
SOR_PWR_MODE_SAFE	,	V_215
SOR_CRC_A_RESET	,	V_241
"failed to compute link configuration: %d\n"	,	L_8
SOR_DP_PADCTL_CM_TXD_3	,	V_22
SOR_TEST_ATTACHED	,	V_61
tegra_dc_readl	,	F_33
SOR_DP_PADCTL_CM_TXD_0	,	V_25
SOR_DP_PADCTL_CM_TXD_2	,	V_23
clk_prepare_enable	,	F_46
SOR_DP_PADCTL_CM_TXD_1	,	V_24
debugfs_root	,	V_248
EAGAIN	,	V_236
EPROBE_DEFER	,	V_269
SOR_PLL_2_PORT_POWERDOWN	,	V_151
EINVAL	,	V_106
SOR_DP_SPARE_PANEL_INTERNAL	,	V_37
PM1_ENABLE	,	V_73
GENERAL_ACT_REQ	,	V_74
DRM_MODE_FLAG_NVSYNC	,	V_198
DC_DISP_DISP_TIMING_OPTIONS	,	V_186
SOR_DP_LINKCTL_0	,	V_163
PW0_ENABLE	,	V_67
vtotal	,	V_202
SOR_PWM_CTL	,	V_50
num	,	V_103
IS_ENABLED	,	F_97
SOR_PLL_1_TERM_COMPOUT	,	V_147
"failed to enable DC: %d\n"	,	L_18
tu_size	,	V_83
SOR_DP_LINKCTL_ENABLE	,	V_169
"failed to set parent clock: %d\n"	,	L_23
num_lanes	,	V_28
scnprintf	,	F_86
sor_client_ops	,	V_272
offset	,	V_7
tegra_sor_wakeup	,	F_31
SOR_DP_AUDIO_VBLANK_SYMBOLS_MASK	,	V_182
resource	,	V_266
div64_u64	,	F_41
TEGRA_OUTPUT_EDP	,	V_257
PTR_ERR	,	F_112
PW1_ENABLE	,	V_68
clk_set_rate	,	F_78
"failed to detach DP: %d\n"	,	L_33
sor_ops	,	V_259
tegra_io_rail_power_on	,	F_52
SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK	,	V_135
link	,	V_11
SOR_SUPER_STATE_ATTACHED	,	V_59
tegra_sor_exit	,	F_99
"failed to power off I/O rail: %d\n"	,	L_22
ppos	,	V_234
msecs_to_jiffies	,	F_28
htotal	,	V_110
tegra_output_sor_enable	,	F_44
"safe"	,	L_38
drm_dp_link_power_up	,	F_59
active_sym	,	V_84
DC_CMD_DISPLAY_POWER_CONTROL	,	V_66
clk_dp	,	V_158
tegra_sor_crc_read	,	F_85
IORESOURCE_MEM	,	V_270
value	,	V_9
readl	,	F_5
SOR_TEST	,	V_60
"unable to compute TU size, forcing watermark to %u\n"	,	L_2
SOR_HEAD_STATE_4	,	F_68
SOR_HEAD_STATE_3	,	F_67
SOR_HEAD_STATE_2	,	F_66
DP_LINK_SCRAMBLING_DISABLE	,	V_40
SOR_HEAD_STATE_1	,	F_65
SOR_PLL_2_SEQ_PLLCAPPD_ENFORCE	,	V_145
tegra_sor_crc_wait	,	F_84
tegra_sor_init	,	F_94
SOR_DP_AUDIO_HBLANK_SYMBOLS_MASK	,	V_180
approx	,	V_87
