{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543898660106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543898660106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 02:44:19 2018 " "Processing started: Tue Dec 04 02:44:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543898660106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898660106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Titanic2 -c Titanic2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Titanic2 -c Titanic2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898660106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543898660768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543898660768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "titanic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file titanic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Titanic2-BEHAVIOUR " "Found design unit 1: Titanic2-BEHAVIOUR" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Titanic2 " "Found entity 1: Titanic2" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM16-ROM_BH " "Found design unit 1: ROM16-ROM_BH" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/ROM16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM16 " "Found entity 1: ROM16" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/ROM16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGBANK16-REGBANK16_BH " "Found design unit 1: REGBANK16-REGBANK16_BH" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGBANK16 " "Found entity 1: REGBANK16" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL16-CONTROL16_BH " "Found design unit 1: CONTROL16-CONTROL16_BH" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL16 " "Found entity 1: CONTROL16" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM16-RAM_BH " "Found design unit 1: RAM16-RAM_BH" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/RAM16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16 " "Found entity 1: RAM16" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/RAM16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_4op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_4op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4op-implements " "Found design unit 1: multiplexer_4op-implements" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplexer_4op.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4op " "Found entity 1: multiplexer_4op" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplexer_4op.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_5pos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_5pos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_5pos-implements " "Found design unit 1: Multiplexer_5pos-implements" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Multiplexer_5pos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_5pos " "Found entity 1: Multiplexer_5pos" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Multiplexer_5pos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qand-implements " "Found design unit 1: Qand-implements" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qand " "Found entity 1: Qand" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qor-implements " "Found design unit 1: Qor-implements" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qor " "Found entity 1: Qor" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qxor-implements " "Found design unit 1: Qxor-implements" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qxor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qxor " "Found entity 1: Qxor" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qxor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_2bits-implements " "Found design unit 1: Shift_2bits-implements" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Shift_2bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_2bits " "Found entity 1: Shift_2bits" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Shift_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMA16BITS-adder_bh " "Found design unit 1: SOMA16BITS-adder_bh" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/SOMA16BITS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMA16BITS " "Found entity 1: SOMA16BITS" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/SOMA16BITS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula-implements " "Found design unit 1: Ula-implements" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-adder_bh " "Found design unit 1: PC-adder_bh" {  } { { "PC.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/PC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brancheq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brancheq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchEq-adder_bh " "Found design unit 1: BranchEq-adder_bh" {  } { { "BranchEq.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/BranchEq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""} { "Info" "ISGN_ENTITY_NAME" "1 BranchEq " "Found entity 1: BranchEq" {  } { { "BranchEq.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/BranchEq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-implements " "Found design unit 1: mux1-implements" {  } { { "mux1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-implements " "Found design unit 1: extensor-implements" {  } { { "extensor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/extensor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/extensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_1-implements " "Found design unit 1: AND_1-implements" {  } { { "AND_1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/AND_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_1 " "Found entity 1: AND_1" {  } { { "AND_1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/AND_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543898674839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898674839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Titanic2 " "Elaborating entity \"Titanic2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543898674922 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock Titanic2.vhd(172) " "VHDL Signal Declaration warning at Titanic2.vhd(172): used implicit default value for signal \"clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 172 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543898674922 "|Titanic2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DesvioCondicional Titanic2.vhd(180) " "VHDL Signal Declaration warning at Titanic2.vhd(180): used implicit default value for signal \"DesvioCondicional\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543898674922 "|Titanic2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemParaReg Titanic2.vhd(180) " "VHDL Signal Declaration warning at Titanic2.vhd(180): used implicit default value for signal \"MemParaReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543898674922 "|Titanic2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EscReg Titanic2.vhd(180) " "VHDL Signal Declaration warning at Titanic2.vhd(180): used implicit default value for signal \"EscReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543898674922 "|Titanic2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_or_write Titanic2.vhd(180) " "VHDL Signal Declaration warning at Titanic2.vhd(180): used implicit default value for signal \"read_or_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543898674922 "|Titanic2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ulaFont Titanic2.vhd(180) " "VHDL Signal Declaration warning at Titanic2.vhd(180): used implicit default value for signal \"ulaFont\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543898674922 "|Titanic2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ula_opcode Titanic2.vhd(181) " "VHDL Signal Declaration warning at Titanic2.vhd(181): used implicit default value for signal \"ula_opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 181 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543898674922 "|Titanic2"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"UUUU\" 4 8 Titanic2.vhd(212) " "VHDL Expression error at Titanic2.vhd(212): expression \"\"UUUU\"\" has 4 elements ; expected 8 elements." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 212 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1543898674922 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "op Titanic2.vhd(212) " "VHDL error at Titanic2.vhd(212): formal port or parameter \"op\" must have actual or default value" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 212 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1543898674922 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543898674922 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543898675123 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 04 02:44:35 2018 " "Processing ended: Tue Dec 04 02:44:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543898675123 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543898675123 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543898675123 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898675123 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543898675902 ""}
