// Seed: 1338192404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_5 = ({1 - id_1{""}} | 1);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input uwire id_5
);
  assign id_2#(
      .id_5(1),
      .id_3(1),
      .id_3(1)
  ) = id_4;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
  and (
      id_2,
      id_45,
      id_39,
      id_4,
      id_31,
      id_33,
      id_41,
      id_37,
      id_28,
      id_10,
      id_24,
      id_16,
      id_22,
      id_30,
      id_23,
      id_7,
      id_15,
      id_3,
      id_27,
      id_38,
      id_5,
      id_40,
      id_8,
      id_43,
      id_0,
      id_1,
      id_18,
      id_29,
      id_9,
      id_11,
      id_34,
      id_17,
      id_19,
      id_44,
      id_26,
      id_21,
      id_12
  );
  module_0(
      id_40, id_9, id_35, id_32
  );
endmodule
