

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_155_26'
================================================================
* Date:           Tue Feb 17 12:08:13 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     2415|     2415|  24.150 us|  24.150 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_26  |     2413|     2413|        20|          6|          1|   400|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 6, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.86>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [conv2d.cpp:153]   --->   Operation 23 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2d.cpp:155]   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln153_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln153"   --->   Operation 25 'read' 'zext_ln153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln151_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln151"   --->   Operation 26 'read' 'sext_ln151_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sum_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_19"   --->   Operation 27 'read' 'sum_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln153_cast = zext i12 %zext_ln153_read"   --->   Operation 28 'zext' 'zext_ln153_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln151_cast = sext i62 %sext_ln151_read"   --->   Operation 29 'sext' 'sext_ln151_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 5224, void @empty_1, void @empty_0, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln155 = store i9 0, i9 %i" [conv2d.cpp:155]   --->   Operation 31 'store' 'store_ln155' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln153 = store i32 %sum_19_read, i32 %sum" [conv2d.cpp:153]   --->   Operation 32 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc335"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [conv2d.cpp:155]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%icmp_ln155 = icmp_eq  i9 %i_1, i9 400" [conv2d.cpp:155]   --->   Operation 35 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.inc335.split, void %for.inc340.exitStub" [conv2d.cpp:155]   --->   Operation 36 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i9 %i_1" [conv2d.cpp:155]   --->   Operation 37 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156 = add i63 %zext_ln155_1, i63 %sext_ln151_cast" [conv2d.cpp:156]   --->   Operation 38 'add' 'add_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.64> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (5.28ns) (root node of TernaryAdder)   --->   "%add_ln156_1 = add i63 %add_ln156, i63 %zext_ln153_cast" [conv2d.cpp:156]   --->   Operation 39 'add' 'add_ln156_1' <Predicate = (!icmp_ln155)> <Delay = 5.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.64> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i63 %add_ln156_1" [conv2d.cpp:156]   --->   Operation 40 'sext' 'sext_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln156" [conv2d.cpp:156]   --->   Operation 41 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [8/8] (7.30ns)   --->   "%gmem1_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:156]   --->   Operation 42 'readreq' 'gmem1_load_12_req' <Predicate = (!icmp_ln155)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 43 [7/8] (7.30ns)   --->   "%gmem1_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:156]   --->   Operation 43 'readreq' 'gmem1_load_12_req' <Predicate = (!icmp_ln155)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 44 [6/8] (7.30ns)   --->   "%gmem1_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:156]   --->   Operation 44 'readreq' 'gmem1_load_12_req' <Predicate = (!icmp_ln155)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 45 [5/8] (7.30ns)   --->   "%gmem1_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:156]   --->   Operation 45 'readreq' 'gmem1_load_12_req' <Predicate = (!icmp_ln155)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.41>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln155 = add i9 %i_1, i9 1" [conv2d.cpp:155]   --->   Operation 47 'add' 'add_ln155' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [4/8] (7.30ns)   --->   "%gmem1_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:156]   --->   Operation 48 'readreq' 'gmem1_load_12_req' <Predicate = (!icmp_ln155)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln155 = store i9 %add_ln155, i9 %i" [conv2d.cpp:155]   --->   Operation 49 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i9 %i_1" [conv2d.cpp:155]   --->   Operation 50 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%fc_in_addr = getelementptr i32 %fc_in, i64 0, i64 %zext_ln155" [conv2d.cpp:156]   --->   Operation 51 'getelementptr' 'fc_in_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [2/2] (3.25ns)   --->   "%fc_in_load = load i9 %fc_in_addr" [conv2d.cpp:156]   --->   Operation 52 'load' 'fc_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 53 [3/8] (7.30ns)   --->   "%gmem1_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:156]   --->   Operation 53 'readreq' 'gmem1_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 54 [1/2] ( I:3.25ns O:3.25ns )   --->   "%fc_in_load = load i9 %fc_in_addr" [conv2d.cpp:156]   --->   Operation 54 'load' 'fc_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 55 [2/8] (7.30ns)   --->   "%gmem1_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:156]   --->   Operation 55 'readreq' 'gmem1_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 56 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:156]   --->   Operation 56 'readreq' 'gmem1_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 57 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [conv2d.cpp:156]   --->   Operation 57 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln156 = bitcast i32 %gmem1_addr_read" [conv2d.cpp:156]   --->   Operation 58 'bitcast' 'bitcast_ln156' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %fc_in_load, i32 %bitcast_ln156" [conv2d.cpp:156]   --->   Operation 59 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 60 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %fc_in_load, i32 %bitcast_ln156" [conv2d.cpp:156]   --->   Operation 60 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 61 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %fc_in_load, i32 %bitcast_ln156" [conv2d.cpp:156]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 62 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %fc_in_load, i32 %bitcast_ln156" [conv2d.cpp:156]   --->   Operation 62 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 74 'load' 'sum_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_15_out, i32 %sum_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 1.58>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [conv2d.cpp:156]   --->   Operation 63 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [5/5] (7.25ns)   --->   "%sum_11 = fadd i32 %sum_load_1, i32 %mul1" [conv2d.cpp:156]   --->   Operation 64 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 65 [4/5] (7.25ns)   --->   "%sum_11 = fadd i32 %sum_load_1, i32 %mul1" [conv2d.cpp:156]   --->   Operation 65 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 66 [3/5] (7.25ns)   --->   "%sum_11 = fadd i32 %sum_load_1, i32 %mul1" [conv2d.cpp:156]   --->   Operation 66 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 67 [2/5] (7.25ns)   --->   "%sum_11 = fadd i32 %sum_load_1, i32 %mul1" [conv2d.cpp:156]   --->   Operation 67 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 68 [1/5] (7.25ns)   --->   "%sum_11 = fadd i32 %sum_load_1, i32 %mul1" [conv2d.cpp:156]   --->   Operation 68 'fadd' 'sum_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.58>
ST_20 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln153 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_17" [conv2d.cpp:153]   --->   Operation 69 'specpipeline' 'specpipeline_ln153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln153 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400" [conv2d.cpp:153]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv2d.cpp:155]   --->   Operation 71 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln153 = store i32 %sum_11, i32 %sum" [conv2d.cpp:153]   --->   Operation 72 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_20 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.inc335" [conv2d.cpp:155]   --->   Operation 73 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.870ns
The critical path consists of the following:
	'store' operation ('store_ln155', conv2d.cpp:155) of constant 0 9 bit on local variable 'i', conv2d.cpp:155 [15]  (1.588 ns)
	'load' operation 9 bit ('i', conv2d.cpp:155) on local variable 'i', conv2d.cpp:155 [19]  (0.000 ns)
	'add' operation 63 bit ('add_ln156', conv2d.cpp:156) [33]  (0.000 ns)
	'add' operation 63 bit ('add_ln156_1', conv2d.cpp:156) [34]  (5.282 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.411ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln155', conv2d.cpp:155) [22]  (1.823 ns)
	'store' operation ('store_ln155', conv2d.cpp:155) of variable 'add_ln155', conv2d.cpp:155 9 bit on local variable 'i', conv2d.cpp:155 [42]  (1.588 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('fc_in_addr', conv2d.cpp:156) [31]  (0.000 ns)
	'load' operation 32 bit ('fc_in_load', conv2d.cpp:156) on array 'fc_in' [32]  (3.254 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('fc_in_load', conv2d.cpp:156) on array 'fc_in' [32]  (3.254 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_12_req', conv2d.cpp:156) on port 'gmem1' (conv2d.cpp:156) [37]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem1_addr_read', conv2d.cpp:156) on port 'gmem1' (conv2d.cpp:156) [38]  (7.300 ns)

 <State 11>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', conv2d.cpp:156) [40]  (5.702 ns)

 <State 12>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', conv2d.cpp:156) [40]  (5.702 ns)

 <State 13>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', conv2d.cpp:156) [40]  (5.702 ns)

 <State 14>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', conv2d.cpp:156) [40]  (5.702 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_load_1', conv2d.cpp:156) on local variable 'sum', conv2d.cpp:153 [25]  (0.000 ns)
	'fadd' operation 32 bit ('sum', conv2d.cpp:156) [41]  (7.256 ns)

 <State 16>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:156) [41]  (7.256 ns)

 <State 17>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:156) [41]  (7.256 ns)

 <State 18>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:156) [41]  (7.256 ns)

 <State 19>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:156) [41]  (7.256 ns)

 <State 20>: 1.588ns
The critical path consists of the following:
	'store' operation ('store_ln153', conv2d.cpp:153) of variable 'sum', conv2d.cpp:156 32 bit on local variable 'sum', conv2d.cpp:153 [43]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
