
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[2/6] MIPS: tlbex: remove some RIXI redundancy - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [2/6] MIPS: tlbex: remove some RIXI redundancy</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=86321">Paul Burton</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Sept. 22, 2015, 6:42 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1442947373-13345-3-git-send-email-paul.burton@imgtec.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/7243781/mbox/"
   >mbox</a>
|
   <a href="/patch/7243781/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/7243781/">/patch/7243781/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
X-Original-To: patchwork-LKML@patchwork.kernel.org
Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.136])
	by patchwork1.web.kernel.org (Postfix) with ESMTP id 93CD09F32B
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 22 Sep 2015 18:44:10 +0000 (UTC)
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id C73AB20A2A
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 22 Sep 2015 18:44:09 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id D8D7920A13
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 22 Sep 2015 18:44:08 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1759211AbbIVSn4 (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 22 Sep 2015 14:43:56 -0400
Received: from mailapp01.imgtec.com ([195.59.15.196]:21209 &quot;EHLO
	mailapp01.imgtec.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1759051AbbIVSny (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 22 Sep 2015 14:43:54 -0400
Received: from KLMAIL01.kl.imgtec.org (unknown [192.168.5.35])
	by Websense Email Security Gateway with ESMTPS id 389EE62D7212C;
	Tue, 22 Sep 2015 19:43:49 +0100 (IST)
Received: from LEMAIL01.le.imgtec.org (192.168.152.62) by
	KLMAIL01.kl.imgtec.org (192.168.5.35) with Microsoft SMTP Server
	(TLS) id 14.3.195.1; Tue, 22 Sep 2015 19:43:52 +0100
Received: from localhost (192.168.159.189) by LEMAIL01.le.imgtec.org
	(192.168.152.62) with Microsoft SMTP Server (TLS) id 14.3.210.2;
	Tue, 22 Sep 2015 19:43:51 +0100
From: Paul Burton &lt;paul.burton@imgtec.com&gt;
To: &lt;linux-mips@linux-mips.org&gt;
CC: Paul Burton &lt;paul.burton@imgtec.com&gt;,
	&quot;Steven J. Hill&quot; &lt;Steven.Hill@imgtec.com&gt;,
	Leonid Yegoshin &lt;Leonid.Yegoshin@imgtec.com&gt;,
	&quot;Paul Gortmaker&quot; &lt;paul.gortmaker@windriver.com&gt;,
	&lt;linux-kernel@vger.kernel.org&gt;, James Hogan &lt;james.hogan@imgtec.com&gt;,
	Markos Chandras &lt;markos.chandras@imgtec.com&gt;,
	Ralf Baechle &lt;ralf@linux-mips.org&gt;
Subject: [PATCH 2/6] MIPS: tlbex: remove some RIXI redundancy
Date: Tue, 22 Sep 2015 11:42:49 -0700
Message-ID: &lt;1442947373-13345-3-git-send-email-paul.burton@imgtec.com&gt;
X-Mailer: git-send-email 2.5.3
In-Reply-To: &lt;1442947373-13345-1-git-send-email-paul.burton@imgtec.com&gt;
References: &lt;1442947373-13345-1-git-send-email-paul.burton@imgtec.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [192.168.159.189]
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	RP_MATCHES_RCVD,
	UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=86321">Paul Burton</a> - Sept. 22, 2015, 6:42 p.m.</div>
<pre class="content">
The cpu_has_rixi cases in build_update_entries are now identical to the
non-RIXI cases with the one exception of the r45k_bvahwbug case which is
hardcoded as never happening anyway &amp; presumably was either missed from
the RIXI path or would never happen on a CPU with RIXI support. Remove
the redundant checks &amp; duplication.
<span class="signed-off-by">
Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;</span>
---

 arch/mips/mm/tlbex.c | 34 ++++++++++------------------------
 1 file changed, 10 insertions(+), 24 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/mips/mm/tlbex.c b/arch/mips/mm/tlbex.c</span>
<span class="p_header">index 0dd24b0..ce5a0ec 100644</span>
<span class="p_header">--- a/arch/mips/mm/tlbex.c</span>
<span class="p_header">+++ b/arch/mips/mm/tlbex.c</span>
<span class="p_chunk">@@ -1009,15 +1009,9 @@</span> <span class="p_context"> static void build_update_entries(u32 **p, unsigned int tmp, unsigned int ptep)</span>
 	if (cpu_has_64bits) {
 		uasm_i_ld(p, tmp, 0, ptep); /* get even pte */
 		uasm_i_ld(p, ptep, sizeof(pte_t), ptep); /* get odd pte */
<span class="p_del">-		if (cpu_has_rixi) {</span>
<span class="p_del">-			build_convert_pte_to_entrylo(p, tmp);</span>
<span class="p_del">-			UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */</span>
<span class="p_del">-			build_convert_pte_to_entrylo(p, ptep);</span>
<span class="p_del">-		} else {</span>
<span class="p_del">-			build_convert_pte_to_entrylo(p, tmp);</span>
<span class="p_del">-			UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */</span>
<span class="p_del">-			build_convert_pte_to_entrylo(p, ptep);</span>
<span class="p_del">-		}</span>
<span class="p_add">+		build_convert_pte_to_entrylo(p, tmp);</span>
<span class="p_add">+		UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */</span>
<span class="p_add">+		build_convert_pte_to_entrylo(p, ptep);</span>
 		UASM_i_MTC0(p, ptep, C0_ENTRYLO1); /* load it */
 	} else {
 		int pte_off_even = sizeof(pte_t) / 2;
<span class="p_chunk">@@ -1049,21 +1043,13 @@</span> <span class="p_context"> static void build_update_entries(u32 **p, unsigned int tmp, unsigned int ptep)</span>
 	UASM_i_LW(p, ptep, sizeof(pte_t), ptep); /* get odd pte */
 	if (r45k_bvahwbug())
 		build_tlb_probe_entry(p);
<span class="p_del">-	if (cpu_has_rixi) {</span>
<span class="p_del">-		build_convert_pte_to_entrylo(p, tmp);</span>
<span class="p_del">-		if (r4k_250MHZhwbug())</span>
<span class="p_del">-			UASM_i_MTC0(p, 0, C0_ENTRYLO0);</span>
<span class="p_del">-		UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */</span>
<span class="p_del">-		build_convert_pte_to_entrylo(p, ptep);</span>
<span class="p_del">-	} else {</span>
<span class="p_del">-		build_convert_pte_to_entrylo(p, tmp);</span>
<span class="p_del">-		if (r4k_250MHZhwbug())</span>
<span class="p_del">-			UASM_i_MTC0(p, 0, C0_ENTRYLO0);</span>
<span class="p_del">-		UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */</span>
<span class="p_del">-		build_convert_pte_to_entrylo(p, ptep);</span>
<span class="p_del">-		if (r45k_bvahwbug())</span>
<span class="p_del">-			uasm_i_mfc0(p, tmp, C0_INDEX);</span>
<span class="p_del">-	}</span>
<span class="p_add">+	build_convert_pte_to_entrylo(p, tmp);</span>
<span class="p_add">+	if (r4k_250MHZhwbug())</span>
<span class="p_add">+		UASM_i_MTC0(p, 0, C0_ENTRYLO0);</span>
<span class="p_add">+	UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */</span>
<span class="p_add">+	build_convert_pte_to_entrylo(p, ptep);</span>
<span class="p_add">+	if (r45k_bvahwbug())</span>
<span class="p_add">+		uasm_i_mfc0(p, tmp, C0_INDEX);</span>
 	if (r4k_250MHZhwbug())
 		UASM_i_MTC0(p, 0, C0_ENTRYLO1);
 	UASM_i_MTC0(p, ptep, C0_ENTRYLO1); /* load it */

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



