
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 8.21

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: skid_reg[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.24    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.00    0.40 ^ skid_reg[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ skid_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: m_ready (input port clocked by core_clock)
Endpoint: skid_valid_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ m_ready (in)
                                         m_ready (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     3    0.11    0.22    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net2 (net)
                  0.22    0.00    0.41 ^ _106_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.09    0.07    0.48 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _016_ (net)
                  0.09    0.00    0.48 v skid_valid_reg$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ skid_valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    0.03   library hold time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: valid_reg$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.24    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.00    0.40 ^ valid_reg$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.68   slack (MET)


Startpoint: valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: s_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.16    0.21    0.53    0.53 v valid_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net20 (net)
                  0.21    0.00    0.53 v _054_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.11    0.28    0.22    0.76 ^ _054_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _019_ (net)
                  0.28    0.00    0.76 ^ _055_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.07    0.20    0.11    0.87 v _055_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         net21 (net)
                  0.20    0.00    0.87 v output20/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.73    1.59 v output20/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         s_ready (net)
                  0.14    0.00    1.59 v s_ready (out)
                                  1.59   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.21   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: valid_reg$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.24    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.00    0.40 ^ valid_reg$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.68   slack (MET)


Startpoint: valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: s_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.16    0.21    0.53    0.53 v valid_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net20 (net)
                  0.21    0.00    0.53 v _054_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.11    0.28    0.22    0.76 ^ _054_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _019_ (net)
                  0.28    0.00    0.76 ^ _055_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.07    0.20    0.11    0.87 v _055_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         net21 (net)
                  0.20    0.00    0.87 v output20/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.73    1.59 v output20/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         s_ready (net)
                  0.14    0.00    1.59 v s_ready (out)
                                  1.59   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.21   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.217540979385376

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7920

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2828247547149658

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9686

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: skid_valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ skid_valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.61    0.61 ^ skid_valid_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.16    0.78 v _057_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.20    0.98 v _058_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.25    1.23 v _065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.16    1.39 ^ _066_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.11    1.50 v _067_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    1.50 v data_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.50   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -1.50   data arrival time
---------------------------------------------------------
           8.35   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: skid_reg[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: skid_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ skid_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v skid_reg[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    0.57 v _105_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.57 v skid_reg[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.57   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ skid_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.57   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.5946

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
8.2054

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
514.574188

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.98e-03   1.62e-03   1.10e-08   5.60e-03  46.3%
Combinational          4.39e-03   2.10e-03   1.86e-08   6.49e-03  53.7%
Clock                  0.00e+00   0.00e+00   6.36e-08   6.36e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.37e-03   3.72e-03   9.32e-08   1.21e-02 100.0%
                          69.2%      30.8%       0.0%
