
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 453.719 ; gain = 102.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:520' bound to instance 'design_1_i' of component 'design_1' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:533]
INFO: [Synth 8-3491] module 'design_1_CORTEXM1_AXI_0_0' declared at 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_CORTEXM1_AXI_0_0_stub.vhdl:5' bound to instance 'CORTEXM1_AXI_0' of component 'design_1_CORTEXM1_AXI_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:721]
INFO: [Synth 8-638] synthesizing module 'design_1_CORTEXM1_AXI_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_CORTEXM1_AXI_0_0_stub.vhdl:51]
INFO: [Synth 8-638] synthesizing module 'design_1_CORTEXM1_AXI_0_axi_periph_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:354]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_HUGPGW' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:71]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:233]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_auto_pc_0_stub.vhdl:65]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_HUGPGW' (1#1) [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_CORTEXM1_AXI_0_axi_periph_0' (2#1) [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:354]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:846]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:853]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:866]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:870]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_2_0' declared at 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_xlconstant_2_0_stub.vhdl:5' bound to instance 'xlconstant_2' of component 'design_1_xlconstant_2_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:874]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_2_0' [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/.Xil/Vivado-6660-DESKTOP-L3OMJC1/realtime/design_1_xlconstant_2_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/synth/design_1.vhd:533]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [C:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_HUGPGW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HUGPGW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_CORTEXM1_AXI_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_CORTEXM1_AXI_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 508.879 ; gain = 157.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 508.879 ; gain = 157.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 508.879 ; gain = 157.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_CORTEXM1_AXI_0_0/design_1_CORTEXM1_AXI_0_0/design_1_CORTEXM1_AXI_0_0_in_context.xdc] for cell 'design_1_i/CORTEXM1_AXI_0'
Finished Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_CORTEXM1_AXI_0_0/design_1_CORTEXM1_AXI_0_0/design_1_CORTEXM1_AXI_0_0_in_context.xdc] for cell 'design_1_i/CORTEXM1_AXI_0'
Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0/design_1_xlconstant_2_0_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Finished Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0/design_1_xlconstant_2_0_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 762.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 762.746 ; gain = 411.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 762.746 ; gain = 411.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CORTEXM1_AXI_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CORTEXM1_AXI_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 762.746 ; gain = 411.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 762.746 ; gain = 411.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_CORTEXM1_AXI_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_CORTEXM1_AXI_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_CORTEXM1_AXI_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_CORTEXM1_AXI_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 762.746 ; gain = 411.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 800.250 ; gain = 449.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 800.328 ; gain = 449.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 800.500 ; gain = 449.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.887 ; gain = 450.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.887 ; gain = 450.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.887 ; gain = 450.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.887 ; gain = 450.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.887 ; gain = 450.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.887 ; gain = 450.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_auto_pc_0          |         1|
|2     |design_1_CORTEXM1_AXI_0_0   |         1|
|3     |design_1_axi_uartlite_0_0   |         1|
|4     |design_1_clk_wiz_0_0        |         1|
|5     |design_1_proc_sys_reset_0_0 |         1|
|6     |design_1_xlconstant_0_0     |         1|
|7     |design_1_xlconstant_1_0     |         1|
|8     |design_1_xlconstant_2_0     |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_CORTEXM1_AXI_0_0_bbox_0   |     1|
|2     |design_1_auto_pc_0_bbox_1          |     1|
|3     |design_1_axi_uartlite_0_0_bbox_2   |     1|
|4     |design_1_clk_wiz_0_0_bbox_3        |     1|
|5     |design_1_proc_sys_reset_0_0_bbox_4 |     1|
|6     |design_1_xlconstant_0_0_bbox_5     |     1|
|7     |design_1_xlconstant_1_0_bbox_6     |     1|
|8     |design_1_xlconstant_2_0_bbox_7     |     1|
|9     |IBUF                               |     2|
|10    |OBUF                               |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |   356|
|2     |  design_1_i                  |design_1                             |   353|
|3     |    CORTEXM1_AXI_0_axi_periph |design_1_CORTEXM1_AXI_0_axi_periph_0 |   153|
|4     |      s00_couplers            |s00_couplers_imp_HUGPGW              |   153|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.887 ; gain = 450.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 801.887 ; gain = 197.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 801.887 ; gain = 450.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 819.535 ; gain = 479.758
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/hdl_projects/m1_from_scratch/m1_from_scratch.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 819.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 25 13:47:56 2020...
