$date
	Thu Feb 25 16:02:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_ha_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module verify $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$var wire 1 & g $end
$var wire 1 ' e $end
$var wire 1 ( d $end
$scope module adder1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module adder2 $end
$var wire 1 % a $end
$var wire 1 ( b $end
$var wire 1 & carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1&
1%
#20
0&
1'
0%
1$
#30
1&
1%
#40
0&
0%
0$
1#
#50
1&
1%
#60
1(
0'
0%
1$
#70
0"
1!
0&
1%
#80
