{"Source Block": ["hdl/library/xilinx/common/ad_data_out.v@125:159@HdlStmIf", "  endgenerate\n\n  // odelay\n\n  generate\n  if (IODELAY_FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  ODELAYE2 #(\n    .CINVCTRL_SEL (\"FALSE\"),\n    .DELAY_SRC (\"ODATAIN\"),\n    .HIGH_PERFORMANCE_MODE (\"FALSE\"),\n    .ODELAY_TYPE (\"VAR_LOAD\"),\n    .ODELAY_VALUE (0),\n    .REFCLK_FREQUENCY (REFCLK_FREQUENCY),\n    .PIPE_SEL (\"FALSE\"),\n    .SIGNAL_PATTERN (\"DATA\"))\n  i_tx_data_odelay (\n    .CE (1'b0),\n    .CLKIN (1'b0),\n    .INC (1'b0),\n    .LDPIPEEN (1'b0),\n    .CINVCTRL (1'b0),\n    .REGRST (1'b0),\n    .C (up_clk),\n    .ODATAIN (tx_data_oddr_s),\n    .DATAOUT (tx_data_odelay_s),\n    .LD (up_dld),\n    .CNTVALUEIN (up_dwdata),\n    .CNTVALUEOUT (up_drdata));\n  end\n  endgenerate\n\n  generate\n  if (IODELAY_FPGA_TECHNOLOGY == NONE) begin\n  assign up_drdata = 5'd0;\n"], "Clone Blocks": [["hdl/library/xilinx/common/ad_data_in.v@119:153", "  endgenerate\n\n  // idelay\n\n  generate\n  if (IODELAY_FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYE2 #(\n    .CINVCTRL_SEL (\"FALSE\"),\n    .DELAY_SRC (\"IDATAIN\"),\n    .HIGH_PERFORMANCE_MODE (\"FALSE\"),\n    .IDELAY_TYPE (\"VAR_LOAD\"),\n    .IDELAY_VALUE (0),\n    .REFCLK_FREQUENCY (REFCLK_FREQUENCY),\n    .PIPE_SEL (\"FALSE\"),\n    .SIGNAL_PATTERN (\"DATA\"))\n  i_rx_data_idelay (\n    .CE (1'b0),\n    .INC (1'b0),\n    .DATAIN (1'b0),\n    .LDPIPEEN (1'b0),\n    .CINVCTRL (1'b0),\n    .REGRST (1'b0),\n    .C (up_clk),\n    .IDATAIN (rx_data_ibuf_s),\n    .DATAOUT (rx_data_idelay_s),\n    .LD (up_dld),\n    .CNTVALUEIN (up_dwdata),\n    .CNTVALUEOUT (up_drdata));\n  end\n  endgenerate\n\n  generate\n  if ((IODELAY_FPGA_TECHNOLOGY == ULTRASCALE) || (IODELAY_FPGA_TECHNOLOGY == ULTRASCALE_PLUS)) begin\n  assign up_drdata = up_drdata_s[8:4];\n"]], "Diff Content": {"Delete": [[140, "    .SIGNAL_PATTERN (\"DATA\"))\n"], [141, "  i_tx_data_odelay (\n"]], "Add": [[141, "    .SIGNAL_PATTERN (\"DATA\")\n"], [141, "  ) i_tx_data_odelay (\n"]]}}