// Seed: 3541424667
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  wor   id_4
);
endmodule
module module_1 (
    input  wire  id_0,
    output wand  id_1,
    input  tri0  id_2,
    output uwire id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input tri id_0,
    output wire id_1
    , id_12,
    input uwire id_2,
    input uwire id_3,
    output wire id_4,
    input wor id_5,
    input uwire id_6,
    inout wor id_7,
    input supply0 id_8,
    input uwire id_9,
    input wand id_10
);
  wire  id_13;
  logic id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
