<stg><name>subconv_1x1_32</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="2">
<condition id="74">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="46">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="3">
<condition id="72">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="16">
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="6" to="7">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="7" to="8">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="8" to="9">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="9" to="10">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="10" to="11">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="11" to="12">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="12" to="13">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="13" to="14">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="14" to="15">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="15" to="5">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="16" to="17">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="17" to="18">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="18" to="19">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="19" to="20">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="20" to="21">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="21" to="22">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="22" to="23">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="23" to="4">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_10, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond3 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %co_10 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_10"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %3, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
.preheader5.preheader:0  %tmp = zext i5 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="10">
<![CDATA[
.preheader5.preheader:2  %p_shl_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader5.preheader:3  %tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="8">
<![CDATA[
.preheader5.preheader:4  %p_shl1_cast = zext i8 %tmp_116 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:5  %tmp_117 = sub i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:6  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:7  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader5:0  %h = phi i6 [ 0, %.preheader5.preheader ], [ %h_10, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i6 %h, -32

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:3  %h_10 = add i6 %h, 1

]]></Node>
<StgValue><ssdm name="h_10"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="6">
<![CDATA[
.preheader4.preheader:0  %tmp_cast = zext i6 %h to i11

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4.preheader:1  %tmp_118 = add i11 %tmp_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader4.preheader:2  %tmp_177_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_118, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:3  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader4:0  %w = phi i6 [ %w_10, %2 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4:1  %exitcond1 = icmp eq i6 %w, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4:3  %w_10 = add i6 %w, 1

]]></Node>
<StgValue><ssdm name="w_10"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_88_cast = zext i6 %w to i16

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:1  %tmp_119 = add i16 %tmp_177_cast, %tmp_88_cast

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="16">
<![CDATA[
.preheader.preheader:2  %tmp_178_cast = zext i16 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %ShuffleConvs_0_Downs = getelementptr [24576 x float]* @ShuffleConvs_0_Downs, i64 0, i64 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %sum = phi float [ %sum_11, %1 ], [ 0.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %ci = phi i5 [ %ci_4, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %exitcond = icmp eq i5 %ci, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %ci_4 = add i5 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_89_cast = zext i5 %ci to i11

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_120 = add i11 %tmp_89_cast, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_179_cast = sext i11 %tmp_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weight_addr = getelementptr [576 x float]* %weight, i64 0, i64 %tmp_179_cast

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:4  %tmp_121 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %ci, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="10">
<![CDATA[
:5  %tmp_181_cast = zext i10 %tmp_121 to i11

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_122 = add i11 %tmp_cast, %tmp_181_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:7  %tmp_184_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_122, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_184_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_123 = add i16 %tmp_88_cast, %tmp_184_cast

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="16">
<![CDATA[
:9  %tmp_185_cast = zext i16 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %conv1_output_addr = getelementptr [24576 x float]* @conv1_output, i64 0, i64 %tmp_185_cast

]]></Node>
<StgValue><ssdm name="conv1_output_addr"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
:11  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="15">
<![CDATA[
:12  %conv1_output_load = load float* %conv1_output_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_output_load"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
:0  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
:11  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="15">
<![CDATA[
:12  %conv1_output_load = load float* %conv1_output_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_output_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_90 = fmul float %weight_load, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_90 = fmul float %weight_load, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_90 = fmul float %weight_load, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_90 = fmul float %weight_load, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_11 = fadd float %sum, %tmp_90

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_11 = fadd float %sum, %tmp_90

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="88" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_11 = fadd float %sum, %tmp_90

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="89" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_11 = fadd float %sum, %tmp_90

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="90" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_11 = fadd float %sum, %tmp_90

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="92" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
:0  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="93" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %result = fadd float %sum, %bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="94" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %result = fadd float %sum, %bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="95" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %result = fadd float %sum, %bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="96" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %result = fadd float %sum, %bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="97" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %result = fadd float %sum, %bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="98" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_19 = fcmp ogt float %result, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="99" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
:2  %result_to_int = bitcast float %result to i32

]]></Node>
<StgValue><ssdm name="result_to_int"/></StgValue>
</operation>

<operation id="100" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="101" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_91 = trunc i32 %result_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="102" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %notlhs = icmp ne i8 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="103" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %notrhs = icmp eq i23 %tmp_91, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="104" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_18 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="105" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp_20 = and i1 %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="106" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %result_4 = select i1 %tmp_20, float %result, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:11  store float %result_4, float* %ShuffleConvs_0_Downs, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
