Timing Analyzer report for FPGACode
Sat Aug 16 14:34:43 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'MAIN_CLK'
 13. Slow 1200mV 85C Model Hold: 'MAIN_CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'MAIN_CLK'
 22. Slow 1200mV 0C Model Hold: 'MAIN_CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'MAIN_CLK'
 30. Fast 1200mV 0C Model Hold: 'MAIN_CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPGACode                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.92        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.9%      ;
;     Processor 3            ;   6.3%      ;
;     Processor 4            ;   5.7%      ;
;     Processors 5-16        ;   5.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; MAIN_CLK ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MAIN_CLK                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { MAIN_CLK }                                         ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 60.92 MHz ; 60.92 MHz       ; MAIN_CLK   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; MAIN_CLK ; 3.585 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; MAIN_CLK ; 0.452 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; MAIN_CLK ; 9.657 ; 0.000                          ;
+----------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MAIN_CLK'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.585 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.083     ; 16.333     ;
; 3.598 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.100     ; 16.303     ;
; 3.776 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.083     ; 16.142     ;
; 3.779 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.101     ; 16.121     ;
; 3.930 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.083     ; 15.988     ;
; 3.962 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.100     ; 15.939     ;
; 4.478 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.059     ; 15.464     ;
; 4.503 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.064     ; 15.434     ;
; 4.639 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.101     ; 15.261     ;
; 4.669 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.059     ; 15.273     ;
; 4.684 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.065     ; 15.252     ;
; 4.714 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.083     ; 15.204     ;
; 4.823 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.059     ; 15.119     ;
; 4.867 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.064     ; 15.070     ;
; 4.886 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.096     ; 15.019     ;
; 5.544 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.065     ; 14.392     ;
; 5.584 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.098     ; 14.319     ;
; 5.607 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.059     ; 14.335     ;
; 5.642 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[5]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.105     ; 14.254     ;
; 5.791 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.060     ; 14.150     ;
; 6.250 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[1]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.096     ; 13.655     ;
; 6.309 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[6]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.105     ; 13.587     ;
; 6.316 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~513  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.599     ;
; 6.349 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~369  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.566     ;
; 6.354 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~273  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.561     ;
; 6.358 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~641  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.557     ;
; 6.380 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~595  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 13.547     ;
; 6.391 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~401  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.523     ;
; 6.394 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~965  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.521     ;
; 6.413 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~695  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.072     ; 13.516     ;
; 6.427 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~17   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.487     ;
; 6.428 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~293  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.487     ;
; 6.428 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~359  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.487     ;
; 6.435 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~709  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.480     ;
; 6.452 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~95   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 13.474     ;
; 6.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~223  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 13.473     ;
; 6.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[2]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.096     ; 13.452     ;
; 6.463 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~947  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.452     ;
; 6.463 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~915  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.452     ;
; 6.467 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~169  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 13.458     ;
; 6.468 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~233  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 13.457     ;
; 6.472 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~373  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.443     ;
; 6.472 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~305  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.443     ;
; 6.480 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~521  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.434     ;
; 6.482 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~649  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.432     ;
; 6.484 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1011 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.084     ; 13.433     ;
; 6.484 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~979  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.084     ; 13.433     ;
; 6.489 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.062     ; 13.450     ;
; 6.492 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[5]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.069     ; 13.440     ;
; 6.525 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~65   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 13.391     ;
; 6.528 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~449  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 13.388     ;
; 6.534 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~41   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.380     ;
; 6.536 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~197  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.071     ; 13.394     ;
; 6.536 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~105  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.378     ;
; 6.539 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~645  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 13.388     ;
; 6.568 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~173  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.346     ;
; 6.568 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~191  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.346     ;
; 6.571 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[4]                   ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.098     ; 13.332     ;
; 6.575 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~213  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.071     ; 13.355     ;
; 6.582 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~901  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 13.345     ;
; 6.592 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[7]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.105     ; 13.304     ;
; 6.598 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1021 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.081     ; 13.322     ;
; 6.599 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~859  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.081     ; 13.321     ;
; 6.602 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1017 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.081     ; 13.318     ;
; 6.603 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~309  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 13.313     ;
; 6.603 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~375  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 13.313     ;
; 6.619 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~211  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.295     ;
; 6.619 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~83   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.295     ;
; 6.622 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~525  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.088     ; 13.291     ;
; 6.623 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1123 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.291     ;
; 6.623 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1095 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.291     ;
; 6.635 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~861  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.280     ;
; 6.638 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~891  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.081     ; 13.282     ;
; 6.643 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[4]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.100     ; 13.258     ;
; 6.658 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~905  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.090     ; 13.253     ;
; 6.663 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~541  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.088     ; 13.250     ;
; 6.676 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~893  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.239     ;
; 6.695 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~777  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.090     ; 13.216     ;
; 6.712 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~539  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.202     ;
; 6.720 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~693  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.088     ; 13.193     ;
; 6.720 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1013 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.088     ; 13.193     ;
; 6.744 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~945  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.088     ; 13.169     ;
; 6.749 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~537  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.090     ; 13.162     ;
; 6.749 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~921  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.090     ; 13.162     ;
; 6.751 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~295  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.164     ;
; 6.751 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~311  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 13.164     ;
; 6.751 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~413  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.090     ; 13.160     ;
; 6.751 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~59   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 13.174     ;
; 6.753 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~451  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.161     ;
; 6.754 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~571  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.160     ;
; 6.754 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~887  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.089     ; 13.158     ;
; 6.754 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~323  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 13.160     ;
; 6.780 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1019 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.073     ; 13.148     ;
; 6.782 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~283  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 13.145     ;
; 6.785 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1043 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.073     ; 13.143     ;
; 6.786 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~817  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.088     ; 13.127     ;
; 6.786 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~565  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 13.130     ;
; 6.787 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~441  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 13.140     ;
; 6.788 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~57   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 13.139     ;
; 6.789 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~667  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.089     ; 13.123     ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MAIN_CLK'                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; omdazz_c4_platform:inst2|tx_count[3]                                                             ; omdazz_c4_platform:inst2|tx_count[3]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; omdazz_c4_platform:inst2|uart_tx_fifo_readable                                                   ; omdazz_c4_platform:inst2|uart_tx_fifo_readable                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; omdazz_c4_platform:inst2|tx_count[1]                                                             ; omdazz_c4_platform:inst2|tx_count[1]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; omdazz_c4_platform:inst2|tx_count[2]                                                             ; omdazz_c4_platform:inst2|tx_count[2]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; omdazz_c4_platform:inst2|rs232phytx_state                                                        ; omdazz_c4_platform:inst2|rs232phytx_state                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[3]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[2]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[3]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[2]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[1]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|timer_en_storage                                                        ; omdazz_c4_platform:inst2|timer_en_storage                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|timer_pending_r                                                         ; omdazz_c4_platform:inst2|timer_pending_r                                                                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|timer_update_value_storage                                              ; omdazz_c4_platform:inst2|timer_update_value_storage                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|state                                                                   ; omdazz_c4_platform:inst2|state                                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|timer_enable_storage                                                    ; omdazz_c4_platform:inst2|timer_enable_storage                                                                                                                               ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|uart_rx_fifo_readable                                                   ; omdazz_c4_platform:inst2|uart_rx_fifo_readable                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|uart_rx_pending                                                         ; omdazz_c4_platform:inst2|uart_rx_pending                                                                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[9]         ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ram_block1a19~porta_address_reg0 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.473      ; 1.180      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie           ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie                                                                                      ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31              ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r             ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit         ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|grant                                                                   ; omdazz_c4_platform:inst2|grant                                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rdata1[0]              ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[3]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[2]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|rx_count[2]                                                             ; omdazz_c4_platform:inst2|rx_count[2]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|rx_count[1]                                                             ; omdazz_c4_platform:inst2|rx_count[1]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|rx_count[3]                                                             ; omdazz_c4_platform:inst2|rx_count[3]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; omdazz_c4_platform:inst2|rs232phyrx_state                                                        ; omdazz_c4_platform:inst2|rs232phyrx_state                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[3]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[2]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[11]        ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ram_block1a19~porta_address_reg0 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.473      ; 1.181      ;
; 0.463 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[10]        ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ram_block1a19~porta_address_reg0 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.473      ; 1.190      ;
; 0.464 ; omdazz_c4_platform:inst2|tx_count[0]                                                             ; omdazz_c4_platform:inst2|tx_count[0]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[0]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[0]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; omdazz_c4_platform:inst2|ram_bus_ram_bus_ack                                                     ; omdazz_c4_platform:inst2|ram_bus_ram_bus_ack                                                                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; omdazz_c4_platform:inst2|basesoc_ram_bus_ack                                                     ; omdazz_c4_platform:inst2|basesoc_ram_bus_ack                                                                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[0]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; omdazz_c4_platform:inst2|rx_count[0]                                                             ; omdazz_c4_platform:inst2|rx_count[0]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[0]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.080      ; 0.758      ;
; 0.484 ; omdazz_c4_platform:inst2|uart_tx_trigger_d                                                       ; omdazz_c4_platform:inst2|uart_tx_pending                                                                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.778      ;
; 0.491 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rtrig1                 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.784      ;
; 0.500 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[4]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[3]                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[1]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[0]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rreq_r                 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rgnt                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.503 ; omdazz_c4_platform:inst2|tx_data[2]                                                              ; omdazz_c4_platform:inst2|tx_data[1]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; omdazz_c4_platform:inst2|ars_cd_sys_ff0                                                          ; omdazz_c4_platform:inst2|ars_cd_sys_ff1                                                                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[21]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[20]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; omdazz_c4_platform:inst2|multiregimpl10[0]                                                       ; omdazz_c4_platform:inst2|multiregimpl11[0]                                                                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.797      ;
; 0.507 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[27]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[24]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[23]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[25]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[24]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[12]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.802      ;
; 0.512 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.805      ;
; 0.517 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[2]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.810      ;
; 0.522 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.815      ;
; 0.525 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[2]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[18]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[17]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[1]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[0]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[16]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[4]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[3]                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[13]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; omdazz_c4_platform:inst2|rx_data[1]                                                              ; omdazz_c4_platform:inst2|rx_data[0]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[20]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; omdazz_c4_platform:inst2|rx_data[3]                                                              ; omdazz_c4_platform:inst2|rx_data[2]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; omdazz_c4_platform:inst2|rx_data[4]                                                              ; omdazz_c4_platform:inst2|rx_data[3]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[14]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[13]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.822      ;
; 0.529 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[25]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.822      ;
; 0.530 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[15]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[14]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.823      ;
; 0.531 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[2]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.824      ;
; 0.531 ; omdazz_c4_platform:inst2|tx_tick                                                                 ; omdazz_c4_platform:inst2|rs232phytx_state                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.825      ;
; 0.532 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[5]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[4]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.825      ;
; 0.533 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|storage_1_dat1[4]                                                                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.827      ;
; 0.534 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[28]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[27]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.081      ; 0.828      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 27.241 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 64.06 MHz ; 64.06 MHz       ; MAIN_CLK   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; MAIN_CLK ; 4.390 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; MAIN_CLK ; 0.400 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; MAIN_CLK ; 9.666 ; 0.000                         ;
+----------+-------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MAIN_CLK'                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.390 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.073     ; 15.539     ;
; 4.478 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 15.438     ;
; 4.562 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.073     ; 15.367     ;
; 4.641 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 15.274     ;
; 4.707 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.073     ; 15.222     ;
; 4.795 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 15.121     ;
; 5.253 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.052     ; 14.697     ;
; 5.351 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.055     ; 14.596     ;
; 5.407 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.087     ; 14.508     ;
; 5.425 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.052     ; 14.525     ;
; 5.457 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 14.471     ;
; 5.514 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.056     ; 14.432     ;
; 5.570 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.052     ; 14.380     ;
; 5.599 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 14.318     ;
; 5.668 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.055     ; 14.279     ;
; 6.202 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 13.715     ;
; 6.280 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.056     ; 13.666     ;
; 6.308 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[5]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.092     ; 13.602     ;
; 6.320 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.053     ; 13.629     ;
; 6.472 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.054     ; 13.476     ;
; 6.874 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[6]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.092     ; 13.036     ;
; 6.905 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[1]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 13.012     ;
; 6.938 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~513  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.989     ;
; 6.956 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~369  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.970     ;
; 6.960 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~273  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.966     ;
; 6.971 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~641  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.956     ;
; 6.996 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~401  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.930     ;
; 6.998 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~965  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.929     ;
; 7.003 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~595  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.066     ; 12.933     ;
; 7.023 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~17   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.903     ;
; 7.029 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~709  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.898     ;
; 7.030 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~695  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.064     ; 12.908     ;
; 7.031 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[2]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 12.886     ;
; 7.033 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~293  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.894     ;
; 7.034 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~359  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.893     ;
; 7.056 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~95   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.068     ; 12.878     ;
; 7.058 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~223  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.068     ; 12.876     ;
; 7.063 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[5]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.061     ; 12.878     ;
; 7.070 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~915  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.856     ;
; 7.071 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~947  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.855     ;
; 7.075 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~373  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.851     ;
; 7.075 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~305  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.851     ;
; 7.075 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.054     ; 12.873     ;
; 7.082 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~521  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.844     ;
; 7.084 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~649  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.842     ;
; 7.091 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1011 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.073     ; 12.838     ;
; 7.091 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~979  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.073     ; 12.838     ;
; 7.093 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~169  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.069     ; 12.840     ;
; 7.094 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~233  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.069     ; 12.839     ;
; 7.131 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~65   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 12.797     ;
; 7.132 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[4]                   ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.085     ; 12.785     ;
; 7.134 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~197  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.063     ; 12.805     ;
; 7.135 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~449  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 12.793     ;
; 7.139 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~645  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.065     ; 12.798     ;
; 7.139 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~41   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.787     ;
; 7.142 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~105  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.784     ;
; 7.163 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~213  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.063     ; 12.776     ;
; 7.173 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~901  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.065     ; 12.764     ;
; 7.192 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~173  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.734     ;
; 7.192 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~191  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.734     ;
; 7.195 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1021 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.072     ; 12.735     ;
; 7.196 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~859  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.072     ; 12.734     ;
; 7.197 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[7]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.092     ; 12.713     ;
; 7.199 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1017 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.072     ; 12.731     ;
; 7.207 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~309  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 12.721     ;
; 7.207 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~375  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.074     ; 12.721     ;
; 7.208 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1123 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.718     ;
; 7.208 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1095 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.718     ;
; 7.225 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~891  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.072     ; 12.705     ;
; 7.239 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~211  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.687     ;
; 7.239 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~83   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.687     ;
; 7.246 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~525  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.077     ; 12.679     ;
; 7.249 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[4]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.086     ; 12.667     ;
; 7.255 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~861  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.672     ;
; 7.259 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~905  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.079     ; 12.664     ;
; 7.277 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~541  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.077     ; 12.648     ;
; 7.285 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~777  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.079     ; 12.638     ;
; 7.285 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~893  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.642     ;
; 7.323 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~539  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.077     ; 12.602     ;
; 7.328 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~693  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.598     ;
; 7.328 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1013 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.598     ;
; 7.334 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~945  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.077     ; 12.591     ;
; 7.340 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~537  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.079     ; 12.583     ;
; 7.340 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~921  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.079     ; 12.583     ;
; 7.350 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~451  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.576     ;
; 7.351 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~323  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.076     ; 12.575     ;
; 7.352 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~413  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.079     ; 12.571     ;
; 7.354 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~571  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.077     ; 12.571     ;
; 7.354 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~295  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.573     ;
; 7.354 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~311  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.573     ;
; 7.356 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~59   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.068     ; 12.578     ;
; 7.360 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~887  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.081     ; 12.561     ;
; 7.366 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~817  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.077     ; 12.559     ;
; 7.379 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~565  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.075     ; 12.548     ;
; 7.380 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1019 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.063     ; 12.559     ;
; 7.383 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~477  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.079     ; 12.540     ;
; 7.383 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~441  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.065     ; 12.554     ;
; 7.385 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~667  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.078     ; 12.539     ;
; 7.385 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~879  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.080     ; 12.537     ;
; 7.385 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~57   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.065     ; 12.552     ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MAIN_CLK'                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; omdazz_c4_platform:inst2|tx_count[3]                                                             ; omdazz_c4_platform:inst2|tx_count[3]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; omdazz_c4_platform:inst2|uart_tx_fifo_readable                                                   ; omdazz_c4_platform:inst2|uart_tx_fifo_readable                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; omdazz_c4_platform:inst2|tx_count[1]                                                             ; omdazz_c4_platform:inst2|tx_count[1]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; omdazz_c4_platform:inst2|tx_count[2]                                                             ; omdazz_c4_platform:inst2|tx_count[2]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; omdazz_c4_platform:inst2|rs232phytx_state                                                        ; omdazz_c4_platform:inst2|rs232phytx_state                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[3]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[2]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[3]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[2]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[1]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|timer_en_storage                                                        ; omdazz_c4_platform:inst2|timer_en_storage                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|timer_pending_r                                                         ; omdazz_c4_platform:inst2|timer_pending_r                                                                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|timer_update_value_storage                                              ; omdazz_c4_platform:inst2|timer_update_value_storage                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|state                                                                   ; omdazz_c4_platform:inst2|state                                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|timer_enable_storage                                                    ; omdazz_c4_platform:inst2|timer_enable_storage                                                                                                                               ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie           ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie                                                                                      ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31              ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit         ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[3]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[2]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[3]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[2]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|uart_rx_fifo_readable                                                   ; omdazz_c4_platform:inst2|uart_rx_fifo_readable                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|uart_rx_pending                                                         ; omdazz_c4_platform:inst2|uart_rx_pending                                                                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r             ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|grant                                                                   ; omdazz_c4_platform:inst2|grant                                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rdata1[0]              ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|rx_count[2]                                                             ; omdazz_c4_platform:inst2|rx_count[2]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|rx_count[1]                                                             ; omdazz_c4_platform:inst2|rx_count[1]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|rx_count[3]                                                             ; omdazz_c4_platform:inst2|rx_count[3]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; omdazz_c4_platform:inst2|rs232phyrx_state                                                        ; omdazz_c4_platform:inst2|rs232phyrx_state                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; omdazz_c4_platform:inst2|tx_count[0]                                                             ; omdazz_c4_platform:inst2|tx_count[0]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[0]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[0]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; omdazz_c4_platform:inst2|ram_bus_ram_bus_ack                                                     ; omdazz_c4_platform:inst2|ram_bus_ram_bus_ack                                                                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; omdazz_c4_platform:inst2|basesoc_ram_bus_ack                                                     ; omdazz_c4_platform:inst2|basesoc_ram_bus_ack                                                                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[0]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[0]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; omdazz_c4_platform:inst2|rx_count[0]                                                             ; omdazz_c4_platform:inst2|rx_count[0]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.684      ;
; 0.422 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[9]         ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ram_block1a19~porta_address_reg0 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.418      ; 1.070      ;
; 0.424 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[11]        ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ram_block1a19~porta_address_reg0 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.418      ; 1.072      ;
; 0.431 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[10]        ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ram_block1a19~porta_address_reg0 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.418      ; 1.079      ;
; 0.449 ; omdazz_c4_platform:inst2|uart_tx_trigger_d                                                       ; omdazz_c4_platform:inst2|uart_tx_pending                                                                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.717      ;
; 0.456 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rtrig1                 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.723      ;
; 0.470 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[4]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[3]                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[1]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; omdazz_c4_platform:inst2|tx_data[2]                                                              ; omdazz_c4_platform:inst2|tx_data[1]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; omdazz_c4_platform:inst2|ars_cd_sys_ff0                                                          ; omdazz_c4_platform:inst2|ars_cd_sys_ff1                                                                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[0]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rreq_r                 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rgnt                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; omdazz_c4_platform:inst2|multiregimpl10[0]                                                       ; omdazz_c4_platform:inst2|multiregimpl11[0]                                                                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[21]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[20]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.740      ;
; 0.475 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[27]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[24]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[23]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.742      ;
; 0.476 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[25]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[24]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[12]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.746      ;
; 0.480 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.747      ;
; 0.484 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.751      ;
; 0.487 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[2]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.754      ;
; 0.490 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|storage_1_dat1[4]                                                                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.757      ;
; 0.491 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[18]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[17]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[16]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[2]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; omdazz_c4_platform:inst2|tx_tick                                                                 ; omdazz_c4_platform:inst2|rs232phytx_state                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[4]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[3]                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[1]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[0]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[13]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; omdazz_c4_platform:inst2|rx_data[1]                                                              ; omdazz_c4_platform:inst2|rx_data[0]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[14]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[13]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[20]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; omdazz_c4_platform:inst2|rx_data[3]                                                              ; omdazz_c4_platform:inst2|rx_data[2]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; omdazz_c4_platform:inst2|rx_data[4]                                                              ; omdazz_c4_platform:inst2|rx_data[3]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.761      ;
; 0.494 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[15]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[14]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[25]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.762      ;
; 0.496 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[2]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.764      ;
; 0.496 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[5]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[4]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.764      ;
; 0.498 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[28]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[27]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.766      ;
; 0.501 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[4]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[3]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.073      ; 0.769      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 28.149 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; MAIN_CLK ; 12.503 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; MAIN_CLK ; 0.162 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; MAIN_CLK ; 9.370 ; 0.000                         ;
+----------+-------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MAIN_CLK'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.503 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 7.446      ;
; 12.610 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 7.339      ;
; 12.628 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.045     ; 7.314      ;
; 12.663 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 7.286      ;
; 12.684 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.046     ; 7.257      ;
; 12.760 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.045     ; 7.182      ;
; 13.017 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.027     ; 6.943      ;
; 13.029 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.920      ;
; 13.041 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.046     ; 6.900      ;
; 13.074 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.044     ; 6.869      ;
; 13.124 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.027     ; 6.836      ;
; 13.148 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.026     ; 6.813      ;
; 13.177 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.027     ; 6.783      ;
; 13.206 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.027     ; 6.754      ;
; 13.282 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.026     ; 6.679      ;
; 13.319 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[5]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.050     ; 6.618      ;
; 13.355 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.043     ; 6.589      ;
; 13.543 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.027     ; 6.417      ;
; 13.563 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.027     ; 6.397      ;
; 13.578 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[1]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.044     ; 6.365      ;
; 13.596 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.025     ; 6.366      ;
; 13.736 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~641  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.214      ;
; 13.742 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~513  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.208      ;
; 13.760 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~369  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.190      ;
; 13.761 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[6]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.050     ; 6.176      ;
; 13.765 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~273  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.185      ;
; 13.769 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~17   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.181      ;
; 13.781 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~401  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.169      ;
; 13.782 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~709  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.168      ;
; 13.790 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~965  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.160      ;
; 13.791 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~595  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.032     ; 6.164      ;
; 13.797 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~373  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.153      ;
; 13.797 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~305  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.153      ;
; 13.798 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[7]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.050     ; 6.139      ;
; 13.801 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~293  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.149      ;
; 13.801 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~359  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.149      ;
; 13.804 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~521  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.145      ;
; 13.807 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~649  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.142      ;
; 13.815 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~695  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.029     ; 6.143      ;
; 13.822 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~947  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.128      ;
; 13.822 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~915  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.128      ;
; 13.838 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~173  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.111      ;
; 13.838 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~191  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.111      ;
; 13.841 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~95   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.033     ; 6.113      ;
; 13.843 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~223  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.033     ; 6.111      ;
; 13.847 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[2]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.044     ; 6.096      ;
; 13.848 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~169  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.035     ; 6.104      ;
; 13.849 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~233  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.035     ; 6.103      ;
; 13.863 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1011 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.036     ; 6.088      ;
; 13.863 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~979  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.036     ; 6.088      ;
; 13.865 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~893  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.085      ;
; 13.872 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~861  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.078      ;
; 13.873 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~65   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.076      ;
; 13.876 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1123 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.074      ;
; 13.877 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~449  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.072      ;
; 13.877 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1095 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.073      ;
; 13.877 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.024     ; 6.086      ;
; 13.877 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[4]                   ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.043     ; 6.067      ;
; 13.879 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~541  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.070      ;
; 13.879 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~213  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.029     ; 6.079      ;
; 13.882 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~211  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.068      ;
; 13.882 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~83   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.068      ;
; 13.886 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~525  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.063      ;
; 13.886 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~295  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.064      ;
; 13.887 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~311  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.063      ;
; 13.888 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~197  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.029     ; 6.070      ;
; 13.889 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~41   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.040     ; 6.058      ;
; 13.890 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~901  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.032     ; 6.065      ;
; 13.892 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~105  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.040     ; 6.055      ;
; 13.895 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~645  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.032     ; 6.060      ;
; 13.907 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~891  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.036     ; 6.044      ;
; 13.908 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~777  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.041     ; 6.038      ;
; 13.915 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~451  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.035      ;
; 13.916 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~859  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.036     ; 6.035      ;
; 13.916 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1021 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.036     ; 6.035      ;
; 13.916 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~323  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.034      ;
; 13.917 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~571  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.032      ;
; 13.920 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1017 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.036     ; 6.031      ;
; 13.921 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~905  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.041     ; 6.025      ;
; 13.925 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~539  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.024      ;
; 13.931 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~693  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.018      ;
; 13.931 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1013 ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.038     ; 6.018      ;
; 13.942 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~309  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.008      ;
; 13.942 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~375  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 6.008      ;
; 13.945 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~817  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.039     ; 6.003      ;
; 13.946 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[4]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.045     ; 5.996      ;
; 13.947 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~441  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.031     ; 6.009      ;
; 13.948 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~57   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.031     ; 6.008      ;
; 13.950 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~407  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.032     ; 6.005      ;
; 13.951 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~921  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.041     ; 5.995      ;
; 13.951 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~443  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.034     ; 6.002      ;
; 13.951 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~405  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.032     ; 6.004      ;
; 13.952 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~537  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.041     ; 5.994      ;
; 13.952 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~825  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 5.998      ;
; 13.952 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~945  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.039     ; 5.996      ;
; 13.952 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~477  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.041     ; 5.994      ;
; 13.954 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~889  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.037     ; 5.996      ;
; 13.956 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[5]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.031     ; 6.000      ;
; 13.958 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~59   ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.034     ; 5.995      ;
; 13.960 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~413  ; MAIN_CLK     ; MAIN_CLK    ; 20.000       ; -0.041     ; 5.986      ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MAIN_CLK'                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[9]         ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ram_block1a19~porta_address_reg0 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.219      ; 0.485      ;
; 0.164 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[10]        ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ram_block1a19~porta_address_reg0 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[11]        ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ram_block1a19~porta_address_reg0 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.219      ; 0.487      ;
; 0.186 ; omdazz_c4_platform:inst2|tx_count[3]                                                             ; omdazz_c4_platform:inst2|tx_count[3]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|uart_tx_fifo_readable                                                   ; omdazz_c4_platform:inst2|uart_tx_fifo_readable                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|tx_count[1]                                                             ; omdazz_c4_platform:inst2|tx_count[1]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|tx_count[2]                                                             ; omdazz_c4_platform:inst2|tx_count[2]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|rs232phytx_state                                                        ; omdazz_c4_platform:inst2|rs232phytx_state                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r             ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[3]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[3]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[2]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[2]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|timer_pending_r                                                         ; omdazz_c4_platform:inst2|timer_pending_r                                                                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|timer_update_value_storage                                              ; omdazz_c4_platform:inst2|timer_update_value_storage                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omdazz_c4_platform:inst2|timer_enable_storage                                                    ; omdazz_c4_platform:inst2|timer_enable_storage                                                                                                                               ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie           ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie                                                                                      ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31              ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit         ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|grant                                                                   ; omdazz_c4_platform:inst2|grant                                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rdata1[0]              ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|rx_count[2]                                                             ; omdazz_c4_platform:inst2|rx_count[2]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|rx_count[1]                                                             ; omdazz_c4_platform:inst2|rx_count[1]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|rx_count[3]                                                             ; omdazz_c4_platform:inst2|rx_count[3]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|rs232phyrx_state                                                        ; omdazz_c4_platform:inst2|rs232phyrx_state                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[3]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[2]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[3]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[2]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[2]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[1]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[1]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|timer_en_storage                                                        ; omdazz_c4_platform:inst2|timer_en_storage                                                                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|state                                                                   ; omdazz_c4_platform:inst2|state                                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|uart_rx_fifo_readable                                                   ; omdazz_c4_platform:inst2|uart_rx_fifo_readable                                                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omdazz_c4_platform:inst2|uart_rx_pending                                                         ; omdazz_c4_platform:inst2|uart_rx_pending                                                                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; omdazz_c4_platform:inst2|tx_count[0]                                                             ; omdazz_c4_platform:inst2|tx_count[0]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[0]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_produce[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[0]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[4]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[3]                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[2]          ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[1]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[0]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rreq_r                 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rgnt                                                                                              ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omdazz_c4_platform:inst2|rx_count[0]                                                             ; omdazz_c4_platform:inst2|rx_count[0]                                                                                                                                        ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[0]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_consume[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[0]                                                 ; omdazz_c4_platform:inst2|uart_tx_fifo_produce[0]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omdazz_c4_platform:inst2|ram_bus_ram_bus_ack                                                     ; omdazz_c4_platform:inst2|ram_bus_ram_bus_ack                                                                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; omdazz_c4_platform:inst2|basesoc_ram_bus_ack                                                     ; omdazz_c4_platform:inst2|basesoc_ram_bus_ack                                                                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[21]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[20]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; omdazz_c4_platform:inst2|multiregimpl10[0]                                                       ; omdazz_c4_platform:inst2|multiregimpl11[0]                                                                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[12]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; omdazz_c4_platform:inst2|tx_data[2]                                                              ; omdazz_c4_platform:inst2|tx_data[1]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; omdazz_c4_platform:inst2|ars_cd_sys_ff0                                                          ; omdazz_c4_platform:inst2|ars_cd_sys_ff1                                                                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[27]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[24]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[23]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[25]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[24]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rtrig1                 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; omdazz_c4_platform:inst2|uart_tx_trigger_d                                                       ; omdazz_c4_platform:inst2|uart_tx_pending                                                                                                                                    ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[2]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[2]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[18]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[17]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[1]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[0]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[13]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[16]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[4]     ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[3]                                                                                ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[20]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; omdazz_c4_platform:inst2|rx_data[1]                                                              ; omdazz_c4_platform:inst2|rx_data[0]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; omdazz_c4_platform:inst2|rx_data[3]                                                              ; omdazz_c4_platform:inst2|rx_data[2]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; omdazz_c4_platform:inst2|rx_data[4]                                                              ; omdazz_c4_platform:inst2|rx_data[3]                                                                                                                                         ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[2]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[5]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[4]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[15]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[14]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[14]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[13]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]      ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[25]                                                                                 ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[28]       ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[27]                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[4]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[3]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]                                                                                   ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.334      ;
; 0.217 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|storage_1_dat1[4]                                                                                                                                  ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]        ; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]                                                                                     ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                                 ; omdazz_c4_platform:inst2|uart_rx_fifo_consume[3]                                                                                                                            ; MAIN_CLK     ; MAIN_CLK    ; 0.000        ; 0.037      ; 0.339      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 34.399 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 3.585 ; 0.162 ; N/A      ; N/A     ; 9.370               ;
;  MAIN_CLK        ; 3.585 ; 0.162 ; N/A      ; N/A     ; 9.370               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  MAIN_CLK        ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLK_20M       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_LOCKED    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; MAIN_CLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RESET                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH0_RX_P               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ETH0_RX_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RX                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLK_20M       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CLK_LOCKED    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLK_20M       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CLK_LOCKED    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLK_20M       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLK_LOCKED    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED1          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; MAIN_CLK   ; MAIN_CLK ; 461299   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; MAIN_CLK   ; MAIN_CLK ; 461299   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; MAIN_CLK                                         ; MAIN_CLK                                         ; Base      ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ETH0_RX_N  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH0_RX_P  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_20M     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ETH0_RX_N  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH0_RX_P  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_20M     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Aug 16 14:34:41 2025
Info: Command: quartus_sta FPGACode -c FPGACode
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 44 assignments for entity "EthernetSwitch" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH0_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH0_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH0_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH0_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH1_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH1_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH1_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH1_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH2_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH2_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH2_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH2_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH3_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH3_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH3_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH3_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH4_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH4_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH4_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH4_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity EthernetSwitch -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGACode.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name MAIN_CLK MAIN_CLK
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.585               0.000 MAIN_CLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 MAIN_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.657               0.000 MAIN_CLK 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 27.241 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.390               0.000 MAIN_CLK 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 MAIN_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.666               0.000 MAIN_CLK 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 28.149 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.503               0.000 MAIN_CLK 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 MAIN_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.370               0.000 MAIN_CLK 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 34.399 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4952 megabytes
    Info: Processing ended: Sat Aug 16 14:34:43 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


