Accel-Sim [build accelsim-commit-e3e814af51f8821cce9c7dcae01a9368d4c91d3c_modified_6.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-e3e814af51f8821cce9c7dcae01a9368d4c91d3c_modified_6.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:B:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                     laws # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f7247200000,8000000
launching memcpy command : MemcpyHtoD,0x00007f7250000000,23999880
launching memcpy command : MemcpyHtoD,0x00007f7263700000,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247a00000,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247af4400,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247c00000,4000000
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8228
gpu_sim_insn = 10002770
gpu_ipc =    1215.6989
gpu_tot_sim_cycle = 8228
gpu_tot_sim_insn = 10002770
gpu_tot_ipc =    1215.6989
gpu_tot_issued_cta = 1954
gpu_occupancy = 86.6386% 
gpu_tot_occupancy = 86.6386% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7987
partiton_level_parallism_total  =       3.7987
partiton_level_parallism_util =      13.7268
partiton_level_parallism_util_total  =      13.7268
L2_BW  =     175.8967 GB/Sec
L2_BW_total  =     175.8967 GB/Sec
gpu_total_sim_rate=769443

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 344, Miss = 331, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 386, Miss = 386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31274
	L1D_total_cache_misses = 31261
	L1D_total_cache_miss_rate = 0.9996
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.124
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7

Total_core_cache_fail_stats:
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
97, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 
gpgpu_n_tot_thrd_icount = 10002770
gpgpu_n_tot_w_icount = 375183
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31256
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1000017
gpgpu_n_store_insn = 7
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:267945	W0_Idle:4633	W0_Scoreboard:426635	W1:83	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:312583
single_issue_nums: WS0:93862	WS1:93777	WS2:93772	WS3:93772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 250048 {8:31256,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1250240 {40:31256,}
maxmflatency = 426 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 336 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:2261 	7699 	4637 	5649 	8945 	2058 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	31256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	31250 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31200 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        56         0         0         0 
dram[2]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0        64         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      5538      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5535      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      6854      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      5351      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 21.666666 64.000000 40.000000 40.000000 
dram[2]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 21.500000 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 31256/519 = 60.223507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        40        40 
dram[2]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        43        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
total dram reads = 31256
bank skew: 65/40 = 1.62
chip skew: 985/976 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        362       353       339       349       328       334       334       331       331       332       327       329       326       335       330       332
dram[1]:        366       351       338       338       336       340       336       331       329       328       326       333       343       329       329       333
dram[2]:        362       353       337       347       328       337       329       333       332       341       327       330       326       329       338       333
dram[3]:        366       351       341       345       334       342       337       328       329       327       331       328       322       323       323       334
dram[4]:        362       353       335       348       329       329       334       341       337       333       326       326       325       331       324       332
dram[5]:        366       351       341       340       330       337       333       328       325       330       325       334       326       323       322       360
dram[6]:        362       353       338       349       333       346       336       349       327       326       326       328       328       333       325       336
dram[7]:        366       351       341       336       335       346       335       345       324       337       324       326       324       323       321       328
dram[8]:        362       353       337       347       330       339       343       346       338       337       325       330       326       332       335       335
dram[9]:        366       351       340       337       331       349       337       347       330       336       326       330       324       324       327       331
dram[10]:        362       353       336       344       332       338       345       336       336       326       329       337       323       330       328       338
dram[11]:        366       351       339       340       331       336       330       344       323       323       327       335       327       328       322       329
dram[12]:        362       353       337       344       332       332       336       334       334       358       325       331       324       340       335       328
dram[13]:        366       351       339       345       335       338       329       344       325       336       326       329       325       328       325       334
dram[14]:        362       353       337       346       328       333       328       334       337       332       326       328       325       334       331       339
dram[15]:        366       351       339       339       331       347       338       335       332       333       327       332       326       321       325       333
dram[16]:        362       353       335       342       327       340       355       340       338       335       325       324       329       330       347       332
dram[17]:        366       351       332       336       330       343       333       338       324       328       322       330       328       336       323       325
dram[18]:        362       353       337       340       326       335       340       338       337       332       326       324       327       329       337       332
dram[19]:        366       351       333       335       331       343       338       342       333       331       325       334       324       331       326       332
dram[20]:        362       353       336       342       325       327       330       330       328       325       328       327       328       325       328       349
dram[21]:        366       351       338       342       331       338       328       332       324       328       329       327       326       332       328       334
dram[22]:        362       353       335       339       328       332       334       333       327       337       324       323       326       330       337       332
dram[23]:        366       351       334       336       327       336       326       334       323       342       325       327       325       332       322       325
dram[24]:        362       353       337       347       338       328       329       332       331       328       329       336       327       333       332       330
dram[25]:        366       351       339       337       333       344       323       334       323       324       326       333       324       334       320       326
dram[26]:        362       353       337       342       330       332       327       338       322       337       325       324       329       329       334       333
dram[27]:        366       351       339       335       335       351       323       331       328       327       327       328       331       337       326       332
dram[28]:        362       353       337       342       329       335       332       333       332       343       328       332       329       335       333       335
dram[29]:        366       351       337       338       332       344       333       337       322       337       327       327       322       331       321       327
dram[30]:        362       353       336       345       327       338       337       339       324       334       325       327       329       337       332       329
dram[31]:        366       351       337       334       331       345       328       349       328       325       328       328       323       329       324       329
maximum mf latency per bank:
dram[0]:        400       392       380       387       360       368       367       359       359       355       373       377       347       380       368       353
dram[1]:        391       388       394       381       369       384       361       363       360       355       352       360       426       375       352       354
dram[2]:        400       392       380       387       350       368       354       358       370       385       378       382       352       353       366       363
dram[3]:        391       388       394       381       374       377       373       366       354       356       353       355       338       341       353       357
dram[4]:        400       390       380       387       356       352       360       391       373       371       367       359       350       373       349       349
dram[5]:        391       388       394       381       360       362       360       371       341       356       354       374       358       342       346       377
dram[6]:        400       390       380       387       363       387       374       394       358       344       371       376       354       369       342       358
dram[7]:        391       385       394       381       374       388       363       371       343       356       353       358       347       348       337       350
dram[8]:        400       392       377       389       362       379       373       373       361       378       356       371       351       359       357       359
dram[9]:        391       388       394       381       364       392       385       400       365       368       339       357       346       344       344       356
dram[10]:        400       392       377       389       365       376       373       364       372       347       370       404       347       363       350       380
dram[11]:        391       388       394       381       360       357       375       396       343       342       354       370       361       371       338       352
dram[12]:        400       390       377       389       364       360       363       359       378       423       363       388       347       385       364       338
dram[13]:        391       388       394       381       364       363       354       375       351       364       343       356       344       362       349       365
dram[14]:        400       390       377       389       356       354       355       353       361       368       359       378       349       367       361       363
dram[15]:        391       385       394       381       354       390       376       375       383       371       353       360       362       345       348       351
dram[16]:        400       392       380       387       347       367       406       381       360       363       357       351       363       355       370       362
dram[17]:        391       388       394       381       356       400       357       389       343       357       344       361       364       370       336       338
dram[18]:        400       392       380       387       350       363       373       371       369       360       365       352       349       358       359       352
dram[19]:        391       388       394       381       384       390       369       401       357       350       352       373       368       353       351       346
dram[20]:        400       390       380       387       341       357       352       357       350       339       371       352       347       353       352       394
dram[21]:        391       388       394       381       367       388       347       353       347       366       352       363       357       385       348       359
dram[22]:        400       390       380       387       350       361       354       351       345       367       358       358       356       347       365       354
dram[23]:        391       385       394       381       347       368       346       357       343       380       343       361       360       362       339       336
dram[24]:        400       392       377       389       363       363       361       354       363       348       377       371       365       365       358       347
dram[25]:        391       388       394       381       374       396       344       365       344       353       354       365       355       376       335       338
dram[26]:        400       392       377       389       370       363       353       363       340       360       364       337       370       366       365       355
dram[27]:        391       388       394       381       371       408       347       348       343       344       358       356       370       385       346       357
dram[28]:        400       390       377       389       356       371       359       367       355       379       373       372       353       367       363       372
dram[29]:        391       388       394       381       362       380       365       380       339       367       352       351       352       359       339       350
dram[30]:        400       390       377       389       354       376       368       390       343       371       357       364       354       372       357       355
dram[31]:        391       385       394       381       361       386       360       389       347       343       351       356       352       368       346       343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3847 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1453 dram_eff=0.6717
bk0: 64a 4761i bk1: 64a 4756i bk2: 64a 4765i bk3: 64a 4755i bk4: 64a 4772i bk5: 64a 4760i bk6: 64a 4761i bk7: 64a 4759i bk8: 64a 4768i bk9: 64a 4768i bk10: 64a 4783i bk11: 64a 4769i bk12: 64a 4770i bk13: 64a 4766i bk14: 40a 4792i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.634740
Bank_Level_Parallism_Col = 1.628059
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.628059 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 256 
Wasted_Row = 0 
Idle = 3601 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3847 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.204014 
Issued_on_Two_Bus_Simul_Util = 0.001241 
issued_two_Eff = 0.006085 
queue_avg = 1.278502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.2785
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3845 n_act=18 n_pre=2 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=1471 dram_eff=0.6642
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4774i bk3: 64a 4765i bk4: 64a 4760i bk5: 64a 4765i bk6: 64a 4770i bk7: 64a 4759i bk8: 64a 4768i bk9: 64a 4763i bk10: 64a 4774i bk11: 64a 4761i bk12: 65a 4705i bk13: 64a 4770i bk14: 40a 4786i bk15: 40a 4775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981576
Row_Buffer_Locality_read = 0.981576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.634660
Bank_Level_Parallism_Col = 1.605367
Bank_Level_Parallism_Ready = 1.105425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605367 

BW Util details:
bwutil = 0.202152 
total_CMD = 4833 
util_bw = 977 
Wasted_Col = 296 
Wasted_Row = 8 
Idle = 3552 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3845 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 977 
Row_Bus_Util =  0.004138 
CoL_Bus_Util = 0.202152 
Either_Row_CoL_Bus_Util = 0.204428 
Issued_on_Two_Bus_Simul_Util = 0.001862 
issued_two_Eff = 0.009109 
queue_avg = 1.389820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.38982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3847 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=1511 dram_eff=0.6466
bk0: 65a 4737i bk1: 64a 4756i bk2: 64a 4762i bk3: 64a 4755i bk4: 64a 4773i bk5: 64a 4767i bk6: 64a 4763i bk7: 64a 4756i bk8: 64a 4771i bk9: 64a 4766i bk10: 64a 4777i bk11: 64a 4762i bk12: 64a 4777i bk13: 64a 4776i bk14: 40a 4783i bk15: 40a 4783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598277
Bank_Level_Parallism_Col = 1.592387
Bank_Level_Parallism_Ready = 1.079836
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592387 

BW Util details:
bwutil = 0.202152 
total_CMD = 4833 
util_bw = 977 
Wasted_Col = 288 
Wasted_Row = 12 
Idle = 3556 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3847 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003724 
CoL_Bus_Util = 0.202152 
Either_Row_CoL_Bus_Util = 0.204014 
Issued_on_Two_Bus_Simul_Util = 0.001862 
issued_two_Eff = 0.009128 
queue_avg = 1.319057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.31906
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1476 dram_eff=0.6612
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4775i bk3: 64a 4753i bk4: 64a 4762i bk5: 64a 4760i bk6: 64a 4765i bk7: 64a 4768i bk8: 64a 4767i bk9: 64a 4759i bk10: 64a 4762i bk11: 64a 4765i bk12: 64a 4776i bk13: 64a 4770i bk14: 40a 4796i bk15: 40a 4784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.613057
Bank_Level_Parallism_Col = 1.603035
Bank_Level_Parallism_Ready = 1.106557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603035 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 3577 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203600 
Issued_on_Two_Bus_Simul_Util = 0.001655 
issued_two_Eff = 0.008130 
queue_avg = 1.113801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.1138
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3846 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=1505 dram_eff=0.6492
bk0: 65a 4729i bk1: 64a 4756i bk2: 64a 4770i bk3: 64a 4757i bk4: 64a 4773i bk5: 64a 4762i bk6: 64a 4763i bk7: 64a 4761i bk8: 64a 4763i bk9: 64a 4765i bk10: 64a 4783i bk11: 64a 4768i bk12: 64a 4778i bk13: 64a 4765i bk14: 40a 4800i bk15: 40a 4789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617106
Bank_Level_Parallism_Col = 1.608273
Bank_Level_Parallism_Ready = 1.094166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608273 

BW Util details:
bwutil = 0.202152 
total_CMD = 4833 
util_bw = 977 
Wasted_Col = 263 
Wasted_Row = 11 
Idle = 3582 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 195 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3846 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003724 
CoL_Bus_Util = 0.202152 
Either_Row_CoL_Bus_Util = 0.204221 
Issued_on_Two_Bus_Simul_Util = 0.001655 
issued_two_Eff = 0.008105 
queue_avg = 1.313470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.31347
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3852 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1498 dram_eff=0.6515
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4778i bk3: 64a 4762i bk4: 64a 4771i bk5: 64a 4767i bk6: 64a 4763i bk7: 64a 4762i bk8: 64a 4766i bk9: 64a 4763i bk10: 64a 4777i bk11: 64a 4761i bk12: 64a 4767i bk13: 64a 4763i bk14: 40a 4797i bk15: 40a 4783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563863
Bank_Level_Parallism_Col = 1.553474
Bank_Level_Parallism_Ready = 1.103484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553474 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 308 
Wasted_Row = 0 
Idle = 3549 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 268 
rwq = 0 
CCDLc_limit_alone = 268 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3852 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.202980 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011213 
queue_avg = 1.304159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.30416
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1500 dram_eff=0.6507
bk0: 64a 4761i bk1: 64a 4756i bk2: 64a 4772i bk3: 64a 4770i bk4: 64a 4782i bk5: 64a 4756i bk6: 64a 4769i bk7: 64a 4762i bk8: 64a 4775i bk9: 64a 4773i bk10: 64a 4778i bk11: 64a 4772i bk12: 64a 4766i bk13: 64a 4762i bk14: 40a 4788i bk15: 40a 4784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.576096
Bank_Level_Parallism_Col = 1.567654
Bank_Level_Parallism_Ready = 1.103484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567654 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 279 
Wasted_Row = 0 
Idle = 3578 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203807 
Issued_on_Two_Bus_Simul_Util = 0.001448 
issued_two_Eff = 0.007107 
queue_avg = 1.356714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.35671
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3851 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1494 dram_eff=0.6533
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4770i bk3: 64a 4767i bk4: 64a 4762i bk5: 64a 4764i bk6: 64a 4770i bk7: 64a 4765i bk8: 64a 4784i bk9: 64a 4766i bk10: 64a 4772i bk11: 64a 4761i bk12: 64a 4779i bk13: 64a 4772i bk14: 40a 4796i bk15: 40a 4784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548589
Bank_Level_Parallism_Col = 1.539308
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539308 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 3557 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 261 
rwq = 0 
CCDLc_limit_alone = 261 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3851 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203186 
Issued_on_Two_Bus_Simul_Util = 0.002069 
issued_two_Eff = 0.010183 
queue_avg = 1.282019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.28202
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3850 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1474 dram_eff=0.6621
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4774i bk3: 64a 4761i bk4: 64a 4776i bk5: 64a 4780i bk6: 64a 4758i bk7: 64a 4758i bk8: 64a 4764i bk9: 64a 4763i bk10: 64a 4766i bk11: 64a 4756i bk12: 64a 4771i bk13: 64a 4763i bk14: 40a 4787i bk15: 40a 4784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614650
Bank_Level_Parallism_Col = 1.604150
Bank_Level_Parallism_Ready = 1.085041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.604150 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 3577 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 223 
rwq = 0 
CCDLc_limit_alone = 223 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3850 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203393 
Issued_on_Two_Bus_Simul_Util = 0.001862 
issued_two_Eff = 0.009156 
queue_avg = 1.457894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.45789
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3850 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1491 dram_eff=0.6546
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4773i bk3: 64a 4758i bk4: 64a 4781i bk5: 64a 4757i bk6: 64a 4771i bk7: 64a 4757i bk8: 64a 4767i bk9: 64a 4761i bk10: 64a 4770i bk11: 64a 4764i bk12: 64a 4769i bk13: 64a 4762i bk14: 40a 4799i bk15: 40a 4790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573218
Bank_Level_Parallism_Col = 1.564022
Bank_Level_Parallism_Ready = 1.118852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564022 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 3556 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3850 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203393 
Issued_on_Two_Bus_Simul_Util = 0.001862 
issued_two_Eff = 0.009156 
queue_avg = 1.265674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.26567
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1468 dram_eff=0.6649
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4767i bk3: 64a 4766i bk4: 64a 4775i bk5: 64a 4770i bk6: 64a 4757i bk7: 64a 4760i bk8: 64a 4760i bk9: 64a 4770i bk10: 64a 4775i bk11: 64a 4764i bk12: 64a 4773i bk13: 64a 4769i bk14: 40a 4790i bk15: 40a 4786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594122
Bank_Level_Parallism_Col = 1.584530
Bank_Level_Parallism_Ready = 1.090164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.584530 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 283 
Wasted_Row = 0 
Idle = 3574 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 223 
rwq = 0 
CCDLc_limit_alone = 223 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203600 
Issued_on_Two_Bus_Simul_Util = 0.001655 
issued_two_Eff = 0.008130 
queue_avg = 1.400786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.40079
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1472 dram_eff=0.663
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4774i bk3: 64a 4762i bk4: 64a 4761i bk5: 64a 4767i bk6: 64a 4773i bk7: 64a 4762i bk8: 64a 4779i bk9: 64a 4764i bk10: 64a 4770i bk11: 64a 4765i bk12: 64a 4765i bk13: 64a 4765i bk14: 40a 4801i bk15: 40a 4795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555643
Bank_Level_Parallism_Col = 1.544811
Bank_Level_Parallism_Ready = 1.109631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544811 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 3557 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 264 
rwq = 0 
CCDLc_limit_alone = 264 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203600 
Issued_on_Two_Bus_Simul_Util = 0.001655 
issued_two_Eff = 0.008130 
queue_avg = 1.207118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.20712
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3850 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1463 dram_eff=0.6671
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4767i bk3: 64a 4761i bk4: 64a 4765i bk5: 64a 4754i bk6: 64a 4767i bk7: 64a 4759i bk8: 64a 4776i bk9: 64a 4753i bk10: 64a 4785i bk11: 64a 4769i bk12: 64a 4775i bk13: 64a 4765i bk14: 40a 4789i bk15: 40a 4783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569099
Bank_Level_Parallism_Col = 1.558411
Bank_Level_Parallism_Ready = 1.129098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558411 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 312 
Wasted_Row = 0 
Idle = 3545 

BW Util Bottlenecks: 
RCDc_limit = 111 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 255 
rwq = 0 
CCDLc_limit_alone = 255 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3850 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203393 
Issued_on_Two_Bus_Simul_Util = 0.001862 
issued_two_Eff = 0.009156 
queue_avg = 1.400993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.40099
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1485 dram_eff=0.6572
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4784i bk3: 64a 4770i bk4: 64a 4760i bk5: 64a 4765i bk6: 64a 4775i bk7: 64a 4766i bk8: 64a 4774i bk9: 64a 4763i bk10: 64a 4771i bk11: 64a 4763i bk12: 64a 4768i bk13: 64a 4765i bk14: 40a 4793i bk15: 40a 4790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548866
Bank_Level_Parallism_Col = 1.540031
Bank_Level_Parallism_Ready = 1.096311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540031 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 303 
Wasted_Row = 0 
Idle = 3554 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203807 
Issued_on_Two_Bus_Simul_Util = 0.001448 
issued_two_Eff = 0.007107 
queue_avg = 1.358370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.35837
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3850 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1477 dram_eff=0.6608
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4764i bk3: 64a 4760i bk4: 64a 4767i bk5: 64a 4765i bk6: 64a 4764i bk7: 64a 4760i bk8: 64a 4769i bk9: 64a 4772i bk10: 64a 4776i bk11: 64a 4769i bk12: 64a 4768i bk13: 64a 4762i bk14: 40a 4792i bk15: 40a 4788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597619
Bank_Level_Parallism_Col = 1.588376
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.588376 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 3573 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3850 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203393 
Issued_on_Two_Bus_Simul_Util = 0.001862 
issued_two_Eff = 0.009156 
queue_avg = 1.182495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.1825
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3851 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1476 dram_eff=0.6612
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4771i bk3: 64a 4760i bk4: 64a 4764i bk5: 64a 4759i bk6: 64a 4765i bk7: 64a 4767i bk8: 64a 4773i bk9: 64a 4766i bk10: 64a 4769i bk11: 64a 4764i bk12: 64a 4772i bk13: 64a 4780i bk14: 40a 4794i bk15: 40a 4790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573796
Bank_Level_Parallism_Col = 1.563291
Bank_Level_Parallism_Ready = 1.088115
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563291 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 291 
Wasted_Row = 0 
Idle = 3566 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3851 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203186 
Issued_on_Two_Bus_Simul_Util = 0.002069 
issued_two_Eff = 0.010183 
queue_avg = 1.317608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.31761
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3844 n_act=17 n_pre=1 n_ref_event=0 n_req=979 n_rd=979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2026
n_activity=1458 dram_eff=0.6715
bk0: 64a 4761i bk1: 64a 4756i bk2: 64a 4768i bk3: 64a 4759i bk4: 64a 4764i bk5: 64a 4747i bk6: 64a 4758i bk7: 64a 4757i bk8: 64a 4763i bk9: 64a 4763i bk10: 64a 4774i bk11: 64a 4769i bk12: 64a 4762i bk13: 64a 4757i bk14: 43a 4758i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982635
Row_Buffer_Locality_read = 0.982635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.674086
Bank_Level_Parallism_Col = 1.666935
Bank_Level_Parallism_Ready = 1.104188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.656476 

BW Util details:
bwutil = 0.202566 
total_CMD = 4833 
util_bw = 979 
Wasted_Col = 269 
Wasted_Row = 10 
Idle = 3575 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 206 
rwq = 0 
CCDLc_limit_alone = 206 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3844 
Read = 979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 979 
Row_Bus_Util =  0.003724 
CoL_Bus_Util = 0.202566 
Either_Row_CoL_Bus_Util = 0.204635 
Issued_on_Two_Bus_Simul_Util = 0.001655 
issued_two_Eff = 0.008089 
queue_avg = 1.446927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.44693
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1464 dram_eff=0.6667
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4786i bk3: 64a 4771i bk4: 64a 4775i bk5: 64a 4760i bk6: 64a 4764i bk7: 64a 4755i bk8: 64a 4777i bk9: 64a 4772i bk10: 64a 4779i bk11: 64a 4768i bk12: 64a 4768i bk13: 64a 4757i bk14: 40a 4793i bk15: 40a 4787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548589
Bank_Level_Parallism_Col = 1.539308
Bank_Level_Parallism_Ready = 1.113729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539308 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 3557 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203600 
Issued_on_Two_Bus_Simul_Util = 0.001655 
issued_two_Eff = 0.008130 
queue_avg = 1.143389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.14339
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3840 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2036
n_activity=1450 dram_eff=0.6786
bk0: 64a 4761i bk1: 64a 4756i bk2: 64a 4763i bk3: 64a 4760i bk4: 64a 4779i bk5: 64a 4764i bk6: 64a 4769i bk7: 64a 4763i bk8: 64a 4765i bk9: 64a 4760i bk10: 64a 4779i bk11: 64a 4774i bk12: 64a 4769i bk13: 64a 4769i bk14: 48a 4777i bk15: 40a 4781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603011
Bank_Level_Parallism_Col = 1.592210
Bank_Level_Parallism_Ready = 1.093496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592210 

BW Util details:
bwutil = 0.203600 
total_CMD = 4833 
util_bw = 984 
Wasted_Col = 278 
Wasted_Row = 0 
Idle = 3571 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3840 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.203600 
Either_Row_CoL_Bus_Util = 0.205462 
Issued_on_Two_Bus_Simul_Util = 0.001448 
issued_two_Eff = 0.007049 
queue_avg = 1.214980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.21498
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3837 n_act=17 n_pre=1 n_ref_event=0 n_req=985 n_rd=985 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2038
n_activity=1475 dram_eff=0.6678
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4778i bk3: 64a 4769i bk4: 65a 4753i bk5: 64a 4760i bk6: 64a 4769i bk7: 64a 4760i bk8: 64a 4769i bk9: 64a 4763i bk10: 64a 4783i bk11: 64a 4764i bk12: 64a 4775i bk13: 64a 4752i bk14: 48a 4785i bk15: 40a 4787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982741
Row_Buffer_Locality_read = 0.982741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583463
Bank_Level_Parallism_Col = 1.566614
Bank_Level_Parallism_Ready = 1.136041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566614 

BW Util details:
bwutil = 0.203807 
total_CMD = 4833 
util_bw = 985 
Wasted_Col = 297 
Wasted_Row = 0 
Idle = 3551 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3837 
Read = 985 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 985 
total_req = 985 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 985 
Row_Bus_Util =  0.003724 
CoL_Bus_Util = 0.203807 
Either_Row_CoL_Bus_Util = 0.206083 
Issued_on_Two_Bus_Simul_Util = 0.001448 
issued_two_Eff = 0.007028 
queue_avg = 1.228016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.22802
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1440 dram_eff=0.6778
bk0: 64a 4761i bk1: 64a 4756i bk2: 64a 4776i bk3: 64a 4764i bk4: 64a 4768i bk5: 64a 4763i bk6: 64a 4761i bk7: 64a 4760i bk8: 64a 4762i bk9: 64a 4758i bk10: 64a 4773i bk11: 64a 4762i bk12: 64a 4765i bk13: 64a 4761i bk14: 40a 4787i bk15: 40a 4778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610849
Bank_Level_Parallism_Col = 1.604265
Bank_Level_Parallism_Ready = 1.106557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.604265 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 296 
Wasted_Row = 0 
Idle = 3561 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203807 
Issued_on_Two_Bus_Simul_Util = 0.001448 
issued_two_Eff = 0.007107 
queue_avg = 1.179806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.17981
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1463 dram_eff=0.6671
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4771i bk3: 64a 4763i bk4: 64a 4773i bk5: 64a 4766i bk6: 64a 4771i bk7: 64a 4767i bk8: 64a 4781i bk9: 64a 4774i bk10: 64a 4772i bk11: 64a 4769i bk12: 64a 4779i bk13: 64a 4760i bk14: 40a 4786i bk15: 40a 4782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584270
Bank_Level_Parallism_Col = 1.572464
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.572464 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 270 
Wasted_Row = 0 
Idle = 3587 

BW Util Bottlenecks: 
RCDc_limit = 111 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 215 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203807 
Issued_on_Two_Bus_Simul_Util = 0.001448 
issued_two_Eff = 0.007107 
queue_avg = 1.199876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.19988
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3850 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1457 dram_eff=0.6699
bk0: 64a 4761i bk1: 64a 4756i bk2: 64a 4765i bk3: 64a 4762i bk4: 64a 4771i bk5: 64a 4766i bk6: 64a 4765i bk7: 64a 4759i bk8: 64a 4766i bk9: 64a 4766i bk10: 64a 4782i bk11: 64a 4776i bk12: 64a 4771i bk13: 64a 4763i bk14: 40a 4786i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.620049
Bank_Level_Parallism_Col = 1.610706
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610706 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 261 
Wasted_Row = 0 
Idle = 3596 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 211 
rwq = 0 
CCDLc_limit_alone = 211 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3850 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203393 
Issued_on_Two_Bus_Simul_Util = 0.001862 
issued_two_Eff = 0.009156 
queue_avg = 1.236706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.23671
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1473 dram_eff=0.6626
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4772i bk3: 64a 4761i bk4: 64a 4773i bk5: 64a 4761i bk6: 64a 4767i bk7: 64a 4761i bk8: 64a 4775i bk9: 64a 4765i bk10: 64a 4769i bk11: 64a 4773i bk12: 64a 4771i bk13: 64a 4767i bk14: 40a 4795i bk15: 40a 4782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570417
Bank_Level_Parallism_Col = 1.561168
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.561168 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 3562 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 245 
rwq = 0 
CCDLc_limit_alone = 245 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203600 
Issued_on_Two_Bus_Simul_Util = 0.001655 
issued_two_Eff = 0.008130 
queue_avg = 1.218498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.2185
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3847 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1463 dram_eff=0.6671
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4771i bk3: 64a 4758i bk4: 64a 4773i bk5: 64a 4765i bk6: 64a 4780i bk7: 64a 4761i bk8: 64a 4771i bk9: 64a 4767i bk10: 64a 4776i bk11: 64a 4762i bk12: 64a 4772i bk13: 64a 4766i bk14: 40a 4791i bk15: 40a 4787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.622349
Bank_Level_Parallism_Col = 1.615574
Bank_Level_Parallism_Ready = 1.115779
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615574 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 250 
Wasted_Row = 0 
Idle = 3607 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 189 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3847 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.204014 
Issued_on_Two_Bus_Simul_Util = 0.001241 
issued_two_Eff = 0.006085 
queue_avg = 1.354024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.35402
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3849 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=1481 dram_eff=0.6597
bk0: 65a 4730i bk1: 64a 4762i bk2: 64a 4775i bk3: 64a 4756i bk4: 64a 4767i bk5: 64a 4759i bk6: 64a 4777i bk7: 64a 4776i bk8: 64a 4778i bk9: 64a 4770i bk10: 64a 4784i bk11: 64a 4755i bk12: 64a 4774i bk13: 64a 4762i bk14: 40a 4791i bk15: 40a 4786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583399
Bank_Level_Parallism_Col = 1.568019
Bank_Level_Parallism_Ready = 1.121801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565632 

BW Util details:
bwutil = 0.202152 
total_CMD = 4833 
util_bw = 977 
Wasted_Col = 283 
Wasted_Row = 5 
Idle = 3568 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3849 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003724 
CoL_Bus_Util = 0.202152 
Either_Row_CoL_Bus_Util = 0.203600 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011179 
queue_avg = 1.159321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.15932
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3852 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1455 dram_eff=0.6708
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4768i bk3: 64a 4765i bk4: 64a 4769i bk5: 64a 4758i bk6: 64a 4771i bk7: 64a 4759i bk8: 64a 4781i bk9: 64a 4769i bk10: 64a 4785i bk11: 64a 4780i bk12: 64a 4779i bk13: 64a 4764i bk14: 40a 4789i bk15: 40a 4786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566534
Bank_Level_Parallism_Col = 1.553073
Bank_Level_Parallism_Ready = 1.102459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553073 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 279 
Wasted_Row = 0 
Idle = 3578 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3852 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.202980 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011213 
queue_avg = 1.241258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.24126
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3847 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1483 dram_eff=0.6581
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4773i bk3: 64a 4768i bk4: 64a 4769i bk5: 64a 4755i bk6: 64a 4772i bk7: 64a 4770i bk8: 64a 4777i bk9: 64a 4766i bk10: 64a 4774i bk11: 64a 4768i bk12: 64a 4767i bk13: 64a 4752i bk14: 40a 4792i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564945
Bank_Level_Parallism_Col = 1.555031
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555031 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 302 
Wasted_Row = 0 
Idle = 3555 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 241 
rwq = 0 
CCDLc_limit_alone = 241 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3847 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.204014 
Issued_on_Two_Bus_Simul_Util = 0.001241 
issued_two_Eff = 0.006085 
queue_avg = 1.214153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.21415
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3851 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1472 dram_eff=0.663
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4767i bk3: 64a 4764i bk4: 64a 4779i bk5: 64a 4753i bk6: 64a 4765i bk7: 64a 4767i bk8: 64a 4763i bk9: 64a 4757i bk10: 64a 4774i bk11: 64a 4763i bk12: 64a 4765i bk13: 64a 4760i bk14: 40a 4790i bk15: 40a 4789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604578
Bank_Level_Parallism_Col = 1.595408
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.595408 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 291 
Wasted_Row = 0 
Idle = 3566 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3851 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203186 
Issued_on_Two_Bus_Simul_Util = 0.002069 
issued_two_Eff = 0.010183 
queue_avg = 1.360646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.36065
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3850 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1495 dram_eff=0.6528
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4770i bk3: 64a 4764i bk4: 64a 4783i bk5: 64a 4762i bk6: 64a 4773i bk7: 64a 4770i bk8: 64a 4776i bk9: 64a 4763i bk10: 64a 4769i bk11: 64a 4765i bk12: 64a 4779i bk13: 64a 4752i bk14: 40a 4800i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527821
Bank_Level_Parallism_Col = 1.518605
Bank_Level_Parallism_Ready = 1.118852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518605 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 318 
Wasted_Row = 0 
Idle = 3539 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 272 
rwq = 0 
CCDLc_limit_alone = 272 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3850 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203393 
Issued_on_Two_Bus_Simul_Util = 0.001862 
issued_two_Eff = 0.009156 
queue_avg = 1.267122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.26712
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1473 dram_eff=0.6626
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4773i bk3: 64a 4753i bk4: 64a 4769i bk5: 64a 4755i bk6: 64a 4765i bk7: 64a 4761i bk8: 64a 4780i bk9: 64a 4769i bk10: 64a 4773i bk11: 64a 4767i bk12: 64a 4769i bk13: 64a 4763i bk14: 40a 4792i bk15: 40a 4788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584252
Bank_Level_Parallism_Col = 1.577532
Bank_Level_Parallism_Ready = 1.123975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577532 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 294 
Wasted_Row = 0 
Idle = 3563 

BW Util Bottlenecks: 
RCDc_limit = 111 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203807 
Issued_on_Two_Bus_Simul_Util = 0.001448 
issued_two_Eff = 0.007107 
queue_avg = 1.299400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.2994
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4833 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1481 dram_eff=0.659
bk0: 64a 4754i bk1: 64a 4762i bk2: 64a 4771i bk3: 64a 4769i bk4: 64a 4774i bk5: 64a 4753i bk6: 64a 4771i bk7: 64a 4766i bk8: 64a 4768i bk9: 64a 4761i bk10: 64a 4768i bk11: 64a 4764i bk12: 64a 4776i bk13: 64a 4764i bk14: 40a 4791i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569195
Bank_Level_Parallism_Col = 1.560000
Bank_Level_Parallism_Ready = 1.120902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560000 

BW Util details:
bwutil = 0.201945 
total_CMD = 4833 
util_bw = 976 
Wasted_Col = 303 
Wasted_Row = 0 
Idle = 3554 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4833 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201945 
Either_Row_CoL_Bus_Util = 0.203600 
Issued_on_Two_Bus_Simul_Util = 0.001655 
issued_two_Eff = 0.008130 
queue_avg = 1.289675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.28968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 490, Miss = 490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 497, Miss = 497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31256
L2_total_cache_misses = 31256
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=31256
icnt_total_pkts_simt_to_mem=31256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31256
Req_Network_cycles = 8228
Req_Network_injected_packets_per_cycle =       3.7987 
Req_Network_conflicts_per_cycle =       0.5941
Req_Network_conflicts_per_cycle_util =       2.1467
Req_Bank_Level_Parallism =      13.7268
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0132
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0594

Reply_Network_injected_packets_num = 31256
Reply_Network_cycles = 8228
Reply_Network_injected_packets_per_cycle =        3.7987
Reply_Network_conflicts_per_cycle =        0.3267
Reply_Network_conflicts_per_cycle_util =       1.2146
Reply_Bank_Level_Parallism =      14.1238
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0054
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0475
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 769443 (inst/sec)
gpgpu_simulation_rate = 632 (cycle/sec)
gpgpu_silicon_slowdown = 2289556x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 8271
gpu_sim_insn = 11002730
gpu_ipc =    1330.2781
gpu_tot_sim_cycle = 16499
gpu_tot_sim_insn = 21005500
gpu_tot_ipc =    1273.1378
gpu_tot_issued_cta = 3908
gpu_occupancy = 87.4003% 
gpu_tot_occupancy = 87.0212% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7783
partiton_level_parallism_total  =       3.7885
partiton_level_parallism_util =      12.1832
partiton_level_parallism_util_total  =      12.9091
L2_BW  =     174.9486 GB/Sec
L2_BW_total  =     175.4214 GB/Sec
gpu_total_sim_rate=807903

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 744, Miss = 731, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 786, Miss = 786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 772, Miss = 771, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 786, Miss = 786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 804, Miss = 803, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 772, Miss = 771, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62536
	L1D_total_cache_misses = 62520
	L1D_total_cache_miss_rate = 0.9997
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.123
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19

Total_core_cache_fail_stats:
ctas_completed 3908, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
188, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 
gpgpu_n_tot_thrd_icount = 21005500
gpgpu_n_tot_w_icount = 781576
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62506
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2000017
gpgpu_n_store_insn = 19
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:558852	W0_Idle:9485	W0_Scoreboard:808589	W1:128	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4	W32:656414
single_issue_nums: WS0:195482	WS1:195382	WS2:195356	WS3:195356	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 500048 {8:62506,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2500240 {40:62506,}
maxmflatency = 433 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 338 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4398 	14827 	9222 	10282 	13191 	10303 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	62506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	62500 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	62404 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      5538      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5535      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      6854      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      5351      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.250000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 62506/1031 = 60.626575
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       129       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[4]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[7]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[8]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[10]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[12]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[13]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[15]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        83        80 
dram[17]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[18]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[19]:       128       128       128       128       129       128       128       128       128       128       128       128       128       128        88        80 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[25]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[26]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[27]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[28]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[30]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[31]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
total dram reads = 62506
bank skew: 129/80 = 1.61
chip skew: 1961/1952 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        372       355       340       345       329       332       336       330       331       331       330       330       328       330       334       338
dram[1]:        372       355       338       334       333       343       337       334       326       330       328       331       338       330       334       331
dram[2]:        368       357       338       344       332       336       329       341       334       338       330       330       329       335       342       341
dram[3]:        370       358       338       341       333       348       337       332       328       329       329       330       326       327       327       336
dram[4]:        371       354       338       346       331       340       342       342       335       339       329       330       325       331       334       342
dram[5]:        370       357       340       336       331       344       334       330       326       332       327       333       329       330       325       349
dram[6]:        369       356       342       344       332       340       337       341       329       332       329       334       330       333       333       340
dram[7]:        370       356       342       337       339       341       331       343       324       335       325       328       324       327       329       331
dram[8]:        368       358       338       345       333       337       337       338       335       337       329       332       326       337       336       340
dram[9]:        370       356       340       333       335       350       339       343       330       334       326       329       326       327       334       332
dram[10]:        368       357       337       344       335       342       338       338       338       335       332       335       330       331       333       343
dram[11]:        373       355       340       336       335       344       332       348       327       331       327       334       328       334       330       330
dram[12]:        368       358       337       343       332       335       334       335       331       347       328       334       332       338       341       338
dram[13]:        370       358       339       340       336       343       330       342       326       333       326       328       326       329       330       331
dram[14]:        370       355       339       342       333       337       330       336       339       333       330       331       327       331       336       344
dram[15]:        373       354       339       338       331       353       336       332       330       331       328       335       328       326       328       332
dram[16]:        371       354       337       343       330       337       347       336       336       336       328       330       328       336       342       341
dram[17]:        369       359       336       338       337       345       334       341       325       329       325       330       328       333       325       330
dram[18]:        370       355       336       340       326       333       335       342       336       337       328       329       329       333       336       342
dram[19]:        373       355       332       339       337       343       337       344       331       331       327       332       329       331       327       333
dram[20]:        369       358       338       342       336       327       339       331       334       334       329       330       334       332       337       350
dram[21]:        369       359       338       338       330       339       328       335       328       332       330       331       329       330       330       336
dram[22]:        368       357       337       340       329       332       333       341       327       338       327       327       331       333       341       341
dram[23]:        373       356       337       336       327       338       335       342       324       337       331       328       328       329       327       328
dram[24]:        368       358       341       348       335       338       331       333       332       334       331       334       331       333       336       334
dram[25]:        372       355       337       335       338       349       331       342       327       330       329       331       328       334       328       327
dram[26]:        371       355       341       348       332       334       328       333       331       337       326       330       331       333       341       338
dram[27]:        369       356       337       333       331       341       329       333       328       328       329       329       333       334       329       330
dram[28]:        372       356       340       344       335       337       331       339       330       341       327       333       329       336       341       337
dram[29]:        370       358       338       336       332       345       336       344       324       336       328       330       326       334       326       330
dram[30]:        367       358       336       346       328       336       335       337       328       334       331       333       332       336       336       340
dram[31]:        370       360       340       333       335       343       336       342       330       327       329       330       325       330       329       331
maximum mf latency per bank:
dram[0]:        419       408       408       402       366       368       367       359       360       361       392       377       376       380       368       374
dram[1]:        405       390       394       381       369       389       361       368       360       366       372       362       426       375       364       365
dram[2]:        411       400       413       400       377       383       365       373       370       385       383       382       370       394       382       374
dram[3]:        403       397       394       395       374       409       383       366       369       372       355       359       355       364       362       357
dram[4]:        414       390       405       401       365       407       388       391       373       386       393       391       356       373       388       382
dram[5]:        403       401       401       381       363       410       365       371       368       375       365       374       378       378       365       377
dram[6]:        409       390       433       387       384       387       374       394       361       377       380       386       374       369       378       378
dram[7]:        399       391       397       381       387       388       363       388       357       357       371       368       366       374       361       360
dram[8]:        409       396       406       394       382       379       373       373       362       380       379       394       355       378       372       376
dram[9]:        401       395       409       381       381       400       385       400       367       368       358       373       366       355       369       368
dram[10]:        405       403       405       396       383       393       373       364       372       384       381       404       367       363       370       380
dram[11]:        407       393       394       381       378       396       375       396       371       375       364       373       373       386       364       356
dram[12]:        414       410       411       397       364       389       363       362       378       423       373       391       373       385       393       383
dram[13]:        400       399       405       381       371       393       360       376       364       372       363       359       356       362       365       365
dram[14]:        410       398       415       389       372       391       360       366       379       368       383       385       358       367       378       380
dram[15]:        406       390       394       381       357       417       376       375       383       371       358       365       375       366       358       370
dram[16]:        415       397       401       394       380       368       406       381       364       387       390       408       363       377       370       394
dram[17]:        396       402       407       381       387       400       361       389       367       370       366       364       364       370       361       372
dram[18]:        414       392       386       393       356       363       373       371       374       383       381       386       371       374       373       405
dram[19]:        404       388       394       398       399       390       369       401       370       377       359       373       402       362       359       363
dram[20]:        414       403       406       398       392       363       381       363       372       396       376       367       406       369       391       394
dram[21]:        400       401       406       381       376       388       357       363       371       372       372       381       402       385       365       365
dram[22]:        407       404       397       400       357       375       358       388       365       383       371       368       389       367       396       382
dram[23]:        407       399       394       381       358       371       389       384       358       380       387       365       373       368       369       364
dram[24]:        407       402       411       397       374       388       372       375       369       376       393       371       387       374       391       369
dram[25]:        407       391       394       381       375       413       373       394       368       373       371       371       365       385       366       360
dram[26]:        420       396       403       400       383       400       362       364       395       381       364       392       370       366       388       376
dram[27]:        399       392       399       381       371       408       365       358       369       369       365       373       370       385       369       363
dram[28]:        420       397       415       400       373       396       370       379       374       379       373       381       364       376       382       376
dram[29]:        394       399       407       381       366       394       365       382       366       367       362       366       379       385       369       365
dram[30]:        407       394       381       389       371       376       368       390       366       371       397       397       372       373       379       391
dram[31]:        400       407       417       381       373       386       369       389       367       369       375       369       373       371       359       368
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7709 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3018 dram_eff=0.6468
bk0: 128a 9532i bk1: 128a 9529i bk2: 128a 9554i bk3: 128a 9536i bk4: 128a 9559i bk5: 128a 9524i bk6: 128a 9535i bk7: 128a 9535i bk8: 128a 9554i bk9: 128a 9548i bk10: 128a 9572i bk11: 128a 9548i bk12: 128a 9555i bk13: 128a 9548i bk14: 80a 9595i bk15: 80a 9587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633579
Bank_Level_Parallism_Col = 1.582042
Bank_Level_Parallism_Ready = 1.096824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.582042 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 577 
Wasted_Row = 50 
Idle = 7113 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7709 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204602 
Issued_on_Two_Bus_Simul_Util = 0.001754 
issued_two_Eff = 0.008573 
queue_avg = 1.521874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.52187
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7707 n_act=34 n_pre=18 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=3039 dram_eff=0.6426
bk0: 128a 9526i bk1: 128a 9537i bk2: 128a 9567i bk3: 128a 9555i bk4: 128a 9541i bk5: 128a 9533i bk6: 128a 9546i bk7: 128a 9532i bk8: 128a 9564i bk9: 128a 9545i bk10: 128a 9564i bk11: 128a 9549i bk12: 129a 9485i bk13: 128a 9547i bk14: 80a 9582i bk15: 80a 9575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982591
Row_Buffer_Locality_read = 0.982591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625000
Bank_Level_Parallism_Col = 1.563061
Bank_Level_Parallism_Ready = 1.093702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563061 

BW Util details:
bwutil = 0.201506 
total_CMD = 9692 
util_bw = 1953 
Wasted_Col = 620 
Wasted_Row = 59 
Idle = 7060 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7707 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1953 
Row_Bus_Util =  0.005365 
CoL_Bus_Util = 0.201506 
Either_Row_CoL_Bus_Util = 0.204808 
Issued_on_Two_Bus_Simul_Util = 0.002064 
issued_two_Eff = 0.010076 
queue_avg = 1.669521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.66952
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7710 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=3058 dram_eff=0.6387
bk0: 129a 9510i bk1: 128a 9528i bk2: 128a 9551i bk3: 128a 9533i bk4: 128a 9564i bk5: 128a 9545i bk6: 128a 9542i bk7: 128a 9526i bk8: 128a 9545i bk9: 128a 9541i bk10: 128a 9568i bk11: 128a 9549i bk12: 128a 9556i bk13: 128a 9552i bk14: 80a 9588i bk15: 80a 9574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618957
Bank_Level_Parallism_Col = 1.575079
Bank_Level_Parallism_Ready = 1.074245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575079 

BW Util details:
bwutil = 0.201506 
total_CMD = 9692 
util_bw = 1953 
Wasted_Col = 600 
Wasted_Row = 74 
Idle = 7065 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7710 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005159 
CoL_Bus_Util = 0.201506 
Either_Row_CoL_Bus_Util = 0.204499 
Issued_on_Two_Bus_Simul_Util = 0.002167 
issued_two_Eff = 0.010595 
queue_avg = 1.744016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.74402
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7711 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3037 dram_eff=0.6427
bk0: 128a 9526i bk1: 128a 9533i bk2: 128a 9566i bk3: 128a 9521i bk4: 128a 9553i bk5: 128a 9543i bk6: 128a 9548i bk7: 128a 9550i bk8: 128a 9559i bk9: 128a 9541i bk10: 128a 9544i bk11: 128a 9543i bk12: 128a 9558i bk13: 128a 9548i bk14: 80a 9600i bk15: 80a 9585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599848
Bank_Level_Parallism_Col = 1.554730
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554730 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 617 
Wasted_Row = 60 
Idle = 7063 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7711 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204395 
Issued_on_Two_Bus_Simul_Util = 0.001960 
issued_two_Eff = 0.009591 
queue_avg = 1.518882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.51888
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7714 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=3071 dram_eff=0.6359
bk0: 129a 9500i bk1: 128a 9529i bk2: 128a 9570i bk3: 128a 9550i bk4: 128a 9548i bk5: 128a 9521i bk6: 128a 9540i bk7: 128a 9536i bk8: 128a 9549i bk9: 128a 9544i bk10: 128a 9570i bk11: 128a 9545i bk12: 128a 9571i bk13: 128a 9545i bk14: 80a 9599i bk15: 80a 9584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603036
Bank_Level_Parallism_Col = 1.549571
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.549571 

BW Util details:
bwutil = 0.201506 
total_CMD = 9692 
util_bw = 1953 
Wasted_Col = 620 
Wasted_Row = 62 
Idle = 7057 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7714 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005159 
CoL_Bus_Util = 0.201506 
Either_Row_CoL_Bus_Util = 0.204086 
Issued_on_Two_Bus_Simul_Util = 0.002579 
issued_two_Eff = 0.012639 
queue_avg = 1.707078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.70708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7719 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3061 dram_eff=0.6377
bk0: 128a 9527i bk1: 128a 9536i bk2: 128a 9571i bk3: 128a 9547i bk4: 128a 9561i bk5: 128a 9538i bk6: 128a 9541i bk7: 128a 9537i bk8: 128a 9553i bk9: 128a 9539i bk10: 128a 9563i bk11: 128a 9546i bk12: 128a 9555i bk13: 128a 9536i bk14: 80a 9606i bk15: 80a 9578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587121
Bank_Level_Parallism_Col = 1.524249
Bank_Level_Parallism_Ready = 1.090164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524249 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 653 
Wasted_Row = 35 
Idle = 7052 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7719 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.203570 
Issued_on_Two_Bus_Simul_Util = 0.002786 
issued_two_Eff = 0.013685 
queue_avg = 1.593376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.59338
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7711 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3074 dram_eff=0.635
bk0: 128a 9532i bk1: 128a 9527i bk2: 128a 9561i bk3: 128a 9552i bk4: 128a 9575i bk5: 128a 9534i bk6: 128a 9543i bk7: 128a 9532i bk8: 128a 9550i bk9: 128a 9550i bk10: 128a 9565i bk11: 128a 9549i bk12: 128a 9548i bk13: 128a 9539i bk14: 80a 9587i bk15: 80a 9580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601831
Bank_Level_Parallism_Col = 1.555251
Bank_Level_Parallism_Ready = 1.092725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555251 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 611 
Wasted_Row = 59 
Idle = 7070 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7711 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204395 
Issued_on_Two_Bus_Simul_Util = 0.001960 
issued_two_Eff = 0.009591 
queue_avg = 1.666942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.66694
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7715 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3049 dram_eff=0.6402
bk0: 128a 9527i bk1: 128a 9540i bk2: 128a 9563i bk3: 128a 9557i bk4: 128a 9548i bk5: 128a 9541i bk6: 128a 9552i bk7: 128a 9538i bk8: 128a 9579i bk9: 128a 9547i bk10: 128a 9571i bk11: 128a 9539i bk12: 128a 9586i bk13: 128a 9559i bk14: 80a 9599i bk15: 80a 9582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562762
Bank_Level_Parallism_Col = 1.504866
Bank_Level_Parallism_Ready = 1.098361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504866 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 627 
Wasted_Row = 42 
Idle = 7071 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7715 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.203983 
Issued_on_Two_Bus_Simul_Util = 0.002373 
issued_two_Eff = 0.011634 
queue_avg = 1.543025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.54303
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7715 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3052 dram_eff=0.6396
bk0: 128a 9533i bk1: 128a 9528i bk2: 128a 9571i bk3: 128a 9544i bk4: 128a 9556i bk5: 128a 9549i bk6: 128a 9539i bk7: 128a 9535i bk8: 128a 9544i bk9: 128a 9543i bk10: 128a 9560i bk11: 128a 9546i bk12: 128a 9559i bk13: 128a 9541i bk14: 80a 9593i bk15: 80a 9585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.596805
Bank_Level_Parallism_Col = 1.542979
Bank_Level_Parallism_Ready = 1.075820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542979 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 627 
Wasted_Row = 50 
Idle = 7063 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7715 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.203983 
Issued_on_Two_Bus_Simul_Util = 0.002373 
issued_two_Eff = 0.011634 
queue_avg = 1.730706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.73071
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7712 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3092 dram_eff=0.6313
bk0: 128a 9526i bk1: 128a 9537i bk2: 128a 9565i bk3: 128a 9545i bk4: 128a 9557i bk5: 128a 9538i bk6: 128a 9549i bk7: 128a 9532i bk8: 128a 9553i bk9: 128a 9540i bk10: 128a 9553i bk11: 128a 9543i bk12: 128a 9561i bk13: 128a 9542i bk14: 80a 9598i bk15: 80a 9593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571804
Bank_Level_Parallism_Col = 1.517611
Bank_Level_Parallism_Ready = 1.089652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517611 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 669 
Wasted_Row = 46 
Idle = 7025 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7712 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204292 
Issued_on_Two_Bus_Simul_Util = 0.002064 
issued_two_Eff = 0.010101 
queue_avg = 1.578106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.57811
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7707 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3010 dram_eff=0.6485
bk0: 128a 9533i bk1: 128a 9527i bk2: 128a 9560i bk3: 128a 9554i bk4: 128a 9558i bk5: 128a 9542i bk6: 128a 9544i bk7: 128a 9539i bk8: 128a 9534i bk9: 128a 9545i bk10: 128a 9558i bk11: 128a 9543i bk12: 128a 9551i bk13: 128a 9544i bk14: 80a 9592i bk15: 80a 9580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631233
Bank_Level_Parallism_Col = 1.586317
Bank_Level_Parallism_Ready = 1.076332
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.586317 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 573 
Wasted_Row = 62 
Idle = 7105 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7707 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204808 
Issued_on_Two_Bus_Simul_Util = 0.001548 
issued_two_Eff = 0.007557 
queue_avg = 1.715539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.71554
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7715 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3034 dram_eff=0.6434
bk0: 128a 9526i bk1: 128a 9537i bk2: 128a 9569i bk3: 128a 9553i bk4: 128a 9545i bk5: 128a 9523i bk6: 128a 9554i bk7: 128a 9530i bk8: 128a 9560i bk9: 128a 9540i bk10: 128a 9568i bk11: 128a 9547i bk12: 128a 9549i bk13: 128a 9536i bk14: 80a 9603i bk15: 80a 9597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590201
Bank_Level_Parallism_Col = 1.532533
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532533 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 638 
Wasted_Row = 43 
Idle = 7059 

BW Util Bottlenecks: 
RCDc_limit = 225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7715 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.203983 
Issued_on_Two_Bus_Simul_Util = 0.002373 
issued_two_Eff = 0.011634 
queue_avg = 1.635060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.63506
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7711 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3033 dram_eff=0.6436
bk0: 128a 9533i bk1: 128a 9526i bk2: 128a 9554i bk3: 128a 9538i bk4: 128a 9551i bk5: 128a 9523i bk6: 128a 9547i bk7: 128a 9535i bk8: 128a 9567i bk9: 128a 9532i bk10: 128a 9571i bk11: 128a 9546i bk12: 128a 9554i bk13: 128a 9542i bk14: 80a 9589i bk15: 80a 9580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588301
Bank_Level_Parallism_Col = 1.542791
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542791 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 652 
Wasted_Row = 63 
Idle = 7025 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7711 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204395 
Issued_on_Two_Bus_Simul_Util = 0.001960 
issued_two_Eff = 0.009591 
queue_avg = 1.716054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.71605
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7714 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3056 dram_eff=0.6387
bk0: 128a 9527i bk1: 128a 9540i bk2: 128a 9577i bk3: 128a 9565i bk4: 128a 9542i bk5: 128a 9540i bk6: 128a 9560i bk7: 128a 9547i bk8: 128a 9555i bk9: 128a 9537i bk10: 128a 9567i bk11: 128a 9546i bk12: 128a 9549i bk13: 128a 9542i bk14: 80a 9593i bk15: 80a 9590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566088
Bank_Level_Parallism_Col = 1.516441
Bank_Level_Parallism_Ready = 1.075820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516441 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 642 
Wasted_Row = 54 
Idle = 7044 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7714 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204086 
Issued_on_Two_Bus_Simul_Util = 0.002270 
issued_two_Eff = 0.011122 
queue_avg = 1.570986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.57099
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7710 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3054 dram_eff=0.6392
bk0: 128a 9531i bk1: 128a 9529i bk2: 128a 9550i bk3: 128a 9544i bk4: 128a 9564i bk5: 128a 9548i bk6: 128a 9547i bk7: 128a 9537i bk8: 128a 9555i bk9: 128a 9554i bk10: 128a 9562i bk11: 128a 9549i bk12: 128a 9556i bk13: 128a 9540i bk14: 80a 9597i bk15: 80a 9586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600844
Bank_Level_Parallism_Col = 1.555162
Bank_Level_Parallism_Ready = 1.081455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555162 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 596 
Wasted_Row = 60 
Idle = 7084 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7710 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204499 
Issued_on_Two_Bus_Simul_Util = 0.001857 
issued_two_Eff = 0.009082 
queue_avg = 1.591209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.59121
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7716 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3045 dram_eff=0.6411
bk0: 128a 9526i bk1: 128a 9538i bk2: 128a 9563i bk3: 128a 9546i bk4: 128a 9555i bk5: 128a 9542i bk6: 128a 9542i bk7: 128a 9541i bk8: 128a 9562i bk9: 128a 9539i bk10: 128a 9558i bk11: 128a 9541i bk12: 128a 9553i bk13: 128a 9558i bk14: 80a 9601i bk15: 80a 9596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.585301
Bank_Level_Parallism_Col = 1.533515
Bank_Level_Parallism_Ready = 1.081967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533515 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 621 
Wasted_Row = 53 
Idle = 7066 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7716 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.203879 
Issued_on_Two_Bus_Simul_Util = 0.002476 
issued_two_Eff = 0.012146 
queue_avg = 1.573979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.57398
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7710 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2017
n_activity=2998 dram_eff=0.6521
bk0: 128a 9532i bk1: 128a 9530i bk2: 128a 9554i bk3: 128a 9536i bk4: 128a 9544i bk5: 128a 9519i bk6: 128a 9534i bk7: 128a 9525i bk8: 128a 9547i bk9: 128a 9540i bk10: 128a 9567i bk11: 128a 9546i bk12: 128a 9546i bk13: 128a 9540i bk14: 83a 9563i bk15: 80a 9579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640121
Bank_Level_Parallism_Col = 1.590874
Bank_Level_Parallism_Ready = 1.089003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585803 

BW Util details:
bwutil = 0.201713 
total_CMD = 9692 
util_bw = 1955 
Wasted_Col = 618 
Wasted_Row = 64 
Idle = 7055 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7710 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.005159 
CoL_Bus_Util = 0.201713 
Either_Row_CoL_Bus_Util = 0.204499 
Issued_on_Two_Bus_Simul_Util = 0.002373 
issued_two_Eff = 0.011604 
queue_avg = 1.745873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.74587
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7710 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3023 dram_eff=0.6457
bk0: 128a 9527i bk1: 128a 9538i bk2: 128a 9582i bk3: 128a 9560i bk4: 128a 9564i bk5: 128a 9533i bk6: 128a 9544i bk7: 128a 9538i bk8: 128a 9566i bk9: 128a 9554i bk10: 128a 9570i bk11: 128a 9550i bk12: 128a 9548i bk13: 128a 9529i bk14: 80a 9601i bk15: 80a 9587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572081
Bank_Level_Parallism_Col = 1.518461
Bank_Level_Parallism_Ready = 1.089139
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518461 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 631 
Wasted_Row = 46 
Idle = 7063 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7710 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204499 
Issued_on_Two_Bus_Simul_Util = 0.001857 
issued_two_Eff = 0.009082 
queue_avg = 1.509905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.50991
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7706 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=3032 dram_eff=0.6464
bk0: 128a 9532i bk1: 128a 9529i bk2: 128a 9536i bk3: 128a 9536i bk4: 128a 9565i bk5: 128a 9544i bk6: 128a 9553i bk7: 128a 9535i bk8: 128a 9558i bk9: 128a 9537i bk10: 128a 9564i bk11: 128a 9548i bk12: 128a 9553i bk13: 128a 9548i bk14: 88a 9583i bk15: 80a 9584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590892
Bank_Level_Parallism_Col = 1.536923
Bank_Level_Parallism_Ready = 1.082143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.536923 

BW Util details:
bwutil = 0.202229 
total_CMD = 9692 
util_bw = 1960 
Wasted_Col = 649 
Wasted_Row = 48 
Idle = 7035 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7706 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.202229 
Either_Row_CoL_Bus_Util = 0.204911 
Issued_on_Two_Bus_Simul_Util = 0.002270 
issued_two_Eff = 0.011078 
queue_avg = 1.609988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.60999
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7701 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2023
n_activity=3056 dram_eff=0.6417
bk0: 128a 9522i bk1: 128a 9536i bk2: 128a 9562i bk3: 128a 9541i bk4: 129a 9534i bk5: 128a 9538i bk6: 128a 9553i bk7: 128a 9545i bk8: 128a 9556i bk9: 128a 9542i bk10: 128a 9569i bk11: 128a 9544i bk12: 128a 9560i bk13: 128a 9527i bk14: 88a 9586i bk15: 80a 9585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589561
Bank_Level_Parallism_Col = 1.534642
Bank_Level_Parallism_Ready = 1.107598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534642 

BW Util details:
bwutil = 0.202332 
total_CMD = 9692 
util_bw = 1961 
Wasted_Col = 649 
Wasted_Row = 53 
Idle = 7029 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7701 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.005159 
CoL_Bus_Util = 0.202332 
Either_Row_CoL_Bus_Util = 0.205427 
Issued_on_Two_Bus_Simul_Util = 0.002064 
issued_two_Eff = 0.010045 
queue_avg = 1.600186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.60019
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7706 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=3003 dram_eff=0.6527
bk0: 128a 9534i bk1: 128a 9526i bk2: 128a 9564i bk3: 128a 9547i bk4: 128a 9546i bk5: 128a 9542i bk6: 128a 9536i bk7: 128a 9532i bk8: 128a 9541i bk9: 128a 9530i bk10: 128a 9567i bk11: 128a 9541i bk12: 128a 9542i bk13: 128a 9538i bk14: 88a 9577i bk15: 80a 9569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631259
Bank_Level_Parallism_Col = 1.584502
Bank_Level_Parallism_Ready = 1.085204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.584502 

BW Util details:
bwutil = 0.202229 
total_CMD = 9692 
util_bw = 1960 
Wasted_Col = 619 
Wasted_Row = 57 
Idle = 7056 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7706 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.202229 
Either_Row_CoL_Bus_Util = 0.204911 
Issued_on_Two_Bus_Simul_Util = 0.002270 
issued_two_Eff = 0.011078 
queue_avg = 1.700681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.70068
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7705 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=3031 dram_eff=0.6467
bk0: 128a 9527i bk1: 128a 9536i bk2: 128a 9562i bk3: 128a 9550i bk4: 128a 9556i bk5: 128a 9545i bk6: 128a 9548i bk7: 128a 9543i bk8: 128a 9566i bk9: 128a 9548i bk10: 128a 9553i bk11: 128a 9551i bk12: 128a 9567i bk13: 128a 9540i bk14: 88a 9586i bk15: 80a 9578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614849
Bank_Level_Parallism_Col = 1.556388
Bank_Level_Parallism_Ready = 1.081633
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556388 

BW Util details:
bwutil = 0.202229 
total_CMD = 9692 
util_bw = 1960 
Wasted_Col = 584 
Wasted_Row = 42 
Idle = 7106 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7705 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.202229 
Either_Row_CoL_Bus_Util = 0.205014 
Issued_on_Two_Bus_Simul_Util = 0.002167 
issued_two_Eff = 0.010569 
queue_avg = 1.499381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.49938
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7711 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2016
n_activity=3020 dram_eff=0.647
bk0: 128a 9534i bk1: 128a 9526i bk2: 128a 9549i bk3: 128a 9539i bk4: 128a 9561i bk5: 128a 9555i bk6: 128a 9547i bk7: 128a 9530i bk8: 128a 9556i bk9: 128a 9544i bk10: 128a 9575i bk11: 128a 9556i bk12: 128a 9557i bk13: 128a 9549i bk14: 82a 9589i bk15: 80a 9585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599847
Bank_Level_Parallism_Col = 1.548096
Bank_Level_Parallism_Ready = 1.074718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548096 

BW Util details:
bwutil = 0.201610 
total_CMD = 9692 
util_bw = 1954 
Wasted_Col = 600 
Wasted_Row = 55 
Idle = 7083 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7711 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201610 
Either_Row_CoL_Bus_Util = 0.204395 
Issued_on_Two_Bus_Simul_Util = 0.002167 
issued_two_Eff = 0.010601 
queue_avg = 1.553343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.55334
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7713 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3015 dram_eff=0.6474
bk0: 128a 9525i bk1: 128a 9537i bk2: 128a 9559i bk3: 128a 9537i bk4: 128a 9555i bk5: 128a 9538i bk6: 128a 9545i bk7: 128a 9543i bk8: 128a 9568i bk9: 128a 9539i bk10: 128a 9554i bk11: 128a 9552i bk12: 128a 9554i bk13: 128a 9552i bk14: 80a 9602i bk15: 80a 9583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608696
Bank_Level_Parallism_Col = 1.554463
Bank_Level_Parallism_Ready = 1.097848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554463 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 601 
Wasted_Row = 46 
Idle = 7093 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7713 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204189 
Issued_on_Two_Bus_Simul_Util = 0.002167 
issued_two_Eff = 0.010611 
queue_avg = 1.609162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.60916
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7707 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3004 dram_eff=0.6498
bk0: 128a 9533i bk1: 128a 9527i bk2: 128a 9557i bk3: 128a 9532i bk4: 128a 9555i bk5: 128a 9546i bk6: 128a 9561i bk7: 128a 9535i bk8: 128a 9551i bk9: 128a 9550i bk10: 128a 9572i bk11: 128a 9542i bk12: 128a 9563i bk13: 128a 9550i bk14: 80a 9592i bk15: 80a 9585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626901
Bank_Level_Parallism_Col = 1.579728
Bank_Level_Parallism_Ready = 1.087090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.579728 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 556 
Wasted_Row = 57 
Idle = 7127 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7707 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204808 
Issued_on_Two_Bus_Simul_Util = 0.001548 
issued_two_Eff = 0.007557 
queue_avg = 1.694490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.69449
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7713 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=3060 dram_eff=0.6382
bk0: 129a 9501i bk1: 128a 9537i bk2: 128a 9562i bk3: 128a 9536i bk4: 128a 9547i bk5: 128a 9531i bk6: 128a 9559i bk7: 128a 9556i bk8: 128a 9563i bk9: 128a 9545i bk10: 128a 9572i bk11: 128a 9537i bk12: 128a 9558i bk13: 128a 9546i bk14: 80a 9589i bk15: 80a 9584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606883
Bank_Level_Parallism_Col = 1.549511
Bank_Level_Parallism_Ready = 1.092678
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548337 

BW Util details:
bwutil = 0.201506 
total_CMD = 9692 
util_bw = 1953 
Wasted_Col = 609 
Wasted_Row = 53 
Idle = 7077 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7713 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005159 
CoL_Bus_Util = 0.201506 
Either_Row_CoL_Bus_Util = 0.204189 
Issued_on_Two_Bus_Simul_Util = 0.002476 
issued_two_Eff = 0.012127 
queue_avg = 1.631758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.63176
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7712 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3001 dram_eff=0.6504
bk0: 128a 9531i bk1: 128a 9527i bk2: 128a 9548i bk3: 128a 9538i bk4: 128a 9553i bk5: 128a 9533i bk6: 128a 9558i bk7: 128a 9539i bk8: 128a 9562i bk9: 128a 9549i bk10: 128a 9580i bk11: 128a 9564i bk12: 128a 9569i bk13: 128a 9547i bk14: 80a 9591i bk15: 80a 9582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.628627
Bank_Level_Parallism_Col = 1.575161
Bank_Level_Parallism_Ready = 1.076332
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575161 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 542 
Wasted_Row = 56 
Idle = 7142 

BW Util Bottlenecks: 
RCDc_limit = 257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7712 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204292 
Issued_on_Two_Bus_Simul_Util = 0.002064 
issued_two_Eff = 0.010101 
queue_avg = 1.608543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.60854
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7713 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3053 dram_eff=0.6394
bk0: 128a 9527i bk1: 128a 9536i bk2: 128a 9563i bk3: 128a 9542i bk4: 128a 9555i bk5: 128a 9527i bk6: 128a 9554i bk7: 128a 9545i bk8: 128a 9563i bk9: 128a 9544i bk10: 128a 9563i bk11: 128a 9540i bk12: 128a 9553i bk13: 128a 9530i bk14: 80a 9600i bk15: 80a 9589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583459
Bank_Level_Parallism_Col = 1.524066
Bank_Level_Parallism_Ready = 1.094775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524066 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 657 
Wasted_Row = 39 
Idle = 7044 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 520 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7713 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204189 
Issued_on_Two_Bus_Simul_Util = 0.002167 
issued_two_Eff = 0.010611 
queue_avg = 1.513310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.51331
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7714 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3003 dram_eff=0.65
bk0: 128a 9531i bk1: 128a 9528i bk2: 128a 9551i bk3: 128a 9537i bk4: 128a 9552i bk5: 128a 9521i bk6: 128a 9550i bk7: 128a 9544i bk8: 128a 9551i bk9: 128a 9537i bk10: 128a 9569i bk11: 128a 9544i bk12: 128a 9544i bk13: 128a 9528i bk14: 80a 9593i bk15: 80a 9594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.623997
Bank_Level_Parallism_Col = 1.574843
Bank_Level_Parallism_Ready = 1.092725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574843 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 608 
Wasted_Row = 57 
Idle = 7075 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7714 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204086 
Issued_on_Two_Bus_Simul_Util = 0.002270 
issued_two_Eff = 0.011122 
queue_avg = 1.739476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.73948
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7715 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3062 dram_eff=0.6375
bk0: 128a 9527i bk1: 128a 9538i bk2: 128a 9554i bk3: 128a 9557i bk4: 128a 9573i bk5: 128a 9527i bk6: 128a 9557i bk7: 128a 9560i bk8: 128a 9570i bk9: 128a 9539i bk10: 128a 9559i bk11: 128a 9542i bk12: 128a 9563i bk13: 128a 9529i bk14: 80a 9610i bk15: 80a 9588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544299
Bank_Level_Parallism_Col = 1.494451
Bank_Level_Parallism_Ready = 1.104508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.494451 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 670 
Wasted_Row = 53 
Idle = 7017 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7715 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.203983 
Issued_on_Two_Bus_Simul_Util = 0.002373 
issued_two_Eff = 0.011634 
queue_avg = 1.569645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.56965
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7713 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3021 dram_eff=0.6461
bk0: 128a 9533i bk1: 128a 9525i bk2: 128a 9553i bk3: 128a 9527i bk4: 128a 9562i bk5: 128a 9538i bk6: 128a 9545i bk7: 128a 9532i bk8: 128a 9572i bk9: 128a 9549i bk10: 128a 9560i bk11: 128a 9545i bk12: 128a 9550i bk13: 128a 9542i bk14: 80a 9592i bk15: 80a 9581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617952
Bank_Level_Parallism_Col = 1.566156
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566156 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 607 
Wasted_Row = 48 
Idle = 7085 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7713 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204189 
Issued_on_Two_Bus_Simul_Util = 0.002167 
issued_two_Eff = 0.010611 
queue_avg = 1.619480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.61948
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9692 n_nop=7714 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3049 dram_eff=0.6402
bk0: 128a 9526i bk1: 128a 9537i bk2: 128a 9554i bk3: 128a 9558i bk4: 128a 9559i bk5: 128a 9533i bk6: 128a 9547i bk7: 128a 9540i bk8: 128a 9554i bk9: 128a 9547i bk10: 128a 9570i bk11: 128a 9545i bk12: 128a 9570i bk13: 128a 9550i bk14: 80a 9589i bk15: 80a 9583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.605710
Bank_Level_Parallism_Col = 1.551439
Bank_Level_Parallism_Ready = 1.090164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551439 

BW Util details:
bwutil = 0.201403 
total_CMD = 9692 
util_bw = 1952 
Wasted_Col = 594 
Wasted_Row = 46 
Idle = 7100 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9692 
n_nop = 7714 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004953 
CoL_Bus_Util = 0.201403 
Either_Row_CoL_Bus_Util = 0.204086 
Issued_on_Two_Bus_Simul_Util = 0.002270 
issued_two_Eff = 0.011122 
queue_avg = 1.633306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.63331

========= L2 cache stats =========
L2_cache_bank[0]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 985, Miss = 985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62506
L2_total_cache_misses = 62506
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62506
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=62506
icnt_total_pkts_simt_to_mem=62506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62506
Req_Network_cycles = 16499
Req_Network_injected_packets_per_cycle =       3.7885 
Req_Network_conflicts_per_cycle =       0.5111
Req_Network_conflicts_per_cycle_util =       1.7416
Req_Bank_Level_Parallism =      12.9091
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0112
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0592

Reply_Network_injected_packets_num = 62506
Reply_Network_cycles = 16499
Reply_Network_injected_packets_per_cycle =        3.7885
Reply_Network_conflicts_per_cycle =        0.3235
Reply_Network_conflicts_per_cycle_util =       1.1585
Reply_Bank_Level_Parallism =      13.5676
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0054
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0474
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 807903 (inst/sec)
gpgpu_simulation_rate = 634 (cycle/sec)
gpgpu_silicon_slowdown = 2282334x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 12842
gpu_sim_insn = 10003336
gpu_ipc =     778.9547
gpu_tot_sim_cycle = 29341
gpu_tot_sim_insn = 31008836
gpu_tot_ipc =    1056.8431
gpu_tot_issued_cta = 5862
gpu_occupancy = 78.1367% 
gpu_tot_occupancy = 84.5812% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4362
partiton_level_parallism_total  =       3.1966
partiton_level_parallism_util =      15.1140
partiton_level_parallism_util_total  =      13.5694
L2_BW  =     112.8070 GB/Sec
L2_BW_total  =     148.0162 GB/Sec
gpu_total_sim_rate=738305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1128, Miss = 1115, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1206, Miss = 1174, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1186, Miss = 1186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1186, Miss = 1186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1158, Miss = 1128, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1136, Miss = 1136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1156, Miss = 1155, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1186, Miss = 1186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1188, Miss = 1187, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1136, Miss = 1136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1231, Miss = 1186, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 93969
	L1D_total_cache_misses = 93847
	L1D_total_cache_miss_rate = 0.9987
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.134
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 70314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70

Total_core_cache_fail_stats:
ctas_completed 5862, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
260, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 
gpgpu_n_tot_thrd_icount = 31008836
gpgpu_n_tot_w_icount = 1157361
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 93792
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3000149
gpgpu_n_store_insn = 70
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:843507	W0_Idle:45819	W0_Scoreboard:944373	W1:779	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:968995
single_issue_nums: WS0:289669	WS1:289436	WS2:289128	WS3:289128	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 750336 {8:93792,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3751680 {40:93792,}
maxmflatency = 433 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 288 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4407 	14846 	9222 	10282 	13191 	10303 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31258 	62534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	93786 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	93688 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5535      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      6854      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      5351      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.250000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 62534/1057 = 59.161777
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[1]:       128       128       128       129       128       128       128       128       128       128       128       128       129       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[3]:       128       129       128       128       128       128       129       128       128       128       128       128       128       128        80        80 
dram[4]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[5]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[7]:       128       128       128       128       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       128       128       128       128       128       128       128       128       129       128       128       128       128        80        80 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[10]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[13]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[15]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        83        80 
dram[17]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[18]:       128       128       128       128       128       128       128       128       129       128       128       129       128       128        88        80 
dram[19]:       128       128       128       128       129       128       129       128       128       128       128       128       128       128        88        80 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[25]:       129       128       129       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[26]:       129       128       128       128       130       128       128       128       128       128       128       128       128       128        80        80 
dram[27]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[28]:       128       128       128       129       128       128       128       128       128       128       128       128       128       128        80        80 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[30]:       128       128       129       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[31]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
total dram reads = 62534
bank skew: 130/80 = 1.62
chip skew: 1962/1952 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        466       449       433       439       423       426       430       424       425       425       423       424       422       424       427       431
dram[1]:        466       448       432       427       426       436       431       427       420       423       421       425       432       424       428       424
dram[2]:        463       451       432       437       426       429       423       434       428       431       424       424       423       429       435       434
dram[3]:        464       451       431       434       427       442       430       426       421       423       423       424       419       421       421       429
dram[4]:        464       448       431       439       424       433       435       435       429       432       423       423       418       424       428       436
dram[5]:        464       451       434       430       425       437       427       423       420       425       420       426       423       423       418       443
dram[6]:        463       450       436       438       425       433       431       435       423       425       422       427       424       427       427       434
dram[7]:        464       450       435       431       432       435       425       436       418       429       418       422       418       421       422       425
dram[8]:        462       452       432       439       427       430       431       432       429       430       423       426       420       431       429       433
dram[9]:        464       450       434       427       428       443       433       437       423       427       420       423       419       421       428       426
dram[10]:        462       451       431       438       428       435       432       432       431       428       425       428       423       424       427       436
dram[11]:        467       449       433       429       428       438       425       441       420       425       420       427       421       428       423       424
dram[12]:        461       452       431       437       425       428       428       429       425       441       421       427       425       431       435       432
dram[13]:        463       452       433       433       429       436       424       436       420       427       419       422       420       422       424       424
dram[14]:        464       449       433       435       426       431       423       430       433       426       423       424       421       425       430       438
dram[15]:        467       448       433       432       425       446       430       425       423       425       422       428       422       420       422       425
dram[16]:        464       448       431       436       424       431       441       430       430       429       422       424       422       429       444       434
dram[17]:        463       453       430       431       431       438       428       435       418       422       418       423       422       426       419       424
dram[18]:        464       449       430       434       420       427       429       436       429       430       422       422       423       426       438       436
dram[19]:        467       449       426       433       432       437       430       438       424       425       420       426       422       424       430       426
dram[20]:        463       452       431       436       429       421       433       425       427       427       422       423       427       425       422       443
dram[21]:        463       453       432       431       424       433       422       429       421       425       424       424       423       424       415       430
dram[22]:        462       451       431       434       422       426       427       435       421       432       421       421       424       427       433       434
dram[23]:        467       450       430       430       421       431       429       436       418       431       425       421       422       422       420       422
dram[24]:        462       452       434       442       428       431       425       427       425       428       425       427       424       427       430       428
dram[25]:        467       449       430       429       432       442       424       435       421       423       423       424       421       428       421       421
dram[26]:        464       449       434       442       425       427       421       427       424       430       420       424       424       427       434       431
dram[27]:        463       450       431       427       424       435       422       426       422       422       422       423       426       427       422       424
dram[28]:        466       450       434       437       428       431       425       432       424       434       421       426       423       429       434       431
dram[29]:        463       451       432       429       426       439       429       438       418       429       422       423       420       427       420       423
dram[30]:        461       452       429       440       421       430       429       431       421       428       424       427       426       429       429       433
dram[31]:        462       454       434       427       429       436       430       436       423       420       423       423       419       424       423       424
maximum mf latency per bank:
dram[0]:        419       408       408       402       366       368       367       359       360       361       392       377       376       380       368       374
dram[1]:        405       390       394       381       369       389       361       368       360       366       372       362       426       375       364       365
dram[2]:        411       400       413       400       377       383       365       373       370       385       383       382       370       394       382       374
dram[3]:        403       397       394       395       374       409       383       366       369       372       355       359       355       364       362       357
dram[4]:        414       390       405       401       365       407       388       391       373       386       393       391       356       373       388       382
dram[5]:        403       401       401       381       363       410       365       371       368       375       365       374       378       378       365       377
dram[6]:        409       390       433       387       384       387       374       394       361       377       380       386       374       369       378       378
dram[7]:        399       391       397       381       387       388       363       388       357       357       371       368       366       374       361       360
dram[8]:        409       396       406       394       382       379       373       373       362       380       379       394       355       378       372       376
dram[9]:        401       395       409       381       381       400       385       400       367       368       358       373       366       355       369       368
dram[10]:        405       403       405       396       383       393       373       364       372       384       381       404       367       363       370       380
dram[11]:        407       393       394       381       378       396       375       396       371       375       364       373       373       386       364       356
dram[12]:        414       410       411       397       364       389       363       362       378       423       373       391       373       385       393       383
dram[13]:        400       399       405       381       371       393       360       376       364       372       363       359       356       362       365       365
dram[14]:        410       398       415       389       372       391       360       366       379       368       383       385       358       367       378       380
dram[15]:        406       390       394       381       357       417       376       375       383       371       358       365       375       366       358       370
dram[16]:        415       397       401       394       380       368       406       381       364       387       390       408       363       377       370       394
dram[17]:        396       402       407       381       387       400       361       389       367       370       366       364       364       370       361       372
dram[18]:        414       392       386       393       356       363       373       371       374       383       381       386       371       374       373       405
dram[19]:        404       388       394       398       399       390       369       401       370       377       359       373       402       362       359       363
dram[20]:        414       403       406       398       392       363       381       363       372       396       376       367       406       369       391       394
dram[21]:        400       401       406       381       376       388       357       363       371       372       372       381       402       385       365       365
dram[22]:        407       404       397       400       357       375       358       388       365       383       371       368       389       367       396       382
dram[23]:        407       399       394       381       358       371       389       384       358       380       387       365       373       368       369       364
dram[24]:        407       402       411       397       374       388       372       375       369       376       393       371       387       374       391       369
dram[25]:        407       391       394       381       375       413       373       394       368       373       371       371       365       385       366       360
dram[26]:        420       396       403       400       383       400       362       364       395       381       364       392       370       366       388       376
dram[27]:        399       392       399       381       371       408       365       358       369       369       365       373       370       385       369       363
dram[28]:        420       397       415       400       373       396       370       379       374       379       373       381       364       376       382       376
dram[29]:        394       399       407       381       366       394       365       382       366       367       362       366       379       385       369       365
dram[30]:        407       394       381       389       371       376       368       390       366       371       397       397       372       373       379       391
dram[31]:        400       407       417       381       373       386       369       389       367       369       375       369       373       371       359       368
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15252 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3018 dram_eff=0.6468
bk0: 128a 17075i bk1: 128a 17072i bk2: 128a 17097i bk3: 128a 17079i bk4: 128a 17102i bk5: 128a 17067i bk6: 128a 17078i bk7: 128a 17078i bk8: 128a 17097i bk9: 128a 17091i bk10: 128a 17115i bk11: 128a 17091i bk12: 128a 17098i bk13: 128a 17091i bk14: 80a 17138i bk15: 80a 17130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633579
Bank_Level_Parallism_Col = 1.582042
Bank_Level_Parallism_Ready = 1.096824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.582042 

BW Util details:
bwutil = 0.113258 
total_CMD = 17235 
util_bw = 1952 
Wasted_Col = 577 
Wasted_Row = 50 
Idle = 14656 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15252 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113258 
Either_Row_CoL_Bus_Util = 0.115057 
Issued_on_Two_Bus_Simul_Util = 0.000986 
issued_two_Eff = 0.008573 
queue_avg = 0.855817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.855817
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15247 n_act=35 n_pre=19 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3091 dram_eff=0.6322
bk0: 128a 17069i bk1: 128a 17080i bk2: 128a 17110i bk3: 129a 17074i bk4: 128a 17084i bk5: 128a 17076i bk6: 128a 17089i bk7: 128a 17075i bk8: 128a 17107i bk9: 128a 17088i bk10: 128a 17107i bk11: 128a 17092i bk12: 129a 17028i bk13: 128a 17090i bk14: 80a 17125i bk15: 80a 17118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982088
Row_Buffer_Locality_read = 0.982088
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.619119
Bank_Level_Parallism_Col = 1.560435
Bank_Level_Parallism_Ready = 1.093654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560435 

BW Util details:
bwutil = 0.113374 
total_CMD = 17235 
util_bw = 1954 
Wasted_Col = 632 
Wasted_Row = 71 
Idle = 14578 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15247 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1954 
Row_Bus_Util =  0.003133 
CoL_Bus_Util = 0.113374 
Either_Row_CoL_Bus_Util = 0.115347 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.010060 
queue_avg = 0.938845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.938845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15253 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3058 dram_eff=0.6387
bk0: 129a 17053i bk1: 128a 17071i bk2: 128a 17094i bk3: 128a 17076i bk4: 128a 17107i bk5: 128a 17088i bk6: 128a 17085i bk7: 128a 17069i bk8: 128a 17088i bk9: 128a 17084i bk10: 128a 17111i bk11: 128a 17092i bk12: 128a 17099i bk13: 128a 17095i bk14: 80a 17131i bk15: 80a 17117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618957
Bank_Level_Parallism_Col = 1.575079
Bank_Level_Parallism_Ready = 1.074245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575079 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 600 
Wasted_Row = 74 
Idle = 14608 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15253 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.114999 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010595 
queue_avg = 0.980737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.980737
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15248 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3141 dram_eff=0.6221
bk0: 128a 17069i bk1: 129a 17052i bk2: 128a 17109i bk3: 128a 17064i bk4: 128a 17096i bk5: 128a 17086i bk6: 129a 17067i bk7: 128a 17093i bk8: 128a 17102i bk9: 128a 17084i bk10: 128a 17087i bk11: 128a 17086i bk12: 128a 17101i bk13: 128a 17091i bk14: 80a 17143i bk15: 80a 17128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588652
Bank_Level_Parallism_Col = 1.549574
Bank_Level_Parallism_Ready = 1.094166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.549574 

BW Util details:
bwutil = 0.113374 
total_CMD = 17235 
util_bw = 1954 
Wasted_Col = 641 
Wasted_Row = 84 
Idle = 14556 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15248 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003017 
CoL_Bus_Util = 0.113374 
Either_Row_CoL_Bus_Util = 0.115289 
Issued_on_Two_Bus_Simul_Util = 0.001102 
issued_two_Eff = 0.009562 
queue_avg = 0.854134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.854134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15254 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3123 dram_eff=0.6257
bk0: 130a 17019i bk1: 128a 17072i bk2: 128a 17113i bk3: 128a 17093i bk4: 128a 17091i bk5: 128a 17064i bk6: 128a 17083i bk7: 128a 17079i bk8: 128a 17092i bk9: 128a 17087i bk10: 128a 17113i bk11: 128a 17088i bk12: 128a 17114i bk13: 128a 17088i bk14: 80a 17142i bk15: 80a 17127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597368
Bank_Level_Parallism_Col = 1.547009
Bank_Level_Parallism_Ready = 1.085977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547009 

BW Util details:
bwutil = 0.113374 
total_CMD = 17235 
util_bw = 1954 
Wasted_Col = 632 
Wasted_Row = 74 
Idle = 14575 

BW Util Bottlenecks: 
RCDc_limit = 275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15254 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003017 
CoL_Bus_Util = 0.113374 
Either_Row_CoL_Bus_Util = 0.114941 
Issued_on_Two_Bus_Simul_Util = 0.001451 
issued_two_Eff = 0.012620 
queue_avg = 0.959965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.959965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15259 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3113 dram_eff=0.6274
bk0: 128a 17070i bk1: 128a 17079i bk2: 128a 17114i bk3: 128a 17090i bk4: 128a 17104i bk5: 128a 17081i bk6: 128a 17084i bk7: 129a 17056i bk8: 128a 17096i bk9: 128a 17082i bk10: 128a 17106i bk11: 128a 17089i bk12: 128a 17098i bk13: 128a 17079i bk14: 80a 17149i bk15: 80a 17121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581614
Bank_Level_Parallism_Col = 1.521839
Bank_Level_Parallism_Ready = 1.090118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521839 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 665 
Wasted_Row = 47 
Idle = 14570 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15259 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.114650 
Issued_on_Two_Bus_Simul_Util = 0.001567 
issued_two_Eff = 0.013664 
queue_avg = 0.896026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.896026
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15254 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3074 dram_eff=0.635
bk0: 128a 17075i bk1: 128a 17070i bk2: 128a 17104i bk3: 128a 17095i bk4: 128a 17118i bk5: 128a 17077i bk6: 128a 17086i bk7: 128a 17075i bk8: 128a 17093i bk9: 128a 17093i bk10: 128a 17108i bk11: 128a 17092i bk12: 128a 17091i bk13: 128a 17082i bk14: 80a 17130i bk15: 80a 17123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601831
Bank_Level_Parallism_Col = 1.555251
Bank_Level_Parallism_Ready = 1.092725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555251 

BW Util details:
bwutil = 0.113258 
total_CMD = 17235 
util_bw = 1952 
Wasted_Col = 611 
Wasted_Row = 59 
Idle = 14613 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15254 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113258 
Either_Row_CoL_Bus_Util = 0.114941 
Issued_on_Two_Bus_Simul_Util = 0.001102 
issued_two_Eff = 0.009591 
queue_avg = 0.937395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.937395
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15252 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3153 dram_eff=0.6197
bk0: 128a 17070i bk1: 128a 17083i bk2: 128a 17106i bk3: 128a 17100i bk4: 128a 17091i bk5: 128a 17084i bk6: 128a 17095i bk7: 129a 17057i bk8: 128a 17122i bk9: 128a 17090i bk10: 129a 17090i bk11: 128a 17082i bk12: 128a 17129i bk13: 128a 17102i bk14: 80a 17142i bk15: 80a 17125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552228
Bank_Level_Parallism_Col = 1.500193
Bank_Level_Parallism_Ready = 1.098260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500193 

BW Util details:
bwutil = 0.113374 
total_CMD = 17235 
util_bw = 1954 
Wasted_Col = 651 
Wasted_Row = 66 
Idle = 14564 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15252 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003017 
CoL_Bus_Util = 0.113374 
Either_Row_CoL_Bus_Util = 0.115057 
Issued_on_Two_Bus_Simul_Util = 0.001334 
issued_two_Eff = 0.011599 
queue_avg = 0.867711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.867711
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15255 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3104 dram_eff=0.6292
bk0: 128a 17076i bk1: 128a 17071i bk2: 128a 17114i bk3: 128a 17087i bk4: 128a 17099i bk5: 128a 17092i bk6: 128a 17082i bk7: 128a 17078i bk8: 128a 17087i bk9: 129a 17062i bk10: 128a 17103i bk11: 128a 17089i bk12: 128a 17102i bk13: 128a 17084i bk14: 80a 17136i bk15: 80a 17128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591183
Bank_Level_Parallism_Col = 1.540457
Bank_Level_Parallism_Ready = 1.075781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540457 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 639 
Wasted_Row = 62 
Idle = 14581 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15255 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.114883 
Issued_on_Two_Bus_Simul_Util = 0.001334 
issued_two_Eff = 0.011616 
queue_avg = 0.973252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.973252
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15255 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3092 dram_eff=0.6313
bk0: 128a 17069i bk1: 128a 17080i bk2: 128a 17108i bk3: 128a 17088i bk4: 128a 17100i bk5: 128a 17081i bk6: 128a 17092i bk7: 128a 17075i bk8: 128a 17096i bk9: 128a 17083i bk10: 128a 17096i bk11: 128a 17086i bk12: 128a 17104i bk13: 128a 17085i bk14: 80a 17141i bk15: 80a 17136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571804
Bank_Level_Parallism_Col = 1.517611
Bank_Level_Parallism_Ready = 1.089652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517611 

BW Util details:
bwutil = 0.113258 
total_CMD = 17235 
util_bw = 1952 
Wasted_Col = 669 
Wasted_Row = 46 
Idle = 14568 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15255 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113258 
Either_Row_CoL_Bus_Util = 0.114883 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.010101 
queue_avg = 0.887438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.887438
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15247 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3062 dram_eff=0.6378
bk0: 128a 17076i bk1: 128a 17070i bk2: 128a 17103i bk3: 128a 17097i bk4: 128a 17101i bk5: 128a 17085i bk6: 128a 17087i bk7: 128a 17082i bk8: 128a 17077i bk9: 128a 17088i bk10: 129a 17077i bk11: 128a 17086i bk12: 128a 17094i bk13: 128a 17087i bk14: 80a 17135i bk15: 80a 17123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625191
Bank_Level_Parallism_Col = 1.583531
Bank_Level_Parallism_Ready = 1.076293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583531 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 585 
Wasted_Row = 74 
Idle = 14623 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15247 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.115347 
Issued_on_Two_Bus_Simul_Util = 0.000870 
issued_two_Eff = 0.007545 
queue_avg = 0.964723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.964723
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15258 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3034 dram_eff=0.6434
bk0: 128a 17069i bk1: 128a 17080i bk2: 128a 17112i bk3: 128a 17096i bk4: 128a 17088i bk5: 128a 17066i bk6: 128a 17097i bk7: 128a 17073i bk8: 128a 17103i bk9: 128a 17083i bk10: 128a 17111i bk11: 128a 17090i bk12: 128a 17092i bk13: 128a 17079i bk14: 80a 17146i bk15: 80a 17140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590201
Bank_Level_Parallism_Col = 1.532533
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532533 

BW Util details:
bwutil = 0.113258 
total_CMD = 17235 
util_bw = 1952 
Wasted_Col = 638 
Wasted_Row = 43 
Idle = 14602 

BW Util Bottlenecks: 
RCDc_limit = 225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15258 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113258 
Either_Row_CoL_Bus_Util = 0.114708 
Issued_on_Two_Bus_Simul_Util = 0.001334 
issued_two_Eff = 0.011634 
queue_avg = 0.919466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.919466
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15248 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3137 dram_eff=0.6229
bk0: 129a 17052i bk1: 128a 17069i bk2: 128a 17097i bk3: 128a 17081i bk4: 128a 17094i bk5: 129a 17042i bk6: 128a 17090i bk7: 128a 17078i bk8: 128a 17110i bk9: 128a 17075i bk10: 128a 17114i bk11: 128a 17089i bk12: 128a 17097i bk13: 128a 17085i bk14: 80a 17132i bk15: 80a 17123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.577475
Bank_Level_Parallism_Col = 1.537815
Bank_Level_Parallism_Ready = 1.094166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537815 

BW Util details:
bwutil = 0.113374 
total_CMD = 17235 
util_bw = 1954 
Wasted_Col = 676 
Wasted_Row = 87 
Idle = 14518 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15248 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003017 
CoL_Bus_Util = 0.113374 
Either_Row_CoL_Bus_Util = 0.115289 
Issued_on_Two_Bus_Simul_Util = 0.001102 
issued_two_Eff = 0.009562 
queue_avg = 0.965013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.965013
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15254 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3108 dram_eff=0.6284
bk0: 128a 17070i bk1: 128a 17083i bk2: 128a 17120i bk3: 128a 17108i bk4: 128a 17085i bk5: 129a 17059i bk6: 128a 17103i bk7: 128a 17090i bk8: 128a 17098i bk9: 128a 17080i bk10: 128a 17110i bk11: 128a 17089i bk12: 128a 17092i bk13: 128a 17085i bk14: 80a 17136i bk15: 80a 17133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560793
Bank_Level_Parallism_Col = 1.514055
Bank_Level_Parallism_Ready = 1.075781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514055 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 654 
Wasted_Row = 66 
Idle = 14562 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15254 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.114941 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011106 
queue_avg = 0.883435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.883435
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15253 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3054 dram_eff=0.6392
bk0: 128a 17074i bk1: 128a 17072i bk2: 128a 17093i bk3: 128a 17087i bk4: 128a 17107i bk5: 128a 17091i bk6: 128a 17090i bk7: 128a 17080i bk8: 128a 17098i bk9: 128a 17097i bk10: 128a 17105i bk11: 128a 17092i bk12: 128a 17099i bk13: 128a 17083i bk14: 80a 17140i bk15: 80a 17129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600844
Bank_Level_Parallism_Col = 1.555162
Bank_Level_Parallism_Ready = 1.081455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555162 

BW Util details:
bwutil = 0.113258 
total_CMD = 17235 
util_bw = 1952 
Wasted_Col = 596 
Wasted_Row = 60 
Idle = 14627 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15253 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113258 
Either_Row_CoL_Bus_Util = 0.114999 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.009082 
queue_avg = 0.894807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.894807
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15256 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3097 dram_eff=0.6306
bk0: 128a 17069i bk1: 128a 17081i bk2: 128a 17106i bk3: 128a 17089i bk4: 128a 17098i bk5: 129a 17061i bk6: 128a 17085i bk7: 128a 17084i bk8: 128a 17105i bk9: 128a 17082i bk10: 128a 17101i bk11: 128a 17084i bk12: 128a 17096i bk13: 128a 17101i bk14: 80a 17144i bk15: 80a 17139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579781
Bank_Level_Parallism_Col = 1.531032
Bank_Level_Parallism_Ready = 1.081925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531032 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 633 
Wasted_Row = 65 
Idle = 14584 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15256 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.114824 
Issued_on_Two_Bus_Simul_Util = 0.001393 
issued_two_Eff = 0.012127 
queue_avg = 0.885117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.885117
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15253 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=2998 dram_eff=0.6521
bk0: 128a 17075i bk1: 128a 17073i bk2: 128a 17097i bk3: 128a 17079i bk4: 128a 17087i bk5: 128a 17062i bk6: 128a 17077i bk7: 128a 17068i bk8: 128a 17090i bk9: 128a 17083i bk10: 128a 17110i bk11: 128a 17089i bk12: 128a 17089i bk13: 128a 17083i bk14: 83a 17106i bk15: 80a 17122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640121
Bank_Level_Parallism_Col = 1.590874
Bank_Level_Parallism_Ready = 1.089003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585803 

BW Util details:
bwutil = 0.113432 
total_CMD = 17235 
util_bw = 1955 
Wasted_Col = 618 
Wasted_Row = 64 
Idle = 14598 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15253 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113432 
Either_Row_CoL_Bus_Util = 0.114999 
Issued_on_Two_Bus_Simul_Util = 0.001334 
issued_two_Eff = 0.011604 
queue_avg = 0.981781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.981781
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15250 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3075 dram_eff=0.6351
bk0: 128a 17070i bk1: 128a 17081i bk2: 128a 17125i bk3: 128a 17103i bk4: 128a 17107i bk5: 128a 17076i bk6: 128a 17087i bk7: 128a 17081i bk8: 128a 17109i bk9: 128a 17097i bk10: 129a 17089i bk11: 128a 17093i bk12: 128a 17091i bk13: 128a 17072i bk14: 80a 17144i bk15: 80a 17130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566692
Bank_Level_Parallism_Col = 1.516054
Bank_Level_Parallism_Ready = 1.089094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516054 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 643 
Wasted_Row = 58 
Idle = 14581 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15250 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.115173 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.009068 
queue_avg = 0.849086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.849086
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15243 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1138
n_activity=3136 dram_eff=0.6256
bk0: 128a 17075i bk1: 128a 17072i bk2: 128a 17079i bk3: 128a 17079i bk4: 128a 17108i bk5: 128a 17087i bk6: 128a 17096i bk7: 128a 17078i bk8: 129a 17077i bk9: 128a 17080i bk10: 128a 17107i bk11: 129a 17067i bk12: 128a 17096i bk13: 128a 17091i bk14: 88a 17126i bk15: 80a 17127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579978
Bank_Level_Parallism_Col = 1.532012
Bank_Level_Parallism_Ready = 1.082059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532012 

BW Util details:
bwutil = 0.113838 
total_CMD = 17235 
util_bw = 1962 
Wasted_Col = 673 
Wasted_Row = 72 
Idle = 14528 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15243 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.003017 
CoL_Bus_Util = 0.113838 
Either_Row_CoL_Bus_Util = 0.115579 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011044 
queue_avg = 0.905367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.905367
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15241 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1138
n_activity=3108 dram_eff=0.6313
bk0: 128a 17065i bk1: 128a 17079i bk2: 128a 17105i bk3: 128a 17084i bk4: 129a 17077i bk5: 128a 17081i bk6: 129a 17072i bk7: 128a 17088i bk8: 128a 17099i bk9: 128a 17085i bk10: 128a 17112i bk11: 128a 17087i bk12: 128a 17103i bk13: 128a 17070i bk14: 88a 17129i bk15: 80a 17128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584077
Bank_Level_Parallism_Col = 1.532184
Bank_Level_Parallism_Ready = 1.107543
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532184 

BW Util details:
bwutil = 0.113838 
total_CMD = 17235 
util_bw = 1962 
Wasted_Col = 661 
Wasted_Row = 65 
Idle = 14547 

BW Util Bottlenecks: 
RCDc_limit = 258 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15241 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.003017 
CoL_Bus_Util = 0.113838 
Either_Row_CoL_Bus_Util = 0.115695 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.010030 
queue_avg = 0.899855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.899855
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15249 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1137
n_activity=3003 dram_eff=0.6527
bk0: 128a 17077i bk1: 128a 17069i bk2: 128a 17107i bk3: 128a 17090i bk4: 128a 17089i bk5: 128a 17085i bk6: 128a 17079i bk7: 128a 17075i bk8: 128a 17084i bk9: 128a 17073i bk10: 128a 17110i bk11: 128a 17084i bk12: 128a 17085i bk13: 128a 17081i bk14: 88a 17120i bk15: 80a 17112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631259
Bank_Level_Parallism_Col = 1.584502
Bank_Level_Parallism_Ready = 1.085204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.584502 

BW Util details:
bwutil = 0.113722 
total_CMD = 17235 
util_bw = 1960 
Wasted_Col = 619 
Wasted_Row = 57 
Idle = 14599 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15249 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113722 
Either_Row_CoL_Bus_Util = 0.115231 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011078 
queue_avg = 0.956368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.956368
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15248 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1137
n_activity=3031 dram_eff=0.6467
bk0: 128a 17070i bk1: 128a 17079i bk2: 128a 17105i bk3: 128a 17093i bk4: 128a 17099i bk5: 128a 17088i bk6: 128a 17091i bk7: 128a 17086i bk8: 128a 17109i bk9: 128a 17091i bk10: 128a 17096i bk11: 128a 17094i bk12: 128a 17110i bk13: 128a 17083i bk14: 88a 17129i bk15: 80a 17121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614849
Bank_Level_Parallism_Col = 1.556388
Bank_Level_Parallism_Ready = 1.081633
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556388 

BW Util details:
bwutil = 0.113722 
total_CMD = 17235 
util_bw = 1960 
Wasted_Col = 584 
Wasted_Row = 42 
Idle = 14649 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15248 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113722 
Either_Row_CoL_Bus_Util = 0.115289 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010569 
queue_avg = 0.843168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.843168
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15254 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3020 dram_eff=0.647
bk0: 128a 17077i bk1: 128a 17069i bk2: 128a 17092i bk3: 128a 17082i bk4: 128a 17104i bk5: 128a 17098i bk6: 128a 17090i bk7: 128a 17073i bk8: 128a 17099i bk9: 128a 17087i bk10: 128a 17118i bk11: 128a 17099i bk12: 128a 17100i bk13: 128a 17092i bk14: 82a 17132i bk15: 80a 17128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599847
Bank_Level_Parallism_Col = 1.548096
Bank_Level_Parallism_Ready = 1.074718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548096 

BW Util details:
bwutil = 0.113374 
total_CMD = 17235 
util_bw = 1954 
Wasted_Col = 600 
Wasted_Row = 55 
Idle = 14626 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15254 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113374 
Either_Row_CoL_Bus_Util = 0.114941 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010601 
queue_avg = 0.873513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.873513
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15256 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3015 dram_eff=0.6474
bk0: 128a 17068i bk1: 128a 17080i bk2: 128a 17102i bk3: 128a 17080i bk4: 128a 17098i bk5: 128a 17081i bk6: 128a 17088i bk7: 128a 17086i bk8: 128a 17111i bk9: 128a 17082i bk10: 128a 17097i bk11: 128a 17095i bk12: 128a 17097i bk13: 128a 17095i bk14: 80a 17145i bk15: 80a 17126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608696
Bank_Level_Parallism_Col = 1.554463
Bank_Level_Parallism_Ready = 1.097848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554463 

BW Util details:
bwutil = 0.113258 
total_CMD = 17235 
util_bw = 1952 
Wasted_Col = 601 
Wasted_Row = 46 
Idle = 14636 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15256 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113258 
Either_Row_CoL_Bus_Util = 0.114824 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010611 
queue_avg = 0.904903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.904903
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15250 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3004 dram_eff=0.6498
bk0: 128a 17076i bk1: 128a 17070i bk2: 128a 17100i bk3: 128a 17075i bk4: 128a 17098i bk5: 128a 17089i bk6: 128a 17104i bk7: 128a 17078i bk8: 128a 17094i bk9: 128a 17093i bk10: 128a 17115i bk11: 128a 17085i bk12: 128a 17106i bk13: 128a 17093i bk14: 80a 17135i bk15: 80a 17128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626901
Bank_Level_Parallism_Col = 1.579728
Bank_Level_Parallism_Ready = 1.087090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.579728 

BW Util details:
bwutil = 0.113258 
total_CMD = 17235 
util_bw = 1952 
Wasted_Col = 556 
Wasted_Row = 57 
Idle = 14670 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15250 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002785 
CoL_Bus_Util = 0.113258 
Either_Row_CoL_Bus_Util = 0.115173 
Issued_on_Two_Bus_Simul_Util = 0.000870 
issued_two_Eff = 0.007557 
queue_avg = 0.952887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.952887
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15253 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3112 dram_eff=0.6279
bk0: 129a 17044i bk1: 128a 17080i bk2: 129a 17081i bk3: 128a 17079i bk4: 128a 17090i bk5: 128a 17074i bk6: 128a 17102i bk7: 128a 17099i bk8: 128a 17106i bk9: 128a 17088i bk10: 128a 17115i bk11: 128a 17080i bk12: 128a 17101i bk13: 128a 17089i bk14: 80a 17132i bk15: 80a 17127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601136
Bank_Level_Parallism_Col = 1.546942
Bank_Level_Parallism_Ready = 1.092631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545773 

BW Util details:
bwutil = 0.113374 
total_CMD = 17235 
util_bw = 1954 
Wasted_Col = 621 
Wasted_Row = 65 
Idle = 14595 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15253 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003017 
CoL_Bus_Util = 0.113374 
Either_Row_CoL_Bus_Util = 0.114999 
Issued_on_Two_Bus_Simul_Util = 0.001393 
issued_two_Eff = 0.012109 
queue_avg = 0.917610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.91761
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15248 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3118 dram_eff=0.627
bk0: 129a 17050i bk1: 128a 17070i bk2: 128a 17091i bk3: 128a 17081i bk4: 130a 17072i bk5: 128a 17076i bk6: 128a 17101i bk7: 128a 17082i bk8: 128a 17105i bk9: 128a 17092i bk10: 128a 17123i bk11: 128a 17107i bk12: 128a 17112i bk13: 128a 17090i bk14: 80a 17134i bk15: 80a 17125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616301
Bank_Level_Parallism_Col = 1.569439
Bank_Level_Parallism_Ready = 1.076215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.569439 

BW Util details:
bwutil = 0.113432 
total_CMD = 17235 
util_bw = 1955 
Wasted_Col = 566 
Wasted_Row = 80 
Idle = 14634 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15248 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.003017 
CoL_Bus_Util = 0.113432 
Either_Row_CoL_Bus_Util = 0.115289 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.010065 
queue_avg = 0.904555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.904555
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15253 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3105 dram_eff=0.629
bk0: 128a 17070i bk1: 128a 17079i bk2: 128a 17106i bk3: 128a 17085i bk4: 128a 17098i bk5: 128a 17070i bk6: 128a 17097i bk7: 129a 17064i bk8: 128a 17106i bk9: 128a 17087i bk10: 128a 17106i bk11: 128a 17083i bk12: 128a 17096i bk13: 128a 17073i bk14: 80a 17143i bk15: 80a 17132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578002
Bank_Level_Parallism_Col = 1.521656
Bank_Level_Parallism_Ready = 1.094726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521656 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 669 
Wasted_Row = 51 
Idle = 14562 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 520 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15253 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.114999 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010595 
queue_avg = 0.851001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.851001
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15254 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3055 dram_eff=0.6393
bk0: 128a 17074i bk1: 128a 17071i bk2: 128a 17094i bk3: 129a 17056i bk4: 128a 17095i bk5: 128a 17064i bk6: 128a 17093i bk7: 128a 17087i bk8: 128a 17094i bk9: 128a 17080i bk10: 128a 17112i bk11: 128a 17087i bk12: 128a 17087i bk13: 128a 17071i bk14: 80a 17136i bk15: 80a 17137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618092
Bank_Level_Parallism_Col = 1.572153
Bank_Level_Parallism_Ready = 1.092678
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.572153 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 620 
Wasted_Row = 69 
Idle = 14593 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15254 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.114941 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011106 
queue_avg = 0.978184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.978184
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15255 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3114 dram_eff=0.6272
bk0: 128a 17070i bk1: 128a 17081i bk2: 128a 17097i bk3: 128a 17100i bk4: 128a 17116i bk5: 128a 17070i bk6: 128a 17100i bk7: 128a 17103i bk8: 128a 17113i bk9: 128a 17082i bk10: 128a 17102i bk11: 128a 17085i bk12: 128a 17106i bk13: 129a 17048i bk14: 80a 17153i bk15: 80a 17131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539259
Bank_Level_Parallism_Col = 1.492190
Bank_Level_Parallism_Ready = 1.104455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492190 

BW Util details:
bwutil = 0.113316 
total_CMD = 17235 
util_bw = 1953 
Wasted_Col = 682 
Wasted_Row = 65 
Idle = 14535 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15255 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113316 
Either_Row_CoL_Bus_Util = 0.114883 
Issued_on_Two_Bus_Simul_Util = 0.001334 
issued_two_Eff = 0.011616 
queue_avg = 0.882681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.882681
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15250 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3125 dram_eff=0.6253
bk0: 128a 17076i bk1: 128a 17068i bk2: 129a 17072i bk3: 128a 17070i bk4: 128a 17105i bk5: 128a 17081i bk6: 128a 17088i bk7: 128a 17075i bk8: 128a 17115i bk9: 128a 17092i bk10: 128a 17103i bk11: 128a 17088i bk12: 128a 17093i bk13: 129a 17061i bk14: 80a 17135i bk15: 80a 17124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606323
Bank_Level_Parallism_Col = 1.560871
Bank_Level_Parallism_Ready = 1.094166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560871 

BW Util details:
bwutil = 0.113374 
total_CMD = 17235 
util_bw = 1954 
Wasted_Col = 631 
Wasted_Row = 72 
Idle = 14578 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15250 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003017 
CoL_Bus_Util = 0.113374 
Either_Row_CoL_Bus_Util = 0.115173 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010579 
queue_avg = 0.910705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.910705
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17235 n_nop=15253 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3114 dram_eff=0.6275
bk0: 130a 17045i bk1: 128a 17080i bk2: 128a 17097i bk3: 128a 17101i bk4: 128a 17102i bk5: 128a 17076i bk6: 128a 17090i bk7: 128a 17083i bk8: 128a 17097i bk9: 128a 17090i bk10: 128a 17113i bk11: 128a 17088i bk12: 128a 17113i bk13: 128a 17093i bk14: 80a 17132i bk15: 80a 17126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599694
Bank_Level_Parallism_Col = 1.548627
Bank_Level_Parallism_Ready = 1.090072
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548627 

BW Util details:
bwutil = 0.113374 
total_CMD = 17235 
util_bw = 1954 
Wasted_Col = 606 
Wasted_Row = 58 
Idle = 14617 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17235 
n_nop = 15253 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.002901 
CoL_Bus_Util = 0.113374 
Either_Row_CoL_Bus_Util = 0.114999 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011100 
queue_avg = 0.918480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.91848

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1467, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1468, Miss = 978, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1468, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1481, Miss = 985, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1483, Miss = 986, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1467, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 93792
L2_total_cache_misses = 62534
L2_total_cache_miss_rate = 0.6667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93792
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=93792
icnt_total_pkts_simt_to_mem=93792
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93792
Req_Network_cycles = 29341
Req_Network_injected_packets_per_cycle =       3.1966 
Req_Network_conflicts_per_cycle =       0.4386
Req_Network_conflicts_per_cycle_util =       1.8617
Req_Bank_Level_Parallism =      13.5694
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0092
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0499

Reply_Network_injected_packets_num = 93792
Reply_Network_cycles = 29341
Reply_Network_injected_packets_per_cycle =        3.1966
Reply_Network_conflicts_per_cycle =        0.1878
Reply_Network_conflicts_per_cycle_util =       0.8251
Reply_Bank_Level_Parallism =      14.0449
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0400
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 738305 (inst/sec)
gpgpu_simulation_rate = 698 (cycle/sec)
gpgpu_silicon_slowdown = 2073065x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 7442
gpu_sim_insn = 11003024
gpu_ipc =    1478.5037
gpu_tot_sim_cycle = 36783
gpu_tot_sim_insn = 42011860
gpu_tot_ipc =    1142.1543
gpu_tot_issued_cta = 7816
gpu_occupancy = 83.0813% 
gpu_tot_occupancy = 84.2624% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1991
partiton_level_parallism_total  =       3.3995
partiton_level_parallism_util =      14.6165
partiton_level_parallism_util_total  =      13.8168
L2_BW  =     194.4370 GB/Sec
L2_BW_total  =     157.4082 GB/Sec
gpu_total_sim_rate=777997

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1516, Miss = 1502, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1592, Miss = 1589, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1606, Miss = 1574, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1588, Miss = 1587, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1570, Miss = 1570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1586, Miss = 1586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1558, Miss = 1528, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1588, Miss = 1587, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1588, Miss = 1587, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1592, Miss = 1589, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1524, Miss = 1523, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1544, Miss = 1541, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1586, Miss = 1586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1578, Miss = 1576, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1619, Miss = 1573, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 125307
	L1D_total_cache_misses = 125160
	L1D_total_cache_miss_rate = 0.9988
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158

Total_core_cache_fail_stats:
ctas_completed 7816, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
338, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 312, 312, 312, 312, 312, 312, 312, 312, 327, 312, 312, 312, 312, 312, 312, 312, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 
gpgpu_n_tot_thrd_icount = 42011860
gpgpu_n_tot_w_icount = 1564039
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125042
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4000149
gpgpu_n_store_insn = 166
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1166715	W0_Idle:50400	W0_Scoreboard:1029008	W1:1079	W2:30	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2	W31:27	W32:1312807
single_issue_nums: WS0:391424	WS1:391086	WS2:390772	WS3:390757	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1000336 {8:125042,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5001680 {40:125042,}
maxmflatency = 433 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 266 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4407 	14846 	9222 	10282 	13191 	10303 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62508 	62534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	125036 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	124938 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        56        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5535      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      6854      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      5351      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.250000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 62534/1057 = 59.161777
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[1]:       128       128       128       129       128       128       128       128       128       128       128       128       129       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[3]:       128       129       128       128       128       128       129       128       128       128       128       128       128       128        80        80 
dram[4]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[5]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[7]:       128       128       128       128       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       128       128       128       128       128       128       128       128       129       128       128       128       128        80        80 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[10]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[13]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[15]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        83        80 
dram[17]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[18]:       128       128       128       128       128       128       128       128       129       128       128       129       128       128        88        80 
dram[19]:       128       128       128       128       129       128       129       128       128       128       128       128       128       128        88        80 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[25]:       129       128       129       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[26]:       129       128       128       128       130       128       128       128       128       128       128       128       128       128        80        80 
dram[27]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[28]:       128       128       128       129       128       128       128       128       128       128       128       128       128       128        80        80 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[30]:       128       128       129       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[31]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
total dram reads = 62534
bank skew: 130/80 = 1.62
chip skew: 1962/1952 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        560       543       527       532       517       519       523       517       518       518       517       517       515       518       521       525
dram[1]:        560       542       526       520       520       530       524       521       513       517       515       518       525       518       521       518
dram[2]:        556       545       525       531       519       523       516       528       522       525       517       517       516       522       529       528
dram[3]:        558       545       525       528       520       535       523       520       515       516       517       517       513       515       514       523
dram[4]:        557       542       525       533       518       527       529       529       522       526       516       517       512       518       522       529
dram[5]:        558       545       527       523       519       531       521       516       513       519       514       520       516       517       512       536
dram[6]:        557       544       529       531       519       527       524       528       517       519       516       521       518       521       520       528
dram[7]:        558       544       529       524       526       528       519       529       512       522       511       515       511       514       516       518
dram[8]:        555       545       525       532       520       524       524       525       522       523       516       520       513       524       523       527
dram[9]:        558       544       527       520       522       537       526       530       517       521       513       516       513       514       522       520
dram[10]:        555       545       524       532       522       529       525       525       525       522       518       522       517       518       520       530
dram[11]:        561       543       527       523       522       532       519       535       514       518       514       521       515       521       517       517
dram[12]:        554       546       524       531       519       520       521       522       519       534       515       521       519       525       528       525
dram[13]:        557       545       527       527       523       529       517       530       513       520       513       516       513       516       517       518
dram[14]:        558       543       527       529       520       524       517       523       526       520       517       518       514       518       523       531
dram[15]:        560       542       526       525       518       539       523       519       517       519       515       522       515       514       515       519
dram[16]:        558       542       524       530       518       524       534       523       523       523       515       517       516       523       534       528
dram[17]:        557       547       523       525       524       532       521       529       512       516       511       517       515       520       513       517
dram[18]:        558       543       524       528       513       520       522       529       522       524       515       515       516       520       523       529
dram[19]:        560       543       519       526       525       530       523       531       518       518       514       520       516       518       515       520
dram[20]:        557       545       525       529       523       515       526       519       521       521       516       517       521       519       524       537
dram[21]:        557       546       526       525       517       526       515       522       515       519       517       518       517       517       518       523
dram[22]:        556       545       524       527       516       519       520       528       514       525       514       515       518       520       528       528
dram[23]:        561       544       524       523       515       525       522       529       511       524       518       515       515       516       514       516
dram[24]:        556       546       528       535       522       525       519       520       519       522       518       521       518       520       523       521
dram[25]:        560       543       523       522       525       536       518       529       514       517       516       518       515       522       515       514
dram[26]:        557       543       528       535       517       521       515       521       518       524       513       517       518       520       528       525
dram[27]:        557       544       524       520       518       529       516       518       515       515       516       517       520       521       516       517
dram[28]:        560       544       528       530       522       524       518       526       517       528       515       520       517       523       528       524
dram[29]:        557       545       526       523       519       532       523       532       511       523       515       517       513       519       514       517
dram[30]:        555       545       522       533       515       524       522       524       515       521       518       520       519       522       523       527
dram[31]:        554       548       528       520       523       530       523       529       517       514       516       517       512       517       516       518
maximum mf latency per bank:
dram[0]:        419       408       408       402       366       368       367       359       360       361       392       377       376       380       368       374
dram[1]:        405       390       394       381       369       389       361       368       360       366       372       362       426       375       364       365
dram[2]:        411       400       413       400       377       383       365       373       370       385       383       382       370       394       382       374
dram[3]:        403       397       394       395       374       409       383       366       369       372       355       359       355       364       362       357
dram[4]:        414       390       405       401       365       407       388       391       373       386       393       391       356       373       388       382
dram[5]:        403       401       401       381       363       410       365       371       368       375       365       374       378       378       365       377
dram[6]:        409       390       433       387       384       387       374       394       361       377       380       386       374       369       378       378
dram[7]:        399       391       397       381       387       388       363       388       357       357       371       368       366       374       361       360
dram[8]:        409       396       406       394       382       379       373       373       362       380       379       394       355       378       372       376
dram[9]:        401       395       409       381       381       400       385       400       367       368       358       373       366       355       369       368
dram[10]:        405       403       405       396       383       393       373       364       372       384       381       404       367       363       370       380
dram[11]:        407       393       394       381       378       396       375       396       371       375       364       373       373       386       364       356
dram[12]:        414       410       411       397       364       389       363       362       378       423       373       391       373       385       393       383
dram[13]:        400       399       405       381       371       393       360       376       364       372       363       359       356       362       365       365
dram[14]:        410       398       415       389       372       391       360       366       379       368       383       385       358       367       378       380
dram[15]:        406       390       394       381       357       417       376       375       383       371       358       365       375       366       358       370
dram[16]:        415       397       401       394       380       368       406       381       364       387       390       408       363       377       370       394
dram[17]:        396       402       407       381       387       400       361       389       367       370       366       364       364       370       361       372
dram[18]:        414       392       386       393       356       363       373       371       374       383       381       386       371       374       373       405
dram[19]:        404       388       394       398       399       390       369       401       370       377       359       373       402       362       359       363
dram[20]:        414       403       406       398       392       363       381       363       372       396       376       367       406       369       391       394
dram[21]:        400       401       406       381       376       388       357       363       371       372       372       381       402       385       365       365
dram[22]:        407       404       397       400       357       375       358       388       365       383       371       368       389       367       396       382
dram[23]:        407       399       394       381       358       371       389       384       358       380       387       365       373       368       369       364
dram[24]:        407       402       411       397       374       388       372       375       369       376       393       371       387       374       391       369
dram[25]:        407       391       394       381       375       413       373       394       368       373       371       371       365       385       366       360
dram[26]:        420       396       403       400       383       400       362       364       395       381       364       392       370       366       388       376
dram[27]:        399       392       399       381       371       408       365       358       369       369       365       373       370       385       369       363
dram[28]:        420       397       415       400       373       396       370       379       374       379       373       381       364       376       382       376
dram[29]:        394       399       407       381       366       394       365       382       366       367       362       366       379       385       369       365
dram[30]:        407       394       381       389       371       376       368       390       366       371       397       397       372       373       379       391
dram[31]:        400       407       417       381       373       386       369       389       367       369       375       369       373       371       359       368
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19624 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3018 dram_eff=0.6468
bk0: 128a 21447i bk1: 128a 21444i bk2: 128a 21469i bk3: 128a 21451i bk4: 128a 21474i bk5: 128a 21439i bk6: 128a 21450i bk7: 128a 21450i bk8: 128a 21469i bk9: 128a 21463i bk10: 128a 21487i bk11: 128a 21463i bk12: 128a 21470i bk13: 128a 21463i bk14: 80a 21510i bk15: 80a 21502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633579
Bank_Level_Parallism_Col = 1.582042
Bank_Level_Parallism_Ready = 1.096824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.582042 

BW Util details:
bwutil = 0.090341 
total_CMD = 21607 
util_bw = 1952 
Wasted_Col = 577 
Wasted_Row = 50 
Idle = 19028 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19624 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090341 
Either_Row_CoL_Bus_Util = 0.091776 
Issued_on_Two_Bus_Simul_Util = 0.000787 
issued_two_Eff = 0.008573 
queue_avg = 0.682649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.682649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19619 n_act=35 n_pre=19 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3091 dram_eff=0.6322
bk0: 128a 21441i bk1: 128a 21452i bk2: 128a 21482i bk3: 129a 21446i bk4: 128a 21456i bk5: 128a 21448i bk6: 128a 21461i bk7: 128a 21447i bk8: 128a 21479i bk9: 128a 21460i bk10: 128a 21479i bk11: 128a 21464i bk12: 129a 21400i bk13: 128a 21462i bk14: 80a 21497i bk15: 80a 21490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982088
Row_Buffer_Locality_read = 0.982088
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.619119
Bank_Level_Parallism_Col = 1.560435
Bank_Level_Parallism_Ready = 1.093654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560435 

BW Util details:
bwutil = 0.090434 
total_CMD = 21607 
util_bw = 1954 
Wasted_Col = 632 
Wasted_Row = 71 
Idle = 18950 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19619 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1954 
Row_Bus_Util =  0.002499 
CoL_Bus_Util = 0.090434 
Either_Row_CoL_Bus_Util = 0.092007 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.010060 
queue_avg = 0.748878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.748878
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19625 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3058 dram_eff=0.6387
bk0: 129a 21425i bk1: 128a 21443i bk2: 128a 21466i bk3: 128a 21448i bk4: 128a 21479i bk5: 128a 21460i bk6: 128a 21457i bk7: 128a 21441i bk8: 128a 21460i bk9: 128a 21456i bk10: 128a 21483i bk11: 128a 21464i bk12: 128a 21471i bk13: 128a 21467i bk14: 80a 21503i bk15: 80a 21489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618957
Bank_Level_Parallism_Col = 1.575079
Bank_Level_Parallism_Ready = 1.074245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575079 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 600 
Wasted_Row = 74 
Idle = 18980 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19625 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.091730 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010595 
queue_avg = 0.782293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.782293
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19620 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3141 dram_eff=0.6221
bk0: 128a 21441i bk1: 129a 21424i bk2: 128a 21481i bk3: 128a 21436i bk4: 128a 21468i bk5: 128a 21458i bk6: 129a 21439i bk7: 128a 21465i bk8: 128a 21474i bk9: 128a 21456i bk10: 128a 21459i bk11: 128a 21458i bk12: 128a 21473i bk13: 128a 21463i bk14: 80a 21515i bk15: 80a 21500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588652
Bank_Level_Parallism_Col = 1.549574
Bank_Level_Parallism_Ready = 1.094166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.549574 

BW Util details:
bwutil = 0.090434 
total_CMD = 21607 
util_bw = 1954 
Wasted_Col = 641 
Wasted_Row = 84 
Idle = 18928 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19620 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.090434 
Either_Row_CoL_Bus_Util = 0.091961 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.009562 
queue_avg = 0.681307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.681307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19626 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3123 dram_eff=0.6257
bk0: 130a 21391i bk1: 128a 21444i bk2: 128a 21485i bk3: 128a 21465i bk4: 128a 21463i bk5: 128a 21436i bk6: 128a 21455i bk7: 128a 21451i bk8: 128a 21464i bk9: 128a 21459i bk10: 128a 21485i bk11: 128a 21460i bk12: 128a 21486i bk13: 128a 21460i bk14: 80a 21514i bk15: 80a 21499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597368
Bank_Level_Parallism_Col = 1.547009
Bank_Level_Parallism_Ready = 1.085977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547009 

BW Util details:
bwutil = 0.090434 
total_CMD = 21607 
util_bw = 1954 
Wasted_Col = 632 
Wasted_Row = 74 
Idle = 18947 

BW Util Bottlenecks: 
RCDc_limit = 275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19626 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.090434 
Either_Row_CoL_Bus_Util = 0.091683 
Issued_on_Two_Bus_Simul_Util = 0.001157 
issued_two_Eff = 0.012620 
queue_avg = 0.765724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.765724
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19631 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3113 dram_eff=0.6274
bk0: 128a 21442i bk1: 128a 21451i bk2: 128a 21486i bk3: 128a 21462i bk4: 128a 21476i bk5: 128a 21453i bk6: 128a 21456i bk7: 129a 21428i bk8: 128a 21468i bk9: 128a 21454i bk10: 128a 21478i bk11: 128a 21461i bk12: 128a 21470i bk13: 128a 21451i bk14: 80a 21521i bk15: 80a 21493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581614
Bank_Level_Parallism_Col = 1.521839
Bank_Level_Parallism_Ready = 1.090118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521839 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 665 
Wasted_Row = 47 
Idle = 18942 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19631 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.091452 
Issued_on_Two_Bus_Simul_Util = 0.001250 
issued_two_Eff = 0.013664 
queue_avg = 0.714722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.714722
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19626 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3074 dram_eff=0.635
bk0: 128a 21447i bk1: 128a 21442i bk2: 128a 21476i bk3: 128a 21467i bk4: 128a 21490i bk5: 128a 21449i bk6: 128a 21458i bk7: 128a 21447i bk8: 128a 21465i bk9: 128a 21465i bk10: 128a 21480i bk11: 128a 21464i bk12: 128a 21463i bk13: 128a 21454i bk14: 80a 21502i bk15: 80a 21495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601831
Bank_Level_Parallism_Col = 1.555251
Bank_Level_Parallism_Ready = 1.092725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555251 

BW Util details:
bwutil = 0.090341 
total_CMD = 21607 
util_bw = 1952 
Wasted_Col = 611 
Wasted_Row = 59 
Idle = 18985 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19626 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090341 
Either_Row_CoL_Bus_Util = 0.091683 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.009591 
queue_avg = 0.747721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.747721
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19624 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3153 dram_eff=0.6197
bk0: 128a 21442i bk1: 128a 21455i bk2: 128a 21478i bk3: 128a 21472i bk4: 128a 21463i bk5: 128a 21456i bk6: 128a 21467i bk7: 129a 21429i bk8: 128a 21494i bk9: 128a 21462i bk10: 129a 21462i bk11: 128a 21454i bk12: 128a 21501i bk13: 128a 21474i bk14: 80a 21514i bk15: 80a 21497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552228
Bank_Level_Parallism_Col = 1.500193
Bank_Level_Parallism_Ready = 1.098260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500193 

BW Util details:
bwutil = 0.090434 
total_CMD = 21607 
util_bw = 1954 
Wasted_Col = 651 
Wasted_Row = 66 
Idle = 18936 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19624 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.090434 
Either_Row_CoL_Bus_Util = 0.091776 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011599 
queue_avg = 0.692137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.692137
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19627 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3104 dram_eff=0.6292
bk0: 128a 21448i bk1: 128a 21443i bk2: 128a 21486i bk3: 128a 21459i bk4: 128a 21471i bk5: 128a 21464i bk6: 128a 21454i bk7: 128a 21450i bk8: 128a 21459i bk9: 129a 21434i bk10: 128a 21475i bk11: 128a 21461i bk12: 128a 21474i bk13: 128a 21456i bk14: 80a 21508i bk15: 80a 21500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591183
Bank_Level_Parallism_Col = 1.540457
Bank_Level_Parallism_Ready = 1.075781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540457 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 639 
Wasted_Row = 62 
Idle = 18953 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19627 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.091637 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011616 
queue_avg = 0.776322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.776322
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19627 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3092 dram_eff=0.6313
bk0: 128a 21441i bk1: 128a 21452i bk2: 128a 21480i bk3: 128a 21460i bk4: 128a 21472i bk5: 128a 21453i bk6: 128a 21464i bk7: 128a 21447i bk8: 128a 21468i bk9: 128a 21455i bk10: 128a 21468i bk11: 128a 21458i bk12: 128a 21476i bk13: 128a 21457i bk14: 80a 21513i bk15: 80a 21508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571804
Bank_Level_Parallism_Col = 1.517611
Bank_Level_Parallism_Ready = 1.089652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517611 

BW Util details:
bwutil = 0.090341 
total_CMD = 21607 
util_bw = 1952 
Wasted_Col = 669 
Wasted_Row = 46 
Idle = 18940 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19627 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090341 
Either_Row_CoL_Bus_Util = 0.091637 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.010101 
queue_avg = 0.707872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.707872
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19619 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3062 dram_eff=0.6378
bk0: 128a 21448i bk1: 128a 21442i bk2: 128a 21475i bk3: 128a 21469i bk4: 128a 21473i bk5: 128a 21457i bk6: 128a 21459i bk7: 128a 21454i bk8: 128a 21449i bk9: 128a 21460i bk10: 129a 21449i bk11: 128a 21458i bk12: 128a 21466i bk13: 128a 21459i bk14: 80a 21507i bk15: 80a 21495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625191
Bank_Level_Parallism_Col = 1.583531
Bank_Level_Parallism_Ready = 1.076293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583531 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 585 
Wasted_Row = 74 
Idle = 18995 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19619 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.092007 
Issued_on_Two_Bus_Simul_Util = 0.000694 
issued_two_Eff = 0.007545 
queue_avg = 0.769519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.769519
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19630 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3034 dram_eff=0.6434
bk0: 128a 21441i bk1: 128a 21452i bk2: 128a 21484i bk3: 128a 21468i bk4: 128a 21460i bk5: 128a 21438i bk6: 128a 21469i bk7: 128a 21445i bk8: 128a 21475i bk9: 128a 21455i bk10: 128a 21483i bk11: 128a 21462i bk12: 128a 21464i bk13: 128a 21451i bk14: 80a 21518i bk15: 80a 21512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590201
Bank_Level_Parallism_Col = 1.532533
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532533 

BW Util details:
bwutil = 0.090341 
total_CMD = 21607 
util_bw = 1952 
Wasted_Col = 638 
Wasted_Row = 43 
Idle = 18974 

BW Util Bottlenecks: 
RCDc_limit = 225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19630 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090341 
Either_Row_CoL_Bus_Util = 0.091498 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011634 
queue_avg = 0.733420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.73342
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19620 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3137 dram_eff=0.6229
bk0: 129a 21424i bk1: 128a 21441i bk2: 128a 21469i bk3: 128a 21453i bk4: 128a 21466i bk5: 129a 21414i bk6: 128a 21462i bk7: 128a 21450i bk8: 128a 21482i bk9: 128a 21447i bk10: 128a 21486i bk11: 128a 21461i bk12: 128a 21469i bk13: 128a 21457i bk14: 80a 21504i bk15: 80a 21495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.577475
Bank_Level_Parallism_Col = 1.537815
Bank_Level_Parallism_Ready = 1.094166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537815 

BW Util details:
bwutil = 0.090434 
total_CMD = 21607 
util_bw = 1954 
Wasted_Col = 676 
Wasted_Row = 87 
Idle = 18890 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19620 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.090434 
Either_Row_CoL_Bus_Util = 0.091961 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.009562 
queue_avg = 0.769751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.769751
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19626 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3108 dram_eff=0.6284
bk0: 128a 21442i bk1: 128a 21455i bk2: 128a 21492i bk3: 128a 21480i bk4: 128a 21457i bk5: 129a 21431i bk6: 128a 21475i bk7: 128a 21462i bk8: 128a 21470i bk9: 128a 21452i bk10: 128a 21482i bk11: 128a 21461i bk12: 128a 21464i bk13: 128a 21457i bk14: 80a 21508i bk15: 80a 21505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560793
Bank_Level_Parallism_Col = 1.514055
Bank_Level_Parallism_Ready = 1.075781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514055 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 654 
Wasted_Row = 66 
Idle = 18934 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19626 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.091683 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011106 
queue_avg = 0.704679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.704679
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19625 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3054 dram_eff=0.6392
bk0: 128a 21446i bk1: 128a 21444i bk2: 128a 21465i bk3: 128a 21459i bk4: 128a 21479i bk5: 128a 21463i bk6: 128a 21462i bk7: 128a 21452i bk8: 128a 21470i bk9: 128a 21469i bk10: 128a 21477i bk11: 128a 21464i bk12: 128a 21471i bk13: 128a 21455i bk14: 80a 21512i bk15: 80a 21501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600844
Bank_Level_Parallism_Col = 1.555162
Bank_Level_Parallism_Ready = 1.081455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555162 

BW Util details:
bwutil = 0.090341 
total_CMD = 21607 
util_bw = 1952 
Wasted_Col = 596 
Wasted_Row = 60 
Idle = 18999 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19625 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090341 
Either_Row_CoL_Bus_Util = 0.091730 
Issued_on_Two_Bus_Simul_Util = 0.000833 
issued_two_Eff = 0.009082 
queue_avg = 0.713750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.71375
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19628 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3097 dram_eff=0.6306
bk0: 128a 21441i bk1: 128a 21453i bk2: 128a 21478i bk3: 128a 21461i bk4: 128a 21470i bk5: 129a 21433i bk6: 128a 21457i bk7: 128a 21456i bk8: 128a 21477i bk9: 128a 21454i bk10: 128a 21473i bk11: 128a 21456i bk12: 128a 21468i bk13: 128a 21473i bk14: 80a 21516i bk15: 80a 21511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579781
Bank_Level_Parallism_Col = 1.531032
Bank_Level_Parallism_Ready = 1.081925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531032 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 633 
Wasted_Row = 65 
Idle = 18956 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19628 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.091591 
Issued_on_Two_Bus_Simul_Util = 0.001111 
issued_two_Eff = 0.012127 
queue_avg = 0.706021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.706021
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19625 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09048
n_activity=2998 dram_eff=0.6521
bk0: 128a 21447i bk1: 128a 21445i bk2: 128a 21469i bk3: 128a 21451i bk4: 128a 21459i bk5: 128a 21434i bk6: 128a 21449i bk7: 128a 21440i bk8: 128a 21462i bk9: 128a 21455i bk10: 128a 21482i bk11: 128a 21461i bk12: 128a 21461i bk13: 128a 21455i bk14: 83a 21478i bk15: 80a 21494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640121
Bank_Level_Parallism_Col = 1.590874
Bank_Level_Parallism_Ready = 1.089003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585803 

BW Util details:
bwutil = 0.090480 
total_CMD = 21607 
util_bw = 1955 
Wasted_Col = 618 
Wasted_Row = 64 
Idle = 18970 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19625 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090480 
Either_Row_CoL_Bus_Util = 0.091730 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011604 
queue_avg = 0.783126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.783126
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19622 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3075 dram_eff=0.6351
bk0: 128a 21442i bk1: 128a 21453i bk2: 128a 21497i bk3: 128a 21475i bk4: 128a 21479i bk5: 128a 21448i bk6: 128a 21459i bk7: 128a 21453i bk8: 128a 21481i bk9: 128a 21469i bk10: 129a 21461i bk11: 128a 21465i bk12: 128a 21463i bk13: 128a 21444i bk14: 80a 21516i bk15: 80a 21502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566692
Bank_Level_Parallism_Col = 1.516054
Bank_Level_Parallism_Ready = 1.089094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516054 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 643 
Wasted_Row = 58 
Idle = 18953 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19622 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.091868 
Issued_on_Two_Bus_Simul_Util = 0.000833 
issued_two_Eff = 0.009068 
queue_avg = 0.677280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.67728
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19615 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0908
n_activity=3136 dram_eff=0.6256
bk0: 128a 21447i bk1: 128a 21444i bk2: 128a 21451i bk3: 128a 21451i bk4: 128a 21480i bk5: 128a 21459i bk6: 128a 21468i bk7: 128a 21450i bk8: 129a 21449i bk9: 128a 21452i bk10: 128a 21479i bk11: 129a 21439i bk12: 128a 21468i bk13: 128a 21463i bk14: 88a 21498i bk15: 80a 21499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579978
Bank_Level_Parallism_Col = 1.532012
Bank_Level_Parallism_Ready = 1.082059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532012 

BW Util details:
bwutil = 0.090804 
total_CMD = 21607 
util_bw = 1962 
Wasted_Col = 673 
Wasted_Row = 72 
Idle = 18900 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19615 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.090804 
Either_Row_CoL_Bus_Util = 0.092192 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011044 
queue_avg = 0.722173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.722173
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19613 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0908
n_activity=3108 dram_eff=0.6313
bk0: 128a 21437i bk1: 128a 21451i bk2: 128a 21477i bk3: 128a 21456i bk4: 129a 21449i bk5: 128a 21453i bk6: 129a 21444i bk7: 128a 21460i bk8: 128a 21471i bk9: 128a 21457i bk10: 128a 21484i bk11: 128a 21459i bk12: 128a 21475i bk13: 128a 21442i bk14: 88a 21501i bk15: 80a 21500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584077
Bank_Level_Parallism_Col = 1.532184
Bank_Level_Parallism_Ready = 1.107543
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532184 

BW Util details:
bwutil = 0.090804 
total_CMD = 21607 
util_bw = 1962 
Wasted_Col = 661 
Wasted_Row = 65 
Idle = 18919 

BW Util Bottlenecks: 
RCDc_limit = 258 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19613 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.090804 
Either_Row_CoL_Bus_Util = 0.092285 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.010030 
queue_avg = 0.717777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.717777
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19621 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09071
n_activity=3003 dram_eff=0.6527
bk0: 128a 21449i bk1: 128a 21441i bk2: 128a 21479i bk3: 128a 21462i bk4: 128a 21461i bk5: 128a 21457i bk6: 128a 21451i bk7: 128a 21447i bk8: 128a 21456i bk9: 128a 21445i bk10: 128a 21482i bk11: 128a 21456i bk12: 128a 21457i bk13: 128a 21453i bk14: 88a 21492i bk15: 80a 21484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631259
Bank_Level_Parallism_Col = 1.584502
Bank_Level_Parallism_Ready = 1.085204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.584502 

BW Util details:
bwutil = 0.090711 
total_CMD = 21607 
util_bw = 1960 
Wasted_Col = 619 
Wasted_Row = 57 
Idle = 18971 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19621 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090711 
Either_Row_CoL_Bus_Util = 0.091915 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011078 
queue_avg = 0.762855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.762855
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19620 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09071
n_activity=3031 dram_eff=0.6467
bk0: 128a 21442i bk1: 128a 21451i bk2: 128a 21477i bk3: 128a 21465i bk4: 128a 21471i bk5: 128a 21460i bk6: 128a 21463i bk7: 128a 21458i bk8: 128a 21481i bk9: 128a 21463i bk10: 128a 21468i bk11: 128a 21466i bk12: 128a 21482i bk13: 128a 21455i bk14: 88a 21501i bk15: 80a 21493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614849
Bank_Level_Parallism_Col = 1.556388
Bank_Level_Parallism_Ready = 1.081633
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556388 

BW Util details:
bwutil = 0.090711 
total_CMD = 21607 
util_bw = 1960 
Wasted_Col = 584 
Wasted_Row = 42 
Idle = 19021 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19620 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090711 
Either_Row_CoL_Bus_Util = 0.091961 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010569 
queue_avg = 0.672560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.67256
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19626 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3020 dram_eff=0.647
bk0: 128a 21449i bk1: 128a 21441i bk2: 128a 21464i bk3: 128a 21454i bk4: 128a 21476i bk5: 128a 21470i bk6: 128a 21462i bk7: 128a 21445i bk8: 128a 21471i bk9: 128a 21459i bk10: 128a 21490i bk11: 128a 21471i bk12: 128a 21472i bk13: 128a 21464i bk14: 82a 21504i bk15: 80a 21500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599847
Bank_Level_Parallism_Col = 1.548096
Bank_Level_Parallism_Ready = 1.074718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548096 

BW Util details:
bwutil = 0.090434 
total_CMD = 21607 
util_bw = 1954 
Wasted_Col = 600 
Wasted_Row = 55 
Idle = 18998 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19626 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090434 
Either_Row_CoL_Bus_Util = 0.091683 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010601 
queue_avg = 0.696765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.696765
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19628 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3015 dram_eff=0.6474
bk0: 128a 21440i bk1: 128a 21452i bk2: 128a 21474i bk3: 128a 21452i bk4: 128a 21470i bk5: 128a 21453i bk6: 128a 21460i bk7: 128a 21458i bk8: 128a 21483i bk9: 128a 21454i bk10: 128a 21469i bk11: 128a 21467i bk12: 128a 21469i bk13: 128a 21467i bk14: 80a 21517i bk15: 80a 21498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608696
Bank_Level_Parallism_Col = 1.554463
Bank_Level_Parallism_Ready = 1.097848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554463 

BW Util details:
bwutil = 0.090341 
total_CMD = 21607 
util_bw = 1952 
Wasted_Col = 601 
Wasted_Row = 46 
Idle = 19008 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19628 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090341 
Either_Row_CoL_Bus_Util = 0.091591 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010611 
queue_avg = 0.721803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.721803
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19622 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3004 dram_eff=0.6498
bk0: 128a 21448i bk1: 128a 21442i bk2: 128a 21472i bk3: 128a 21447i bk4: 128a 21470i bk5: 128a 21461i bk6: 128a 21476i bk7: 128a 21450i bk8: 128a 21466i bk9: 128a 21465i bk10: 128a 21487i bk11: 128a 21457i bk12: 128a 21478i bk13: 128a 21465i bk14: 80a 21507i bk15: 80a 21500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626901
Bank_Level_Parallism_Col = 1.579728
Bank_Level_Parallism_Ready = 1.087090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.579728 

BW Util details:
bwutil = 0.090341 
total_CMD = 21607 
util_bw = 1952 
Wasted_Col = 556 
Wasted_Row = 57 
Idle = 19042 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19622 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.090341 
Either_Row_CoL_Bus_Util = 0.091868 
Issued_on_Two_Bus_Simul_Util = 0.000694 
issued_two_Eff = 0.007557 
queue_avg = 0.760078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.760078
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19625 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3112 dram_eff=0.6279
bk0: 129a 21416i bk1: 128a 21452i bk2: 129a 21453i bk3: 128a 21451i bk4: 128a 21462i bk5: 128a 21446i bk6: 128a 21474i bk7: 128a 21471i bk8: 128a 21478i bk9: 128a 21460i bk10: 128a 21487i bk11: 128a 21452i bk12: 128a 21473i bk13: 128a 21461i bk14: 80a 21504i bk15: 80a 21499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601136
Bank_Level_Parallism_Col = 1.546942
Bank_Level_Parallism_Ready = 1.092631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545773 

BW Util details:
bwutil = 0.090434 
total_CMD = 21607 
util_bw = 1954 
Wasted_Col = 621 
Wasted_Row = 65 
Idle = 18967 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19625 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.090434 
Either_Row_CoL_Bus_Util = 0.091730 
Issued_on_Two_Bus_Simul_Util = 0.001111 
issued_two_Eff = 0.012109 
queue_avg = 0.731939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.731939
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19620 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09048
n_activity=3118 dram_eff=0.627
bk0: 129a 21422i bk1: 128a 21442i bk2: 128a 21463i bk3: 128a 21453i bk4: 130a 21444i bk5: 128a 21448i bk6: 128a 21473i bk7: 128a 21454i bk8: 128a 21477i bk9: 128a 21464i bk10: 128a 21495i bk11: 128a 21479i bk12: 128a 21484i bk13: 128a 21462i bk14: 80a 21506i bk15: 80a 21497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616301
Bank_Level_Parallism_Col = 1.569439
Bank_Level_Parallism_Ready = 1.076215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.569439 

BW Util details:
bwutil = 0.090480 
total_CMD = 21607 
util_bw = 1955 
Wasted_Col = 566 
Wasted_Row = 80 
Idle = 19006 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19620 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.090480 
Either_Row_CoL_Bus_Util = 0.091961 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.010065 
queue_avg = 0.721525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.721525
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19625 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3105 dram_eff=0.629
bk0: 128a 21442i bk1: 128a 21451i bk2: 128a 21478i bk3: 128a 21457i bk4: 128a 21470i bk5: 128a 21442i bk6: 128a 21469i bk7: 129a 21436i bk8: 128a 21478i bk9: 128a 21459i bk10: 128a 21478i bk11: 128a 21455i bk12: 128a 21468i bk13: 128a 21445i bk14: 80a 21515i bk15: 80a 21504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578002
Bank_Level_Parallism_Col = 1.521656
Bank_Level_Parallism_Ready = 1.094726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521656 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 669 
Wasted_Row = 51 
Idle = 18934 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 520 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19625 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.091730 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010595 
queue_avg = 0.678808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.678808
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19626 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3055 dram_eff=0.6393
bk0: 128a 21446i bk1: 128a 21443i bk2: 128a 21466i bk3: 129a 21428i bk4: 128a 21467i bk5: 128a 21436i bk6: 128a 21465i bk7: 128a 21459i bk8: 128a 21466i bk9: 128a 21452i bk10: 128a 21484i bk11: 128a 21459i bk12: 128a 21459i bk13: 128a 21443i bk14: 80a 21508i bk15: 80a 21509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618092
Bank_Level_Parallism_Col = 1.572153
Bank_Level_Parallism_Ready = 1.092678
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.572153 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 620 
Wasted_Row = 69 
Idle = 18965 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19626 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.091683 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011106 
queue_avg = 0.780256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.780256
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19627 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09039
n_activity=3114 dram_eff=0.6272
bk0: 128a 21442i bk1: 128a 21453i bk2: 128a 21469i bk3: 128a 21472i bk4: 128a 21488i bk5: 128a 21442i bk6: 128a 21472i bk7: 128a 21475i bk8: 128a 21485i bk9: 128a 21454i bk10: 128a 21474i bk11: 128a 21457i bk12: 128a 21478i bk13: 129a 21420i bk14: 80a 21525i bk15: 80a 21503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539259
Bank_Level_Parallism_Col = 1.492190
Bank_Level_Parallism_Ready = 1.104455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492190 

BW Util details:
bwutil = 0.090387 
total_CMD = 21607 
util_bw = 1953 
Wasted_Col = 682 
Wasted_Row = 65 
Idle = 18907 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19627 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090387 
Either_Row_CoL_Bus_Util = 0.091637 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011616 
queue_avg = 0.704077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.704077
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19622 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3125 dram_eff=0.6253
bk0: 128a 21448i bk1: 128a 21440i bk2: 129a 21444i bk3: 128a 21442i bk4: 128a 21477i bk5: 128a 21453i bk6: 128a 21460i bk7: 128a 21447i bk8: 128a 21487i bk9: 128a 21464i bk10: 128a 21475i bk11: 128a 21460i bk12: 128a 21465i bk13: 129a 21433i bk14: 80a 21507i bk15: 80a 21496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606323
Bank_Level_Parallism_Col = 1.560871
Bank_Level_Parallism_Ready = 1.094166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560871 

BW Util details:
bwutil = 0.090434 
total_CMD = 21607 
util_bw = 1954 
Wasted_Col = 631 
Wasted_Row = 72 
Idle = 18950 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19622 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.090434 
Either_Row_CoL_Bus_Util = 0.091868 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010579 
queue_avg = 0.726431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.726431
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21607 n_nop=19625 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3114 dram_eff=0.6275
bk0: 130a 21417i bk1: 128a 21452i bk2: 128a 21469i bk3: 128a 21473i bk4: 128a 21474i bk5: 128a 21448i bk6: 128a 21462i bk7: 128a 21455i bk8: 128a 21469i bk9: 128a 21462i bk10: 128a 21485i bk11: 128a 21460i bk12: 128a 21485i bk13: 128a 21465i bk14: 80a 21504i bk15: 80a 21498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599694
Bank_Level_Parallism_Col = 1.548627
Bank_Level_Parallism_Ready = 1.090072
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548627 

BW Util details:
bwutil = 0.090434 
total_CMD = 21607 
util_bw = 1954 
Wasted_Col = 606 
Wasted_Row = 58 
Idle = 18989 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21607 
n_nop = 19625 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.090434 
Either_Row_CoL_Bus_Util = 0.091730 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011100 
queue_avg = 0.732633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.732633

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1955, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1969, Miss = 985, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1971, Miss = 986, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1955, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 125042
L2_total_cache_misses = 62534
L2_total_cache_miss_rate = 0.5001
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125042
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=125042
icnt_total_pkts_simt_to_mem=125042
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125042
Req_Network_cycles = 36783
Req_Network_injected_packets_per_cycle =       3.3995 
Req_Network_conflicts_per_cycle =       0.4600
Req_Network_conflicts_per_cycle_util =       1.8698
Req_Bank_Level_Parallism =      13.8168
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0094
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0531

Reply_Network_injected_packets_num = 125042
Reply_Network_cycles = 36783
Reply_Network_injected_packets_per_cycle =        3.3995
Reply_Network_conflicts_per_cycle =        0.1523
Reply_Network_conflicts_per_cycle_util =       0.6355
Reply_Bank_Level_Parallism =      14.1835
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0425
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 54 sec (54 sec)
gpgpu_simulation_rate = 777997 (inst/sec)
gpgpu_simulation_rate = 681 (cycle/sec)
gpgpu_silicon_slowdown = 2124816x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11837
gpu_sim_insn = 10006480
gpu_ipc =     845.3561
gpu_tot_sim_cycle = 48620
gpu_tot_sim_insn = 52018340
gpu_tot_ipc =    1069.8959
gpu_tot_issued_cta = 9770
gpu_occupancy = 63.0783% 
gpu_tot_occupancy = 79.7819% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6582
partiton_level_parallism_total  =       3.2190
partiton_level_parallism_util =      14.2569
partiton_level_parallism_util_total  =      13.9031
L2_BW  =     123.0848 GB/Sec
L2_BW_total  =     149.0518 GB/Sec
gpu_total_sim_rate=712580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1916, Miss = 1902, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1976, Miss = 1952, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1972, Miss = 1971, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1992, Miss = 1989, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1985, Miss = 1965, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2037, Miss = 1978, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2000, Miss = 2000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1988, Miss = 1987, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2000, Miss = 2000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1988, Miss = 1987, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1960, Miss = 1937, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1951, Miss = 1923, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1952, Miss = 1927, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2031, Miss = 2006, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2001, Miss = 1972, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1956, Miss = 1955, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1986, Miss = 1986, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1958, Miss = 1928, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2000, Miss = 2000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1966, Miss = 1908, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1980, Miss = 1955, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1938, Miss = 1938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2004, Miss = 1944, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2001, Miss = 1964, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1990, Miss = 1958, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1988, Miss = 1987, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2053, Miss = 2015, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2000, Miss = 2000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1962, Miss = 1930, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1944, Miss = 1941, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1956, Miss = 1955, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1986, Miss = 1986, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1978, Miss = 1976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1960, Miss = 1938, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1940, Miss = 1939, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1960, Miss = 1936, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1964, Miss = 1938, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1956, Miss = 1955, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1928, Miss = 1903, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1988, Miss = 1948, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1956, Miss = 1955, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 2019, Miss = 1973, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 157598
	L1D_total_cache_misses = 156838
	L1D_total_cache_miss_rate = 0.9952
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.139
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 117203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 157150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448

Total_core_cache_fail_stats:
ctas_completed 9770, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
422, 337, 337, 337, 337, 337, 337, 337, 337, 337, 337, 337, 337, 337, 337, 337, 384, 384, 384, 384, 384, 384, 384, 384, 399, 384, 384, 384, 384, 384, 384, 384, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 
gpgpu_n_tot_thrd_icount = 52018340
gpgpu_n_tot_w_icount = 1943000
gpgpu_n_stall_shd_mem = 5
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156507
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5000915
gpgpu_n_store_insn = 458
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1450204	W0_Idle:217451	W0_Scoreboard:1217189	W1:4501	W2:227	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:4	W31:47	W32:1625369
single_issue_nums: WS0:487097	WS1:485539	WS2:485220	WS3:485144	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1252056 {8:156507,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6260280 {40:156507,}
maxmflatency = 433 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 247 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4456 	14962 	9222 	10282 	13191 	10303 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93808 	62699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	156501 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	156399 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5535      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      6854      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      5351      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 43.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 64.000000 43.000000 43.000000 64.000000 43.333332 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 26.000000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 43.000000 64.000000 40.000000 27.000000 
dram[3]: 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 32.500000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.750000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
dram[5]: 43.333332 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 64.000000 32.500000 64.000000 64.000000 40.000000 40.500000 
dram[6]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[7]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 32.500000 64.000000 32.500000 32.500000 43.333332 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.333334 40.000000 
dram[10]: 64.000000 64.000000 43.000000 43.000000 64.000000 43.000000 43.000000 43.000000 43.000000 64.000000 43.000000 43.000000 43.000000 22.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 27.333334 40.000000 
dram[13]: 43.000000 64.000000 64.000000 64.000000 64.000000 32.500000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.500000 
dram[14]: 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 43.000000 40.000000 40.000000 
dram[15]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.500000 16.600000 
dram[16]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 43.000000 64.000000 43.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 26.200001 64.000000 64.000000 43.333332 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.333332 43.000000 32.500000 43.000000 43.000000 64.000000 64.000000 44.000000 27.000000 
dram[19]: 64.000000 43.333332 64.000000 43.000000 43.000000 64.000000 43.000000 64.000000 32.500000 64.000000 43.000000 43.000000 64.000000 43.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 29.666666 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 29.666666 40.000000 
dram[22]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.333332 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 26.600000 43.000000 64.000000 64.000000 43.333332 43.000000 64.000000 43.000000 43.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 20.500000 40.000000 
dram[28]: 43.000000 64.000000 64.000000 32.500000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 27.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 43.000000 43.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.333332 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 33.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
average row locality = 62699/1199 = 52.292744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       129       128       129       128       128       129       129       128       129       129       128       130        80        80 
dram[1]:       128       128       128       130       128       128       128       128       128       128       128       130       130       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       129       129       128       128       129       128        80        81 
dram[3]:       128       129       129       128       128       128       130       128       129       128       129       129       128       128        80        80 
dram[4]:       131       128       128       128       129       128       128       128       128       128       129       128       129       128        80        80 
dram[5]:       130       128       128       128       128       129       128       129       129       128       128       130       128       128        80        81 
dram[6]:       128       128       128       129       128       128       128       128       128       128       128       128       128       129        80        80 
dram[7]:       129       128       128       129       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       130       128       130       130       130       128       128       128       129       128       128       129       129        80        80 
dram[9]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        82        80 
dram[10]:       128       128       129       129       128       129       129       129       129       128       129       129       129       132        80        80 
dram[11]:       128       128       128       128       128       128       128       130       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       130       128        82        80 
dram[13]:       129       128       128       128       128       130       129       128       128       128       128       128       128       128        80        81 
dram[14]:       128       129       129       128       128       128       128       128       128       128       128       130       128       129        80        80 
dram[15]:       129       128       128       128       128       129       128       128       128       129       128       128       128       128        81        83 
dram[16]:       128       129       128       128       128       128       128       128       128       128       128       129       129       128        83        80 
dram[17]:       128       129       128       130       128       128       129       128       128       128       131       128       128       130        80        80 
dram[18]:       128       128       128       129       128       128       129       130       129       130       129       129       128       128        88        81 
dram[19]:       128       130       128       129       129       128       129       128       130       128       129       129       128       129        88        80 
dram[20]:       128       128       128       128       128       128       128       130       128       128       128       128       128       129        89        80 
dram[21]:       128       128       128       128       128       128       129       128       128       128       128       128       129       129        89        80 
dram[22]:       128       129       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       129       128       129       128       128       128       128       129       128       128        80        80 
dram[24]:       128       129       128       128       129       128       128       128       129       128       128       128       130       128        80        80 
dram[25]:       129       128       129       128       128       129       129       129       129       128       128       128       128       130        80        80 
dram[26]:       129       128       128       128       133       129       128       128       130       129       128       129       129       128        80        80 
dram[27]:       128       128       130       128       128       128       128       129       128       128       128       128       128       128        82        80 
dram[28]:       129       128       128       130       128       129       128       128       129       129       128       128       128       128        81        80 
dram[29]:       128       128       128       129       129       129       128       129       128       128       128       129       128       130        80        80 
dram[30]:       128       128       129       128       128       128       129       129       128       128       128       128       128       129        80        80 
dram[31]:       132       128       128       128       128       130       128       128       128       128       128       128       129       128        80        80 
total dram reads = 62699
bank skew: 133/80 = 1.66
chip skew: 1970/1954 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        651       637       618       626       608       613       617       609       610       612       608       609       609       607       614       619
dram[1]:        653       636       619       612       613       623       618       614       607       611       608       608       628       611       615       611
dram[2]:        650       639       619       625       613       616       610       621       613       616       611       611       608       616       622       618
dram[3]:        652       639       616       621       614       629       615       613       606       610       608       609       607       608       608       617
dram[4]:        648       636       618       627       610       620       623       623       616       619       608       610       604       612       615       623
dram[5]:        647       639       621       617       612       622       614       611       605       612       607       610       610       611       606       626
dram[6]:        651       637       623       623       612       621       618       622       610       613       609       614       611       612       614       621
dram[7]:        649       637       623       616       619       622       612       623       605       616       606       609       605       608       609       612
dram[8]:        649       635       619       622       610       613       618       619       616       617       610       613       605       616       616       620
dram[9]:        652       637       621       614       616       628       620       624       611       614       607       610       606       608       608       613
dram[10]:        649       639       616       623       616       620       617       617       616       615       612       613       608       604       614       623
dram[11]:        655       637       620       617       616       625       612       624       608       612       608       614       609       615       611       611
dram[12]:        649       639       618       624       612       615       615       616       612       628       608       614       609       618       615       619
dram[13]:        649       639       620       621       616       621       609       623       607       614       607       609       607       610       611       607
dram[14]:        652       634       618       622       614       618       610       617       620       614       610       607       608       610       617       625
dram[15]:        652       635       620       619       612       633       617       612       610       610       609       615       609       607       605       603
dram[16]:        652       633       618       623       611       618       628       617       617       617       609       609       607       616       645       621
dram[17]:        650       638       617       614       618       625       613       622       605       610       601       610       609       609       606       611
dram[18]:        652       637       617       619       607       614       614       618       616       613       607       610       610       613       626       620
dram[19]:        654       632       613       618       626       624       618       625       607       612       605       611       610       610       617       614
dram[20]:        651       639       618       623       616       608       620       608       614       615       609       610       615       611       606       630
dram[21]:        651       640       619       618       611       620       607       616       609       613       611       611       608       609       600       617
dram[22]:        650       637       618       621       609       613       614       622       608       619       608       608       611       614       620       621
dram[23]:        655       638       617       617       606       619       614       623       605       618       612       607       609       609       608       609
dram[24]:        650       637       622       629       614       619       612       614       611       615       612       615       607       614       617       615
dram[25]:        654       637       617       616       619       627       610       620       606       610       610       612       608       611       608       608
dram[26]:        652       636       622       629       606       612       609       614       607       616       607       609       609       614       621       619
dram[27]:        650       637       614       614       612       622       610       613       609       609       609       610       613       615       603       611
dram[28]:        651       637       621       622       615       616       612       619       609       620       608       613       610       616       618       618
dram[29]:        651       639       619       614       611       623       616       623       605       616       609       609       607       611       607       610
dram[30]:        649       639       616       627       608       617       614       616       609       615       611       614       613       616       616       621
dram[31]:        643       642       621       614       616       619       617       623       610       607       610       611       604       611       610       611
maximum mf latency per bank:
dram[0]:        419       408       408       402       366       368       367       359       360       361       392       377       376       380       368       374
dram[1]:        405       390       394       381       369       389       361       368       360       366       372       362       426       375       364       365
dram[2]:        411       400       413       400       377       383       365       373       370       385       383       382       370       394       382       374
dram[3]:        403       397       394       395       374       409       383       366       369       372       356       359       355       364       362       357
dram[4]:        414       390       405       401       365       407       388       391       373       386       393       391       356       373       388       382
dram[5]:        403       401       401       381       363       410       365       371       368       375       365       374       378       378       365       377
dram[6]:        409       390       433       387       384       387       374       394       361       377       380       386       374       369       378       378
dram[7]:        399       391       397       381       387       388       363       388       357       357       371       368       366       374       361       360
dram[8]:        409       396       406       394       382       379       373       373       362       380       379       394       355       378       372       376
dram[9]:        401       395       409       381       381       400       385       400       367       368       358       373       366       355       369       368
dram[10]:        405       403       405       396       383       393       373       364       372       384       381       404       367       363       370       380
dram[11]:        407       393       394       381       378       396       375       396       371       375       364       373       373       386       364       356
dram[12]:        414       410       411       397       364       389       363       362       378       423       373       391       373       385       393       383
dram[13]:        400       399       405       381       371       393       360       376       364       372       363       359       356       362       365       365
dram[14]:        410       398       415       389       372       391       360       366       379       368       383       385       358       367       378       380
dram[15]:        406       390       394       381       357       417       376       375       383       371       358       365       375       366       358       370
dram[16]:        415       397       401       394       380       368       406       381       364       387       390       408       363       377       370       394
dram[17]:        396       402       407       381       387       400       361       389       367       370       366       364       364       370       361       372
dram[18]:        414       392       386       393       356       363       373       371       374       383       381       386       371       374       373       405
dram[19]:        404       388       394       398       399       390       369       401       370       377       359       373       402       362       359       363
dram[20]:        414       403       406       398       392       363       381       363       372       396       376       367       406       369       391       394
dram[21]:        400       401       406       381       376       388       357       363       371       372       372       381       402       385       365       365
dram[22]:        407       404       397       400       357       375       358       388       365       383       371       368       389       367       396       382
dram[23]:        407       399       394       381       358       371       389       384       358       380       387       365       373       368       369       364
dram[24]:        407       402       411       397       374       388       372       375       369       376       393       371       387       374       391       369
dram[25]:        407       391       394       381       375       413       373       394       368       373       371       371       365       385       366       360
dram[26]:        420       396       403       400       383       400       362       364       395       381       364       392       370       366       388       376
dram[27]:        399       392       399       381       371       408       365       358       369       369       365       373       370       385       369       363
dram[28]:        420       397       415       400       373       396       370       379       374       379       373       381       364       376       382       376
dram[29]:        394       399       407       381       366       394       365       382       366       367       362       366       379       385       369       365
dram[30]:        407       394       381       389       371       376       368       390       366       371       397       397       372       373       379       391
dram[31]:        400       407       417       381       373       386       369       389       367       369       375       369       373       371       359       368
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26552 n_act=40 n_pre=24 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06866
n_activity=3446 dram_eff=0.5691
bk0: 129a 28376i bk1: 128a 28397i bk2: 129a 28398i bk3: 128a 28404i bk4: 129a 28403i bk5: 128a 28392i bk6: 128a 28403i bk7: 129a 28379i bk8: 129a 28398i bk9: 128a 28416i bk10: 129a 28416i bk11: 129a 28392i bk12: 128a 28423i bk13: 130a 28392i bk14: 80a 28463i bk15: 80a 28455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979602
Row_Buffer_Locality_read = 0.979602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587770
Bank_Level_Parallism_Col = 1.560444
Bank_Level_Parallism_Ready = 1.096379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560444 

BW Util details:
bwutil = 0.068662 
total_CMD = 28560 
util_bw = 1961 
Wasted_Col = 673 
Wasted_Row = 146 
Idle = 25780 

BW Util Bottlenecks: 
RCDc_limit = 335 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26552 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 24 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 1961 
Row_Bus_Util =  0.002241 
CoL_Bus_Util = 0.068662 
Either_Row_CoL_Bus_Util = 0.070308 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.008466 
queue_avg = 0.516457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.516457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26562 n_act=38 n_pre=22 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06856
n_activity=3260 dram_eff=0.6006
bk0: 128a 28394i bk1: 128a 28405i bk2: 128a 28435i bk3: 130a 28399i bk4: 128a 28409i bk5: 128a 28401i bk6: 128a 28414i bk7: 128a 28400i bk8: 128a 28432i bk9: 128a 28413i bk10: 128a 28432i bk11: 130a 28369i bk12: 130a 28329i bk13: 128a 28415i bk14: 80a 28450i bk15: 80a 28443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980592
Row_Buffer_Locality_read = 0.980592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601903
Bank_Level_Parallism_Col = 1.552490
Bank_Level_Parallism_Ready = 1.093463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552490 

BW Util details:
bwutil = 0.068557 
total_CMD = 28560 
util_bw = 1958 
Wasted_Col = 668 
Wasted_Row = 107 
Idle = 25827 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26562 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1958 
Row_Bus_Util =  0.002101 
CoL_Bus_Util = 0.068557 
Either_Row_CoL_Bus_Util = 0.069958 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.010010 
queue_avg = 0.566562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.566562
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26566 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06852
n_activity=3266 dram_eff=0.5992
bk0: 129a 28378i bk1: 128a 28396i bk2: 128a 28419i bk3: 128a 28401i bk4: 128a 28432i bk5: 128a 28413i bk6: 128a 28410i bk7: 128a 28394i bk8: 129a 28389i bk9: 129a 28385i bk10: 128a 28436i bk11: 128a 28417i bk12: 129a 28400i bk13: 128a 28420i bk14: 80a 28456i bk15: 81a 28418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.596260
Bank_Level_Parallism_Col = 1.564429
Bank_Level_Parallism_Ready = 1.074093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564429 

BW Util details:
bwutil = 0.068522 
total_CMD = 28560 
util_bw = 1957 
Wasted_Col = 648 
Wasted_Row = 122 
Idle = 25833 

BW Util Bottlenecks: 
RCDc_limit = 298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26566 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.002031 
CoL_Bus_Util = 0.068522 
Either_Row_CoL_Bus_Util = 0.069818 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.010532 
queue_avg = 0.591842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.591842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26558 n_act=39 n_pre=23 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06859
n_activity=3401 dram_eff=0.576
bk0: 128a 28394i bk1: 129a 28377i bk2: 129a 28410i bk3: 128a 28389i bk4: 128a 28421i bk5: 128a 28411i bk6: 130a 28368i bk7: 128a 28418i bk8: 129a 28403i bk9: 128a 28409i bk10: 129a 28388i bk11: 129a 28387i bk12: 128a 28426i bk13: 128a 28416i bk14: 80a 28468i bk15: 80a 28453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980092
Row_Buffer_Locality_read = 0.980092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562411
Bank_Level_Parallism_Col = 1.537093
Bank_Level_Parallism_Ready = 1.093925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537093 

BW Util details:
bwutil = 0.068592 
total_CMD = 28560 
util_bw = 1959 
Wasted_Col = 701 
Wasted_Row = 144 
Idle = 25756 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26558 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1959 
Row_Bus_Util =  0.002171 
CoL_Bus_Util = 0.068592 
Either_Row_CoL_Bus_Util = 0.070098 
Issued_on_Two_Bus_Simul_Util = 0.000665 
issued_two_Eff = 0.009491 
queue_avg = 0.515441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.515441
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26569 n_act=37 n_pre=21 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06856
n_activity=3292 dram_eff=0.5948
bk0: 131a 28344i bk1: 128a 28397i bk2: 128a 28438i bk3: 128a 28418i bk4: 129a 28392i bk5: 128a 28389i bk6: 128a 28408i bk7: 128a 28404i bk8: 128a 28417i bk9: 128a 28412i bk10: 129a 28414i bk11: 128a 28413i bk12: 129a 28415i bk13: 128a 28413i bk14: 80a 28467i bk15: 80a 28452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981103
Row_Buffer_Locality_read = 0.981103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580775
Bank_Level_Parallism_Col = 1.539257
Bank_Level_Parallism_Ready = 1.085802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539257 

BW Util details:
bwutil = 0.068557 
total_CMD = 28560 
util_bw = 1958 
Wasted_Col = 668 
Wasted_Row = 110 
Idle = 25824 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26569 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1958 
Row_Bus_Util =  0.002031 
CoL_Bus_Util = 0.068557 
Either_Row_CoL_Bus_Util = 0.069713 
Issued_on_Two_Bus_Simul_Util = 0.000875 
issued_two_Eff = 0.012557 
queue_avg = 0.579307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.579307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26567 n_act=38 n_pre=22 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06863
n_activity=3399 dram_eff=0.5766
bk0: 130a 28371i bk1: 128a 28404i bk2: 128a 28439i bk3: 128a 28415i bk4: 128a 28429i bk5: 129a 28382i bk6: 128a 28409i bk7: 129a 28381i bk8: 129a 28397i bk9: 128a 28407i bk10: 128a 28431i bk11: 130a 28366i bk12: 128a 28423i bk13: 128a 28404i bk14: 80a 28474i bk15: 81a 28446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980612
Row_Buffer_Locality_read = 0.980612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555158
Bank_Level_Parallism_Col = 1.509731
Bank_Level_Parallism_Ready = 1.089796
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509731 

BW Util details:
bwutil = 0.068627 
total_CMD = 28560 
util_bw = 1960 
Wasted_Col = 725 
Wasted_Row = 107 
Idle = 25768 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26567 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1960 
Row_Bus_Util =  0.002101 
CoL_Bus_Util = 0.068627 
Either_Row_CoL_Bus_Util = 0.069783 
Issued_on_Two_Bus_Simul_Util = 0.000945 
issued_two_Eff = 0.013547 
queue_avg = 0.540721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.540721
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26573 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06842
n_activity=3178 dram_eff=0.6149
bk0: 128a 28400i bk1: 128a 28395i bk2: 128a 28429i bk3: 129a 28396i bk4: 128a 28443i bk5: 128a 28402i bk6: 128a 28411i bk7: 128a 28400i bk8: 128a 28418i bk9: 128a 28418i bk10: 128a 28433i bk11: 128a 28417i bk12: 128a 28416i bk13: 129a 28383i bk14: 80a 28455i bk15: 80a 28448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590569
Bank_Level_Parallism_Col = 1.550078
Bank_Level_Parallism_Ready = 1.092631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550078 

BW Util details:
bwutil = 0.068417 
total_CMD = 28560 
util_bw = 1954 
Wasted_Col = 635 
Wasted_Row = 83 
Idle = 25888 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26573 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.068417 
Either_Row_CoL_Bus_Util = 0.069573 
Issued_on_Two_Bus_Simul_Util = 0.000665 
issued_two_Eff = 0.009562 
queue_avg = 0.565686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.565686
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26571 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06849
n_activity=3257 dram_eff=0.6006
bk0: 129a 28371i bk1: 128a 28408i bk2: 128a 28431i bk3: 129a 28401i bk4: 128a 28416i bk5: 128a 28409i bk6: 128a 28420i bk7: 129a 28382i bk8: 128a 28447i bk9: 128a 28415i bk10: 129a 28415i bk11: 128a 28407i bk12: 128a 28454i bk13: 128a 28427i bk14: 80a 28467i bk15: 80a 28450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542080
Bank_Level_Parallism_Col = 1.495606
Bank_Level_Parallism_Ready = 1.098160
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495606 

BW Util details:
bwutil = 0.068487 
total_CMD = 28560 
util_bw = 1956 
Wasted_Col = 675 
Wasted_Row = 90 
Idle = 25839 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26571 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.068487 
Either_Row_CoL_Bus_Util = 0.069643 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.011564 
queue_avg = 0.523634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.523634
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26552 n_act=42 n_pre=26 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06873
n_activity=3585 dram_eff=0.5476
bk0: 128a 28401i bk1: 130a 28348i bk2: 128a 28439i bk3: 130a 28364i bk4: 130a 28376i bk5: 130a 28393i bk6: 128a 28407i bk7: 128a 28403i bk8: 128a 28412i bk9: 129a 28387i bk10: 128a 28428i bk11: 128a 28414i bk12: 129a 28403i bk13: 129a 28385i bk14: 80a 28461i bk15: 80a 28453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978604
Row_Buffer_Locality_read = 0.978604
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544792
Bank_Level_Parallism_Col = 1.518574
Bank_Level_Parallism_Ready = 1.075395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518574 

BW Util details:
bwutil = 0.068732 
total_CMD = 28560 
util_bw = 1963 
Wasted_Col = 747 
Wasted_Row = 170 
Idle = 25680 

BW Util Bottlenecks: 
RCDc_limit = 368 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26552 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 26 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 1963 
Row_Bus_Util =  0.002381 
CoL_Bus_Util = 0.068732 
Either_Row_CoL_Bus_Util = 0.070308 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.011454 
queue_avg = 0.587325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.587325
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26573 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06845
n_activity=3209 dram_eff=0.6092
bk0: 128a 28394i bk1: 128a 28405i bk2: 128a 28433i bk3: 128a 28413i bk4: 128a 28425i bk5: 129a 28382i bk6: 128a 28417i bk7: 128a 28400i bk8: 128a 28421i bk9: 128a 28408i bk10: 128a 28421i bk11: 128a 28411i bk12: 128a 28429i bk13: 128a 28410i bk14: 82a 28442i bk15: 80a 28461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561074
Bank_Level_Parallism_Col = 1.512704
Bank_Level_Parallism_Ready = 1.089514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512704 

BW Util details:
bwutil = 0.068452 
total_CMD = 28560 
util_bw = 1955 
Wasted_Col = 693 
Wasted_Row = 70 
Idle = 25842 

BW Util Bottlenecks: 
RCDc_limit = 269 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26573 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.068452 
Either_Row_CoL_Bus_Util = 0.069573 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.010065 
queue_avg = 0.535539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.535539
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26536 n_act=45 n_pre=29 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0688
n_activity=3607 dram_eff=0.5448
bk0: 128a 28401i bk1: 128a 28395i bk2: 129a 28404i bk3: 129a 28398i bk4: 128a 28426i bk5: 129a 28386i bk6: 129a 28388i bk7: 129a 28383i bk8: 129a 28378i bk9: 128a 28413i bk10: 129a 28402i bk11: 129a 28387i bk12: 129a 28395i bk13: 132a 28316i bk14: 80a 28460i bk15: 80a 28448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574299
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.075827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553303 

BW Util details:
bwutil = 0.068803 
total_CMD = 28560 
util_bw = 1965 
Wasted_Col = 722 
Wasted_Row = 200 
Idle = 25673 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 436 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26536 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1965 
Row_Bus_Util =  0.002591 
CoL_Bus_Util = 0.068803 
Either_Row_CoL_Bus_Util = 0.070868 
Issued_on_Two_Bus_Simul_Util = 0.000525 
issued_two_Eff = 0.007411 
queue_avg = 0.582178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.582178
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26577 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06842
n_activity=3138 dram_eff=0.6227
bk0: 128a 28394i bk1: 128a 28405i bk2: 128a 28437i bk3: 128a 28421i bk4: 128a 28413i bk5: 128a 28391i bk6: 128a 28422i bk7: 130a 28350i bk8: 128a 28428i bk9: 128a 28408i bk10: 128a 28436i bk11: 128a 28415i bk12: 128a 28417i bk13: 128a 28404i bk14: 80a 28471i bk15: 80a 28465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579202
Bank_Level_Parallism_Col = 1.527629
Bank_Level_Parallism_Ready = 1.105425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527629 

BW Util details:
bwutil = 0.068417 
total_CMD = 28560 
util_bw = 1954 
Wasted_Col = 662 
Wasted_Row = 67 
Idle = 25877 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26577 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.068417 
Either_Row_CoL_Bus_Util = 0.069433 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.011599 
queue_avg = 0.554867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.554867
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26563 n_act=37 n_pre=21 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06856
n_activity=3306 dram_eff=0.5923
bk0: 129a 28377i bk1: 128a 28394i bk2: 128a 28422i bk3: 128a 28406i bk4: 128a 28419i bk5: 129a 28367i bk6: 128a 28415i bk7: 128a 28403i bk8: 128a 28435i bk9: 128a 28400i bk10: 128a 28439i bk11: 128a 28414i bk12: 130a 28374i bk13: 128a 28410i bk14: 82a 28433i bk15: 80a 28448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981103
Row_Buffer_Locality_read = 0.981103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561761
Bank_Level_Parallism_Col = 1.530320
Bank_Level_Parallism_Ready = 1.093973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530320 

BW Util details:
bwutil = 0.068557 
total_CMD = 28560 
util_bw = 1958 
Wasted_Col = 712 
Wasted_Row = 123 
Idle = 25767 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26563 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1958 
Row_Bus_Util =  0.002031 
CoL_Bus_Util = 0.068557 
Either_Row_CoL_Bus_Util = 0.069923 
Issued_on_Two_Bus_Simul_Util = 0.000665 
issued_two_Eff = 0.009514 
queue_avg = 0.582353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.582353
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26569 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06852
n_activity=3277 dram_eff=0.5972
bk0: 129a 28371i bk1: 128a 28408i bk2: 128a 28445i bk3: 128a 28433i bk4: 128a 28410i bk5: 130a 28360i bk6: 129a 28404i bk7: 128a 28415i bk8: 128a 28423i bk9: 128a 28405i bk10: 128a 28435i bk11: 128a 28414i bk12: 128a 28417i bk13: 128a 28410i bk14: 80a 28461i bk15: 81a 28458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545289
Bank_Level_Parallism_Col = 1.506834
Bank_Level_Parallism_Ready = 1.075626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506834 

BW Util details:
bwutil = 0.068522 
total_CMD = 28560 
util_bw = 1957 
Wasted_Col = 690 
Wasted_Row = 102 
Idle = 25811 

BW Util Bottlenecks: 
RCDc_limit = 288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26569 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.068522 
Either_Row_CoL_Bus_Util = 0.069713 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.011050 
queue_avg = 0.533123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.533123
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26565 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06852
n_activity=3275 dram_eff=0.5976
bk0: 128a 28399i bk1: 129a 28373i bk2: 129a 28394i bk3: 128a 28412i bk4: 128a 28432i bk5: 128a 28416i bk6: 128a 28415i bk7: 128a 28405i bk8: 128a 28423i bk9: 128a 28422i bk10: 128a 28430i bk11: 130a 28393i bk12: 128a 28424i bk13: 129a 28384i bk14: 80a 28465i bk15: 80a 28454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578442
Bank_Level_Parallism_Col = 1.544646
Bank_Level_Parallism_Ready = 1.081247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544646 

BW Util details:
bwutil = 0.068522 
total_CMD = 28560 
util_bw = 1957 
Wasted_Col = 644 
Wasted_Row = 108 
Idle = 25851 

BW Util Bottlenecks: 
RCDc_limit = 285 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26565 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.068522 
Either_Row_CoL_Bus_Util = 0.069853 
Issued_on_Two_Bus_Simul_Util = 0.000630 
issued_two_Eff = 0.009023 
queue_avg = 0.539986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.539986
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26565 n_act=38 n_pre=22 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06859
n_activity=3370 dram_eff=0.5813
bk0: 129a 28370i bk1: 128a 28406i bk2: 128a 28431i bk3: 128a 28414i bk4: 128a 28423i bk5: 129a 28386i bk6: 128a 28410i bk7: 128a 28409i bk8: 128a 28430i bk9: 129a 28383i bk10: 128a 28426i bk11: 128a 28409i bk12: 128a 28421i bk13: 128a 28426i bk14: 81a 28469i bk15: 83a 28392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980602
Row_Buffer_Locality_read = 0.980602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553475
Bank_Level_Parallism_Col = 1.518757
Bank_Level_Parallism_Ready = 1.081674
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518757 

BW Util details:
bwutil = 0.068592 
total_CMD = 28560 
util_bw = 1959 
Wasted_Col = 693 
Wasted_Row = 125 
Idle = 25783 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26565 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1959 
Row_Bus_Util =  0.002101 
CoL_Bus_Util = 0.068592 
Either_Row_CoL_Bus_Util = 0.069853 
Issued_on_Two_Bus_Simul_Util = 0.000840 
issued_two_Eff = 0.012030 
queue_avg = 0.534139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.534139
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26569 n_act=36 n_pre=20 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06856
n_activity=3154 dram_eff=0.6208
bk0: 128a 28400i bk1: 129a 28374i bk2: 128a 28422i bk3: 128a 28404i bk4: 128a 28412i bk5: 128a 28387i bk6: 128a 28402i bk7: 128a 28393i bk8: 128a 28415i bk9: 128a 28408i bk10: 128a 28435i bk11: 129a 28390i bk12: 129a 28390i bk13: 128a 28408i bk14: 83a 28431i bk15: 80a 28447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981614
Row_Buffer_Locality_read = 0.981614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.622419
Bank_Level_Parallism_Col = 1.582692
Bank_Level_Parallism_Ready = 1.088866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577692 

BW Util details:
bwutil = 0.068557 
total_CMD = 28560 
util_bw = 1958 
Wasted_Col = 654 
Wasted_Row = 100 
Idle = 25848 

BW Util Bottlenecks: 
RCDc_limit = 280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26569 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1958 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.068557 
Either_Row_CoL_Bus_Util = 0.069713 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.011552 
queue_avg = 0.592472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.592472
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26556 n_act=39 n_pre=23 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06866
n_activity=3354 dram_eff=0.5847
bk0: 128a 28395i bk1: 129a 28382i bk2: 128a 28450i bk3: 130a 28404i bk4: 128a 28432i bk5: 128a 28401i bk6: 129a 28388i bk7: 128a 28406i bk8: 128a 28434i bk9: 128a 28422i bk10: 131a 28366i bk11: 128a 28418i bk12: 128a 28416i bk13: 130a 28373i bk14: 80a 28469i bk15: 80a 28455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980112
Row_Buffer_Locality_read = 0.980112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538736
Bank_Level_Parallism_Col = 1.501692
Bank_Level_Parallism_Ready = 1.088730
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501692 

BW Util details:
bwutil = 0.068662 
total_CMD = 28560 
util_bw = 1961 
Wasted_Col = 715 
Wasted_Row = 125 
Idle = 25759 

BW Util Bottlenecks: 
RCDc_limit = 314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26556 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1961 
Row_Bus_Util =  0.002171 
CoL_Bus_Util = 0.068662 
Either_Row_CoL_Bus_Util = 0.070168 
Issued_on_Two_Bus_Simul_Util = 0.000665 
issued_two_Eff = 0.009481 
queue_avg = 0.512395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.512395
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26546 n_act=41 n_pre=25 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06898
n_activity=3513 dram_eff=0.5608
bk0: 128a 28400i bk1: 128a 28397i bk2: 128a 28404i bk3: 129a 28380i bk4: 128a 28433i bk5: 128a 28412i bk6: 129a 28397i bk7: 130a 28379i bk8: 129a 28402i bk9: 130a 28357i bk10: 129a 28408i bk11: 129a 28392i bk12: 128a 28421i bk13: 128a 28416i bk14: 88a 28451i bk15: 81a 28428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979188
Row_Buffer_Locality_read = 0.979188
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544572
Bank_Level_Parallism_Col = 1.515319
Bank_Level_Parallism_Ready = 1.081726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515319 

BW Util details:
bwutil = 0.068978 
total_CMD = 28560 
util_bw = 1970 
Wasted_Col = 757 
Wasted_Row = 156 
Idle = 25677 

BW Util Bottlenecks: 
RCDc_limit = 336 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26546 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1970 
Row_Bus_Util =  0.002311 
CoL_Bus_Util = 0.068978 
Either_Row_CoL_Bus_Util = 0.070518 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.010924 
queue_avg = 0.546359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.546359
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26544 n_act=41 n_pre=25 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06898
n_activity=3485 dram_eff=0.5653
bk0: 128a 28390i bk1: 130a 28380i bk2: 128a 28430i bk3: 129a 28385i bk4: 129a 28402i bk5: 128a 28406i bk6: 129a 28397i bk7: 128a 28413i bk8: 130a 28376i bk9: 128a 28410i bk10: 129a 28413i bk11: 129a 28388i bk12: 128a 28428i bk13: 129a 28371i bk14: 88a 28454i bk15: 80a 28453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979188
Row_Buffer_Locality_read = 0.979188
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548184
Bank_Level_Parallism_Col = 1.515399
Bank_Level_Parallism_Ready = 1.107107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515399 

BW Util details:
bwutil = 0.068978 
total_CMD = 28560 
util_bw = 1970 
Wasted_Col = 745 
Wasted_Row = 149 
Idle = 25696 

BW Util Bottlenecks: 
RCDc_limit = 342 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26544 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1970 
Row_Bus_Util =  0.002311 
CoL_Bus_Util = 0.068978 
Either_Row_CoL_Bus_Util = 0.070588 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.009921 
queue_avg = 0.543032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.543032
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26564 n_act=35 n_pre=19 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06877
n_activity=3172 dram_eff=0.6192
bk0: 128a 28402i bk1: 128a 28394i bk2: 128a 28432i bk3: 128a 28415i bk4: 128a 28414i bk5: 128a 28410i bk6: 128a 28404i bk7: 130a 28376i bk8: 128a 28409i bk9: 128a 28398i bk10: 128a 28435i bk11: 128a 28409i bk12: 128a 28410i bk13: 129a 28382i bk14: 89a 28421i bk15: 80a 28437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982179
Row_Buffer_Locality_read = 0.982179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.613569
Bank_Level_Parallism_Col = 1.576200
Bank_Level_Parallism_Ready = 1.085031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576200 

BW Util details:
bwutil = 0.068768 
total_CMD = 28560 
util_bw = 1964 
Wasted_Col = 655 
Wasted_Row = 93 
Idle = 25848 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26564 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1964 
Row_Bus_Util =  0.001891 
CoL_Bus_Util = 0.068768 
Either_Row_CoL_Bus_Util = 0.069888 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.011022 
queue_avg = 0.577136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.577136
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26561 n_act=36 n_pre=20 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06877
n_activity=3239 dram_eff=0.6064
bk0: 128a 28395i bk1: 128a 28404i bk2: 128a 28430i bk3: 128a 28418i bk4: 128a 28424i bk5: 128a 28413i bk6: 129a 28392i bk7: 128a 28411i bk8: 128a 28434i bk9: 128a 28416i bk10: 128a 28421i bk11: 128a 28419i bk12: 129a 28411i bk13: 129a 28384i bk14: 89a 28430i bk15: 80a 28446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981670
Row_Buffer_Locality_read = 0.981670
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591958
Bank_Level_Parallism_Col = 1.546053
Bank_Level_Parallism_Ready = 1.081466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546053 

BW Util details:
bwutil = 0.068768 
total_CMD = 28560 
util_bw = 1964 
Wasted_Col = 632 
Wasted_Row = 90 
Idle = 25874 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26561 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1964 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.068768 
Either_Row_CoL_Bus_Util = 0.069993 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.010505 
queue_avg = 0.508824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.508824
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26576 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06845
n_activity=3072 dram_eff=0.6364
bk0: 128a 28402i bk1: 129a 28370i bk2: 128a 28417i bk3: 128a 28407i bk4: 128a 28429i bk5: 128a 28423i bk6: 128a 28415i bk7: 128a 28398i bk8: 128a 28424i bk9: 128a 28412i bk10: 128a 28443i bk11: 128a 28424i bk12: 128a 28425i bk13: 128a 28417i bk14: 82a 28457i bk15: 80a 28453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594153
Bank_Level_Parallism_Col = 1.545526
Bank_Level_Parallism_Ready = 1.074680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545526 

BW Util details:
bwutil = 0.068452 
total_CMD = 28560 
util_bw = 1955 
Wasted_Col = 612 
Wasted_Row = 67 
Idle = 25926 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26576 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.001751 
CoL_Bus_Util = 0.068452 
Either_Row_CoL_Bus_Util = 0.069468 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.010585 
queue_avg = 0.527136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.527136
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26572 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06845
n_activity=3171 dram_eff=0.6165
bk0: 128a 28393i bk1: 128a 28405i bk2: 128a 28427i bk3: 128a 28405i bk4: 129a 28399i bk5: 128a 28406i bk6: 129a 28389i bk7: 128a 28411i bk8: 128a 28436i bk9: 128a 28407i bk10: 128a 28422i bk11: 129a 28396i bk12: 128a 28422i bk13: 128a 28420i bk14: 80a 28470i bk15: 80a 28451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591623
Bank_Level_Parallism_Col = 1.546723
Bank_Level_Parallism_Ready = 1.097698
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546723 

BW Util details:
bwutil = 0.068452 
total_CMD = 28560 
util_bw = 1955 
Wasted_Col = 637 
Wasted_Row = 82 
Idle = 25886 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26572 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001891 
CoL_Bus_Util = 0.068452 
Either_Row_CoL_Bus_Util = 0.069608 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.010563 
queue_avg = 0.546078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.546078
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26562 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06852
n_activity=3225 dram_eff=0.6068
bk0: 128a 28401i bk1: 129a 28371i bk2: 128a 28425i bk3: 128a 28400i bk4: 129a 28399i bk5: 128a 28414i bk6: 128a 28429i bk7: 128a 28403i bk8: 129a 28395i bk9: 128a 28418i bk10: 128a 28440i bk11: 128a 28410i bk12: 130a 28407i bk13: 128a 28418i bk14: 80a 28460i bk15: 80a 28453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603151
Bank_Level_Parallism_Col = 1.568566
Bank_Level_Parallism_Ready = 1.086868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568566 

BW Util details:
bwutil = 0.068522 
total_CMD = 28560 
util_bw = 1957 
Wasted_Col = 604 
Wasted_Row = 105 
Idle = 25894 

BW Util Bottlenecks: 
RCDc_limit = 301 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26562 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.068522 
Either_Row_CoL_Bus_Util = 0.069958 
Issued_on_Two_Bus_Simul_Util = 0.000525 
issued_two_Eff = 0.007508 
queue_avg = 0.575035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.575035
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26562 n_act=39 n_pre=23 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06863
n_activity=3385 dram_eff=0.579
bk0: 129a 28369i bk1: 128a 28405i bk2: 129a 28406i bk3: 128a 28404i bk4: 128a 28415i bk5: 129a 28375i bk6: 129a 28403i bk7: 129a 28400i bk8: 129a 28407i bk9: 128a 28413i bk10: 128a 28440i bk11: 128a 28405i bk12: 128a 28426i bk13: 130a 28390i bk14: 80a 28457i bk15: 80a 28452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980102
Row_Buffer_Locality_read = 0.980102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573753
Bank_Level_Parallism_Col = 1.534247
Bank_Level_Parallism_Ready = 1.092347
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533105 

BW Util details:
bwutil = 0.068627 
total_CMD = 28560 
util_bw = 1960 
Wasted_Col = 681 
Wasted_Row = 125 
Idle = 25794 

BW Util Bottlenecks: 
RCDc_limit = 302 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26562 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1960 
Row_Bus_Util =  0.002171 
CoL_Bus_Util = 0.068627 
Either_Row_CoL_Bus_Util = 0.069958 
Issued_on_Two_Bus_Simul_Util = 0.000840 
issued_two_Eff = 0.012012 
queue_avg = 0.553747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.553747
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26550 n_act=41 n_pre=25 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06877
n_activity=3432 dram_eff=0.5723
bk0: 129a 28375i bk1: 128a 28395i bk2: 128a 28416i bk3: 128a 28406i bk4: 133a 28349i bk5: 129a 28377i bk6: 128a 28426i bk7: 128a 28407i bk8: 130a 28406i bk9: 129a 28393i bk10: 128a 28448i bk11: 129a 28408i bk12: 129a 28413i bk13: 128a 28415i bk14: 80a 28459i bk15: 80a 28450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979124
Row_Buffer_Locality_read = 0.979124
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588470
Bank_Level_Parallism_Col = 1.552388
Bank_Level_Parallism_Ready = 1.075866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551233 

BW Util details:
bwutil = 0.068768 
total_CMD = 28560 
util_bw = 1964 
Wasted_Col = 646 
Wasted_Row = 148 
Idle = 25802 

BW Util Bottlenecks: 
RCDc_limit = 364 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26550 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1964 
Row_Bus_Util =  0.002311 
CoL_Bus_Util = 0.068768 
Either_Row_CoL_Bus_Util = 0.070378 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.009950 
queue_avg = 0.545868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.545868
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26568 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06852
n_activity=3230 dram_eff=0.6059
bk0: 128a 28395i bk1: 128a 28404i bk2: 130a 28407i bk3: 128a 28410i bk4: 128a 28423i bk5: 128a 28395i bk6: 128a 28422i bk7: 129a 28389i bk8: 128a 28431i bk9: 128a 28412i bk10: 128a 28431i bk11: 128a 28408i bk12: 128a 28421i bk13: 128a 28398i bk14: 82a 28420i bk15: 80a 28457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571167
Bank_Level_Parallism_Col = 1.516080
Bank_Level_Parallism_Ready = 1.094532
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514945 

BW Util details:
bwutil = 0.068522 
total_CMD = 28560 
util_bw = 1957 
Wasted_Col = 701 
Wasted_Row = 75 
Idle = 25827 

BW Util Bottlenecks: 
RCDc_limit = 299 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26568 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.068522 
Either_Row_CoL_Bus_Util = 0.069748 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.010542 
queue_avg = 0.513550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.51355
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26561 n_act=39 n_pre=23 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06859
n_activity=3367 dram_eff=0.5818
bk0: 129a 28375i bk1: 128a 28396i bk2: 128a 28419i bk3: 130a 28357i bk4: 128a 28420i bk5: 129a 28365i bk6: 128a 28418i bk7: 128a 28412i bk8: 129a 28395i bk9: 129a 28381i bk10: 128a 28437i bk11: 128a 28412i bk12: 128a 28412i bk13: 128a 28396i bk14: 81a 28437i bk15: 80a 28462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980092
Row_Buffer_Locality_read = 0.980092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584885
Bank_Level_Parallism_Col = 1.556525
Bank_Level_Parallism_Ready = 1.092394
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556525 

BW Util details:
bwutil = 0.068592 
total_CMD = 28560 
util_bw = 1959 
Wasted_Col = 692 
Wasted_Row = 141 
Idle = 25768 

BW Util Bottlenecks: 
RCDc_limit = 322 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26561 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1959 
Row_Bus_Util =  0.002171 
CoL_Bus_Util = 0.068592 
Either_Row_CoL_Bus_Util = 0.069993 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.011006 
queue_avg = 0.590301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.590301
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26564 n_act=38 n_pre=22 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06859
n_activity=3387 dram_eff=0.5784
bk0: 128a 28395i bk1: 128a 28406i bk2: 128a 28422i bk3: 129a 28401i bk4: 129a 28417i bk5: 129a 28371i bk6: 128a 28425i bk7: 129a 28404i bk8: 128a 28438i bk9: 128a 28407i bk10: 128a 28427i bk11: 129a 28386i bk12: 128a 28431i bk13: 130a 28373i bk14: 80a 28478i bk15: 80a 28456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980602
Row_Buffer_Locality_read = 0.980602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515216
Bank_Level_Parallism_Col = 1.481013
Bank_Level_Parallism_Ready = 1.104135
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481013 

BW Util details:
bwutil = 0.068592 
total_CMD = 28560 
util_bw = 1959 
Wasted_Col = 742 
Wasted_Row = 125 
Idle = 25734 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26564 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1959 
Row_Bus_Util =  0.002101 
CoL_Bus_Util = 0.068592 
Either_Row_CoL_Bus_Util = 0.069888 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.011523 
queue_avg = 0.532668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.532668
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26569 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06849
n_activity=3229 dram_eff=0.6058
bk0: 128a 28401i bk1: 128a 28393i bk2: 129a 28397i bk3: 128a 28395i bk4: 128a 28430i bk5: 128a 28406i bk6: 129a 28389i bk7: 129a 28376i bk8: 128a 28440i bk9: 128a 28417i bk10: 128a 28428i bk11: 128a 28413i bk12: 128a 28418i bk13: 129a 28386i bk14: 80a 28460i bk15: 80a 28449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595124
Bank_Level_Parallism_Col = 1.555684
Bank_Level_Parallism_Ready = 1.094069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555684 

BW Util details:
bwutil = 0.068487 
total_CMD = 28560 
util_bw = 1956 
Wasted_Col = 655 
Wasted_Row = 96 
Idle = 25853 

BW Util Bottlenecks: 
RCDc_limit = 280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26569 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.068487 
Either_Row_CoL_Bus_Util = 0.069713 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.010547 
queue_avg = 0.549580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.54958
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28560 n_nop=26565 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06859
n_activity=3335 dram_eff=0.5874
bk0: 132a 28346i bk1: 128a 28405i bk2: 128a 28422i bk3: 128a 28426i bk4: 128a 28427i bk5: 130a 28353i bk6: 128a 28415i bk7: 128a 28408i bk8: 128a 28422i bk9: 128a 28415i bk10: 128a 28438i bk11: 128a 28413i bk12: 129a 28414i bk13: 128a 28418i bk14: 80a 28457i bk15: 80a 28451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.577418
Bank_Level_Parallism_Col = 1.538284
Bank_Level_Parallism_Ready = 1.089842
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538284 

BW Util details:
bwutil = 0.068592 
total_CMD = 28560 
util_bw = 1959 
Wasted_Col = 654 
Wasted_Row = 106 
Idle = 25841 

BW Util Bottlenecks: 
RCDc_limit = 279 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28560 
n_nop = 26565 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.002031 
CoL_Bus_Util = 0.068592 
Either_Row_CoL_Bus_Util = 0.069853 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.011028 
queue_avg = 0.554272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.554272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2447, Miss = 983, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2442, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2454, Miss = 981, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2446, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2446, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2440, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2448, Miss = 982, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2446, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2445, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2447, Miss = 982, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2445, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2440, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2449, Miss = 985, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2440, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2442, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2446, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2444, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2444, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2444, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2448, Miss = 980, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2452, Miss = 978, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2445, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2470, Miss = 989, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2446, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2478, Miss = 990, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2444, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2457, Miss = 985, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2459, Miss = 987, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2440, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2445, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2444, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2450, Miss = 983, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2450, Miss = 984, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2444, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2445, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2446, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 156507
L2_total_cache_misses = 62699
L2_total_cache_miss_rate = 0.4006
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156507
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=156507
icnt_total_pkts_simt_to_mem=156507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 156507
Req_Network_cycles = 48620
Req_Network_injected_packets_per_cycle =       3.2190 
Req_Network_conflicts_per_cycle =       0.4397
Req_Network_conflicts_per_cycle_util =       1.8989
Req_Bank_Level_Parallism =      13.9031
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0089
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0503

Reply_Network_injected_packets_num = 156507
Reply_Network_cycles = 48620
Reply_Network_injected_packets_per_cycle =        3.2190
Reply_Network_conflicts_per_cycle =        0.1184
Reply_Network_conflicts_per_cycle_util =       0.5219
Reply_Bank_Level_Parallism =      14.1879
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0402
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 13 sec (73 sec)
gpgpu_simulation_rate = 712580 (inst/sec)
gpgpu_simulation_rate = 666 (cycle/sec)
gpgpu_silicon_slowdown = 2172672x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 7459
gpu_sim_insn = 11004564
gpu_ipc =    1475.3405
gpu_tot_sim_cycle = 56079
gpu_tot_sim_insn = 63022904
gpu_tot_ipc =    1123.8236
gpu_tot_issued_cta = 11724
gpu_occupancy = 82.4308% 
gpu_tot_occupancy = 80.1640% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1896
partiton_level_parallism_total  =       3.3481
partiton_level_parallism_util =      14.3546
partiton_level_parallism_util_total  =      13.9763
L2_BW  =     193.9938 GB/Sec
L2_BW_total  =     155.0295 GB/Sec
gpu_total_sim_rate=741445

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2308, Miss = 2291, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2388, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2380, Miss = 2375, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2368, Miss = 2341, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2376, Miss = 2366, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2392, Miss = 2389, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2384, Miss = 2377, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2389, Miss = 2368, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2441, Miss = 2381, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2404, Miss = 2403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2332, Miss = 2327, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2388, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2380, Miss = 2376, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2360, Miss = 2357, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2364, Miss = 2359, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2388, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2388, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2344, Miss = 2321, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2351, Miss = 2323, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2360, Miss = 2332, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2423, Miss = 2395, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2393, Miss = 2361, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2356, Miss = 2348, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2370, Miss = 2370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2346, Miss = 2315, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2384, Miss = 2384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2374, Miss = 2313, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2388, Miss = 2360, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2384, Miss = 2384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2346, Miss = 2343, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2412, Miss = 2349, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2368, Miss = 2361, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2397, Miss = 2355, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2390, Miss = 2358, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 2388, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2348, Miss = 2343, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2384, Miss = 2377, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2360, Miss = 2357, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2441, Miss = 2402, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2396, Miss = 2391, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 2360, Miss = 2357, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 2332, Miss = 2327, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 2328, Miss = 2326, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 2372, Miss = 2371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2392, Miss = 2389, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 2366, Miss = 2333, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 2332, Miss = 2327, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 2336, Miss = 2330, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 2332, Miss = 2327, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2348, Miss = 2344, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 2376, Miss = 2375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 2366, Miss = 2363, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2356, Miss = 2329, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 2384, Miss = 2384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2328, Miss = 2326, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2372, Miss = 2371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2344, Miss = 2320, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2352, Miss = 2325, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2360, Miss = 2357, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 2360, Miss = 2358, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2312, Miss = 2287, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 2392, Miss = 2351, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2344, Miss = 2341, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 2360, Miss = 2357, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2316, Miss = 2311, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 2336, Miss = 2336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2336, Miss = 2336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 2423, Miss = 2376, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 189304
	L1D_total_cache_misses = 188373
	L1D_total_cache_miss_rate = 0.9951
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.142
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 140640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 904

Total_core_cache_fail_stats:
ctas_completed 11724, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
500, 415, 415, 415, 415, 415, 415, 415, 415, 415, 415, 415, 415, 415, 415, 415, 462, 462, 462, 462, 462, 462, 462, 462, 477, 462, 462, 462, 462, 462, 462, 462, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 465, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 465, 450, 450, 450, 
gpgpu_n_tot_thrd_icount = 63022904
gpgpu_n_tot_w_icount = 2351058
gpgpu_n_stall_shd_mem = 5
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 187757
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6000915
gpgpu_n_store_insn = 994
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1772841	W0_Idle:222941	W0_Scoreboard:1304726	W1:5911	W2:527	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:24	W31:141	W32:1969089
single_issue_nums: WS0:589167	WS1:587489	WS2:587269	WS3:587133	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1502056 {8:187757,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7510280 {40:187757,}
maxmflatency = 433 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 239 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4456 	14962 	9222 	10282 	13191 	10303 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	125058 	62699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	187751 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	187645 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5535      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      6854      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      5351      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 43.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 64.000000 43.000000 43.000000 64.000000 43.333332 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 26.000000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 43.000000 64.000000 40.000000 27.000000 
dram[3]: 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 32.500000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.750000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
dram[5]: 43.333332 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 64.000000 32.500000 64.000000 64.000000 40.000000 40.500000 
dram[6]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[7]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 32.500000 64.000000 32.500000 32.500000 43.333332 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.333334 40.000000 
dram[10]: 64.000000 64.000000 43.000000 43.000000 64.000000 43.000000 43.000000 43.000000 43.000000 64.000000 43.000000 43.000000 43.000000 22.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 27.333334 40.000000 
dram[13]: 43.000000 64.000000 64.000000 64.000000 64.000000 32.500000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.500000 
dram[14]: 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 43.000000 40.000000 40.000000 
dram[15]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.500000 16.600000 
dram[16]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 43.000000 64.000000 43.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 26.200001 64.000000 64.000000 43.333332 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.333332 43.000000 32.500000 43.000000 43.000000 64.000000 64.000000 44.000000 27.000000 
dram[19]: 64.000000 43.333332 64.000000 43.000000 43.000000 64.000000 43.000000 64.000000 32.500000 64.000000 43.000000 43.000000 64.000000 43.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 29.666666 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 29.666666 40.000000 
dram[22]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.333332 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 26.600000 43.000000 64.000000 64.000000 43.333332 43.000000 64.000000 43.000000 43.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 20.500000 40.000000 
dram[28]: 43.000000 64.000000 64.000000 32.500000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 27.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 43.000000 43.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.333332 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 33.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
average row locality = 62699/1199 = 52.292744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       129       128       129       128       128       129       129       128       129       129       128       130        80        80 
dram[1]:       128       128       128       130       128       128       128       128       128       128       128       130       130       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       129       129       128       128       129       128        80        81 
dram[3]:       128       129       129       128       128       128       130       128       129       128       129       129       128       128        80        80 
dram[4]:       131       128       128       128       129       128       128       128       128       128       129       128       129       128        80        80 
dram[5]:       130       128       128       128       128       129       128       129       129       128       128       130       128       128        80        81 
dram[6]:       128       128       128       129       128       128       128       128       128       128       128       128       128       129        80        80 
dram[7]:       129       128       128       129       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       130       128       130       130       130       128       128       128       129       128       128       129       129        80        80 
dram[9]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        82        80 
dram[10]:       128       128       129       129       128       129       129       129       129       128       129       129       129       132        80        80 
dram[11]:       128       128       128       128       128       128       128       130       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       130       128        82        80 
dram[13]:       129       128       128       128       128       130       129       128       128       128       128       128       128       128        80        81 
dram[14]:       128       129       129       128       128       128       128       128       128       128       128       130       128       129        80        80 
dram[15]:       129       128       128       128       128       129       128       128       128       129       128       128       128       128        81        83 
dram[16]:       128       129       128       128       128       128       128       128       128       128       128       129       129       128        83        80 
dram[17]:       128       129       128       130       128       128       129       128       128       128       131       128       128       130        80        80 
dram[18]:       128       128       128       129       128       128       129       130       129       130       129       129       128       128        88        81 
dram[19]:       128       130       128       129       129       128       129       128       130       128       129       129       128       129        88        80 
dram[20]:       128       128       128       128       128       128       128       130       128       128       128       128       128       129        89        80 
dram[21]:       128       128       128       128       128       128       129       128       128       128       128       128       129       129        89        80 
dram[22]:       128       129       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       129       128       129       128       128       128       128       129       128       128        80        80 
dram[24]:       128       129       128       128       129       128       128       128       129       128       128       128       130       128        80        80 
dram[25]:       129       128       129       128       128       129       129       129       129       128       128       128       128       130        80        80 
dram[26]:       129       128       128       128       133       129       128       128       130       129       128       129       129       128        80        80 
dram[27]:       128       128       130       128       128       128       128       129       128       128       128       128       128       128        82        80 
dram[28]:       129       128       128       130       128       129       128       128       129       129       128       128       128       128        81        80 
dram[29]:       128       128       128       129       129       129       128       129       128       128       128       129       128       130        80        80 
dram[30]:       128       128       129       128       128       128       129       129       128       128       128       128       128       129        80        80 
dram[31]:       132       128       128       128       128       130       128       128       128       128       128       128       129       128        80        80 
total dram reads = 62699
bank skew: 133/80 = 1.66
chip skew: 1970/1954 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        744       730       711       720       701       706       711       701       703       705       701       702       702       699       708       712
dram[1]:        747       730       713       704       707       717       711       708       700       704       702       700       720       705       708       705
dram[2]:        744       732       713       718       707       710       704       715       706       709       704       705       701       709       716       710
dram[3]:        746       732       709       715       708       723       707       707       699       703       701       702       700       702       701       710
dram[4]:        740       730       712       720       703       714       716       716       709       713       701       704       696       705       709       716
dram[5]:        739       732       714       710       706       715       708       703       698       706       701       702       704       704       699       718
dram[6]:        745       731       716       716       706       714       712       715       704       706       703       708       705       705       708       715
dram[7]:        742       731       716       709       713       716       706       716       699       709       698       702       698       701       703       706
dram[8]:        743       727       713       714       702       705       711       712       709       710       703       707       698       709       710       714
dram[9]:        745       731       714       707       709       721       713       717       704       708       700       704       700       701       700       707
dram[10]:        743       732       709       716       709       713       710       710       709       709       705       706       701       694       707       717
dram[11]:        748       730       714       710       709       719       706       717       701       706       701       708       702       708       704       704
dram[12]:        742       733       711       718       706       707       708       709       706       722       702       708       701       712       706       712
dram[13]:        742       733       714       714       710       713       702       717       701       707       700       703       701       703       704       700
dram[14]:        746       727       711       716       707       711       704       710       713       707       704       699       701       703       710       719
dram[15]:        745       729       713       712       705       726       710       706       704       703       702       709       702       701       698       693
dram[16]:        746       726       712       717       705       711       721       710       710       710       702       702       700       710       735       715
dram[17]:        744       732       711       706       711       719       706       716       699       703       693       704       703       701       700       705
dram[18]:        745       730       711       712       700       707       707       711       709       705       700       702       704       707       711       712
dram[19]:        748       724       706       711       719       717       710       719       699       706       698       704       703       702       702       707
dram[20]:        744       733       712       717       710       702       714       700       708       708       703       704       708       703       707       724
dram[21]:        744       734       713       712       705       713       700       710       702       706       704       705       701       702       701       710
dram[22]:        743       730       712       714       703       706       708       715       702       712       701       702       705       708       716       715
dram[23]:        749       731       711       711       699       712       707       717       699       712       705       699       703       703       701       703
dram[24]:        744       730       715       722       706       712       706       707       703       709       705       708       699       708       710       708
dram[25]:        747       730       710       709       712       720       702       713       699       704       703       705       702       703       702       702
dram[26]:        745       730       715       723       696       705       702       708       700       708       701       702       702       707       715       712
dram[27]:        744       731       706       707       705       716       703       706       703       702       703       704       707       708       694       704
dram[28]:        744       731       715       714       709       709       705       713       702       712       702       707       704       710       711       711
dram[29]:        745       733       713       707       704       716       710       716       698       710       703       701       700       704       701       704
dram[30]:        742       733       709       721       702       711       707       709       702       708       705       707       706       709       710       714
dram[31]:        734       736       715       707       710       711       710       717       704       701       703       704       697       704       703       705
maximum mf latency per bank:
dram[0]:        419       408       408       402       366       368       367       359       360       361       392       377       376       380       368       374
dram[1]:        405       390       394       381       369       389       361       368       360       366       372       362       426       375       364       365
dram[2]:        411       400       413       400       377       383       365       373       370       385       383       382       370       394       382       374
dram[3]:        403       397       394       395       374       409       383       366       369       372       356       359       355       364       362       357
dram[4]:        414       390       405       401       365       407       388       391       373       386       393       391       356       373       388       382
dram[5]:        403       401       401       381       363       410       365       371       368       375       365       374       378       378       365       377
dram[6]:        409       390       433       387       384       387       374       394       361       377       380       386       374       369       378       378
dram[7]:        399       391       397       381       387       388       363       388       357       357       371       368       366       374       361       360
dram[8]:        409       396       406       394       382       379       373       373       362       380       379       394       355       378       372       376
dram[9]:        401       395       409       381       381       400       385       400       367       368       358       373       366       355       369       368
dram[10]:        405       403       405       396       383       393       373       364       372       384       381       404       367       363       370       380
dram[11]:        407       393       394       381       378       396       375       396       371       375       364       373       373       386       364       356
dram[12]:        414       410       411       397       364       389       363       362       378       423       373       391       373       385       393       383
dram[13]:        400       399       405       381       371       393       360       376       364       372       363       359       356       362       365       365
dram[14]:        410       398       415       389       372       391       360       366       379       368       383       385       358       367       378       380
dram[15]:        406       390       394       381       357       417       376       375       383       371       358       365       375       366       358       370
dram[16]:        415       397       401       394       380       368       406       381       364       387       390       408       363       377       370       394
dram[17]:        396       402       407       381       387       400       361       389       367       370       366       364       364       370       361       372
dram[18]:        414       392       386       393       356       363       373       371       374       383       381       386       371       374       373       405
dram[19]:        404       388       394       398       399       390       369       401       370       377       359       373       402       362       359       363
dram[20]:        414       403       406       398       392       363       381       363       372       396       376       367       406       369       391       394
dram[21]:        400       401       406       381       376       388       357       363       371       372       372       381       402       385       365       365
dram[22]:        407       404       397       400       357       375       358       388       365       383       371       368       389       367       396       382
dram[23]:        407       399       394       381       358       371       389       384       358       380       387       365       373       368       369       364
dram[24]:        407       402       411       397       374       388       372       375       369       376       393       371       387       374       391       369
dram[25]:        407       391       394       381       375       413       373       394       368       373       371       371       365       385       366       360
dram[26]:        420       396       403       400       383       400       362       364       395       381       364       392       370       366       388       376
dram[27]:        399       392       399       381       371       408       365       358       369       369       365       373       370       385       369       363
dram[28]:        420       397       415       400       373       396       370       379       374       379       373       381       364       376       382       376
dram[29]:        394       399       407       381       366       394       365       382       366       367       362       366       379       385       369       365
dram[30]:        407       394       381       389       371       376       368       390       366       371       397       397       372       373       379       391
dram[31]:        400       407       417       381       373       386       369       389       367       369       375       369       373       371       359       368
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30934 n_act=40 n_pre=24 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05953
n_activity=3446 dram_eff=0.5691
bk0: 129a 32758i bk1: 128a 32779i bk2: 129a 32780i bk3: 128a 32786i bk4: 129a 32785i bk5: 128a 32774i bk6: 128a 32785i bk7: 129a 32761i bk8: 129a 32780i bk9: 128a 32798i bk10: 129a 32798i bk11: 129a 32774i bk12: 128a 32805i bk13: 130a 32774i bk14: 80a 32845i bk15: 80a 32837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979602
Row_Buffer_Locality_read = 0.979602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587770
Bank_Level_Parallism_Col = 1.560444
Bank_Level_Parallism_Ready = 1.096379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560444 

BW Util details:
bwutil = 0.059529 
total_CMD = 32942 
util_bw = 1961 
Wasted_Col = 673 
Wasted_Row = 146 
Idle = 30162 

BW Util Bottlenecks: 
RCDc_limit = 335 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30934 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 24 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 1961 
Row_Bus_Util =  0.001943 
CoL_Bus_Util = 0.059529 
Either_Row_CoL_Bus_Util = 0.060956 
Issued_on_Two_Bus_Simul_Util = 0.000516 
issued_two_Eff = 0.008466 
queue_avg = 0.447757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.447757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30944 n_act=38 n_pre=22 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05944
n_activity=3260 dram_eff=0.6006
bk0: 128a 32776i bk1: 128a 32787i bk2: 128a 32817i bk3: 130a 32781i bk4: 128a 32791i bk5: 128a 32783i bk6: 128a 32796i bk7: 128a 32782i bk8: 128a 32814i bk9: 128a 32795i bk10: 128a 32814i bk11: 130a 32751i bk12: 130a 32711i bk13: 128a 32797i bk14: 80a 32832i bk15: 80a 32825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980592
Row_Buffer_Locality_read = 0.980592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601903
Bank_Level_Parallism_Col = 1.552490
Bank_Level_Parallism_Ready = 1.093463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552490 

BW Util details:
bwutil = 0.059438 
total_CMD = 32942 
util_bw = 1958 
Wasted_Col = 668 
Wasted_Row = 107 
Idle = 30209 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30944 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1958 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.059438 
Either_Row_CoL_Bus_Util = 0.060652 
Issued_on_Two_Bus_Simul_Util = 0.000607 
issued_two_Eff = 0.010010 
queue_avg = 0.491197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.491197
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30948 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05941
n_activity=3266 dram_eff=0.5992
bk0: 129a 32760i bk1: 128a 32778i bk2: 128a 32801i bk3: 128a 32783i bk4: 128a 32814i bk5: 128a 32795i bk6: 128a 32792i bk7: 128a 32776i bk8: 129a 32771i bk9: 129a 32767i bk10: 128a 32818i bk11: 128a 32799i bk12: 129a 32782i bk13: 128a 32802i bk14: 80a 32838i bk15: 81a 32800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.596260
Bank_Level_Parallism_Col = 1.564429
Bank_Level_Parallism_Ready = 1.074093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564429 

BW Util details:
bwutil = 0.059407 
total_CMD = 32942 
util_bw = 1957 
Wasted_Col = 648 
Wasted_Row = 122 
Idle = 30215 

BW Util Bottlenecks: 
RCDc_limit = 298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30948 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001761 
CoL_Bus_Util = 0.059407 
Either_Row_CoL_Bus_Util = 0.060531 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.010532 
queue_avg = 0.513114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.513114
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30940 n_act=39 n_pre=23 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05947
n_activity=3401 dram_eff=0.576
bk0: 128a 32776i bk1: 129a 32759i bk2: 129a 32792i bk3: 128a 32771i bk4: 128a 32803i bk5: 128a 32793i bk6: 130a 32750i bk7: 128a 32800i bk8: 129a 32785i bk9: 128a 32791i bk10: 129a 32770i bk11: 129a 32769i bk12: 128a 32808i bk13: 128a 32798i bk14: 80a 32850i bk15: 80a 32835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980092
Row_Buffer_Locality_read = 0.980092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562411
Bank_Level_Parallism_Col = 1.537093
Bank_Level_Parallism_Ready = 1.093925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537093 

BW Util details:
bwutil = 0.059468 
total_CMD = 32942 
util_bw = 1959 
Wasted_Col = 701 
Wasted_Row = 144 
Idle = 30138 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30940 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1959 
Row_Bus_Util =  0.001882 
CoL_Bus_Util = 0.059468 
Either_Row_CoL_Bus_Util = 0.060773 
Issued_on_Two_Bus_Simul_Util = 0.000577 
issued_two_Eff = 0.009491 
queue_avg = 0.446876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.446876
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30951 n_act=37 n_pre=21 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05944
n_activity=3292 dram_eff=0.5948
bk0: 131a 32726i bk1: 128a 32779i bk2: 128a 32820i bk3: 128a 32800i bk4: 129a 32774i bk5: 128a 32771i bk6: 128a 32790i bk7: 128a 32786i bk8: 128a 32799i bk9: 128a 32794i bk10: 129a 32796i bk11: 128a 32795i bk12: 129a 32797i bk13: 128a 32795i bk14: 80a 32849i bk15: 80a 32834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981103
Row_Buffer_Locality_read = 0.981103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580775
Bank_Level_Parallism_Col = 1.539257
Bank_Level_Parallism_Ready = 1.085802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539257 

BW Util details:
bwutil = 0.059438 
total_CMD = 32942 
util_bw = 1958 
Wasted_Col = 668 
Wasted_Row = 110 
Idle = 30206 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30951 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1958 
Row_Bus_Util =  0.001761 
CoL_Bus_Util = 0.059438 
Either_Row_CoL_Bus_Util = 0.060440 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.012557 
queue_avg = 0.502246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.502246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30949 n_act=38 n_pre=22 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0595
n_activity=3399 dram_eff=0.5766
bk0: 130a 32753i bk1: 128a 32786i bk2: 128a 32821i bk3: 128a 32797i bk4: 128a 32811i bk5: 129a 32764i bk6: 128a 32791i bk7: 129a 32763i bk8: 129a 32779i bk9: 128a 32789i bk10: 128a 32813i bk11: 130a 32748i bk12: 128a 32805i bk13: 128a 32786i bk14: 80a 32856i bk15: 81a 32828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980612
Row_Buffer_Locality_read = 0.980612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555158
Bank_Level_Parallism_Col = 1.509731
Bank_Level_Parallism_Ready = 1.089796
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509731 

BW Util details:
bwutil = 0.059499 
total_CMD = 32942 
util_bw = 1960 
Wasted_Col = 725 
Wasted_Row = 107 
Idle = 30150 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30949 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1960 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.059499 
Either_Row_CoL_Bus_Util = 0.060500 
Issued_on_Two_Bus_Simul_Util = 0.000820 
issued_two_Eff = 0.013547 
queue_avg = 0.468794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.468794
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30955 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05932
n_activity=3178 dram_eff=0.6149
bk0: 128a 32782i bk1: 128a 32777i bk2: 128a 32811i bk3: 129a 32778i bk4: 128a 32825i bk5: 128a 32784i bk6: 128a 32793i bk7: 128a 32782i bk8: 128a 32800i bk9: 128a 32800i bk10: 128a 32815i bk11: 128a 32799i bk12: 128a 32798i bk13: 129a 32765i bk14: 80a 32837i bk15: 80a 32830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590569
Bank_Level_Parallism_Col = 1.550078
Bank_Level_Parallism_Ready = 1.092631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550078 

BW Util details:
bwutil = 0.059316 
total_CMD = 32942 
util_bw = 1954 
Wasted_Col = 635 
Wasted_Row = 83 
Idle = 30270 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30955 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001579 
CoL_Bus_Util = 0.059316 
Either_Row_CoL_Bus_Util = 0.060318 
Issued_on_Two_Bus_Simul_Util = 0.000577 
issued_two_Eff = 0.009562 
queue_avg = 0.490438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.490438
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30953 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05938
n_activity=3257 dram_eff=0.6006
bk0: 129a 32753i bk1: 128a 32790i bk2: 128a 32813i bk3: 129a 32783i bk4: 128a 32798i bk5: 128a 32791i bk6: 128a 32802i bk7: 129a 32764i bk8: 128a 32829i bk9: 128a 32797i bk10: 129a 32797i bk11: 128a 32789i bk12: 128a 32836i bk13: 128a 32809i bk14: 80a 32849i bk15: 80a 32832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542080
Bank_Level_Parallism_Col = 1.495606
Bank_Level_Parallism_Ready = 1.098160
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495606 

BW Util details:
bwutil = 0.059377 
total_CMD = 32942 
util_bw = 1956 
Wasted_Col = 675 
Wasted_Row = 90 
Idle = 30221 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30953 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.059377 
Either_Row_CoL_Bus_Util = 0.060379 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.011564 
queue_avg = 0.453980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.45398
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30934 n_act=42 n_pre=26 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05959
n_activity=3585 dram_eff=0.5476
bk0: 128a 32783i bk1: 130a 32730i bk2: 128a 32821i bk3: 130a 32746i bk4: 130a 32758i bk5: 130a 32775i bk6: 128a 32789i bk7: 128a 32785i bk8: 128a 32794i bk9: 129a 32769i bk10: 128a 32810i bk11: 128a 32796i bk12: 129a 32785i bk13: 129a 32767i bk14: 80a 32843i bk15: 80a 32835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978604
Row_Buffer_Locality_read = 0.978604
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544792
Bank_Level_Parallism_Col = 1.518574
Bank_Level_Parallism_Ready = 1.075395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518574 

BW Util details:
bwutil = 0.059590 
total_CMD = 32942 
util_bw = 1963 
Wasted_Col = 747 
Wasted_Row = 170 
Idle = 30062 

BW Util Bottlenecks: 
RCDc_limit = 368 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30934 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 26 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 1963 
Row_Bus_Util =  0.002064 
CoL_Bus_Util = 0.059590 
Either_Row_CoL_Bus_Util = 0.060956 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.011454 
queue_avg = 0.509198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.509198
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30955 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05935
n_activity=3209 dram_eff=0.6092
bk0: 128a 32776i bk1: 128a 32787i bk2: 128a 32815i bk3: 128a 32795i bk4: 128a 32807i bk5: 129a 32764i bk6: 128a 32799i bk7: 128a 32782i bk8: 128a 32803i bk9: 128a 32790i bk10: 128a 32803i bk11: 128a 32793i bk12: 128a 32811i bk13: 128a 32792i bk14: 82a 32824i bk15: 80a 32843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561074
Bank_Level_Parallism_Col = 1.512704
Bank_Level_Parallism_Ready = 1.089514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512704 

BW Util details:
bwutil = 0.059347 
total_CMD = 32942 
util_bw = 1955 
Wasted_Col = 693 
Wasted_Row = 70 
Idle = 30224 

BW Util Bottlenecks: 
RCDc_limit = 269 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30955 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001579 
CoL_Bus_Util = 0.059347 
Either_Row_CoL_Bus_Util = 0.060318 
Issued_on_Two_Bus_Simul_Util = 0.000607 
issued_two_Eff = 0.010065 
queue_avg = 0.464301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.464301
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30918 n_act=45 n_pre=29 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05965
n_activity=3607 dram_eff=0.5448
bk0: 128a 32783i bk1: 128a 32777i bk2: 129a 32786i bk3: 129a 32780i bk4: 128a 32808i bk5: 129a 32768i bk6: 129a 32770i bk7: 129a 32765i bk8: 129a 32760i bk9: 128a 32795i bk10: 129a 32784i bk11: 129a 32769i bk12: 129a 32777i bk13: 132a 32698i bk14: 80a 32842i bk15: 80a 32830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574299
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.075827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553303 

BW Util details:
bwutil = 0.059650 
total_CMD = 32942 
util_bw = 1965 
Wasted_Col = 722 
Wasted_Row = 200 
Idle = 30055 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 436 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30918 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1965 
Row_Bus_Util =  0.002246 
CoL_Bus_Util = 0.059650 
Either_Row_CoL_Bus_Util = 0.061441 
Issued_on_Two_Bus_Simul_Util = 0.000455 
issued_two_Eff = 0.007411 
queue_avg = 0.504736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.504736
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30959 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05932
n_activity=3138 dram_eff=0.6227
bk0: 128a 32776i bk1: 128a 32787i bk2: 128a 32819i bk3: 128a 32803i bk4: 128a 32795i bk5: 128a 32773i bk6: 128a 32804i bk7: 130a 32732i bk8: 128a 32810i bk9: 128a 32790i bk10: 128a 32818i bk11: 128a 32797i bk12: 128a 32799i bk13: 128a 32786i bk14: 80a 32853i bk15: 80a 32847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579202
Bank_Level_Parallism_Col = 1.527629
Bank_Level_Parallism_Ready = 1.105425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527629 

BW Util details:
bwutil = 0.059316 
total_CMD = 32942 
util_bw = 1954 
Wasted_Col = 662 
Wasted_Row = 67 
Idle = 30259 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30959 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001579 
CoL_Bus_Util = 0.059316 
Either_Row_CoL_Bus_Util = 0.060197 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.011599 
queue_avg = 0.481058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.481058
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30945 n_act=37 n_pre=21 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05944
n_activity=3306 dram_eff=0.5923
bk0: 129a 32759i bk1: 128a 32776i bk2: 128a 32804i bk3: 128a 32788i bk4: 128a 32801i bk5: 129a 32749i bk6: 128a 32797i bk7: 128a 32785i bk8: 128a 32817i bk9: 128a 32782i bk10: 128a 32821i bk11: 128a 32796i bk12: 130a 32756i bk13: 128a 32792i bk14: 82a 32815i bk15: 80a 32830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981103
Row_Buffer_Locality_read = 0.981103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561761
Bank_Level_Parallism_Col = 1.530320
Bank_Level_Parallism_Ready = 1.093973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530320 

BW Util details:
bwutil = 0.059438 
total_CMD = 32942 
util_bw = 1958 
Wasted_Col = 712 
Wasted_Row = 123 
Idle = 30149 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30945 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1958 
Row_Bus_Util =  0.001761 
CoL_Bus_Util = 0.059438 
Either_Row_CoL_Bus_Util = 0.060622 
Issued_on_Two_Bus_Simul_Util = 0.000577 
issued_two_Eff = 0.009514 
queue_avg = 0.504887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.504887
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30951 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05941
n_activity=3277 dram_eff=0.5972
bk0: 129a 32753i bk1: 128a 32790i bk2: 128a 32827i bk3: 128a 32815i bk4: 128a 32792i bk5: 130a 32742i bk6: 129a 32786i bk7: 128a 32797i bk8: 128a 32805i bk9: 128a 32787i bk10: 128a 32817i bk11: 128a 32796i bk12: 128a 32799i bk13: 128a 32792i bk14: 80a 32843i bk15: 81a 32840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545289
Bank_Level_Parallism_Col = 1.506834
Bank_Level_Parallism_Ready = 1.075626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506834 

BW Util details:
bwutil = 0.059407 
total_CMD = 32942 
util_bw = 1957 
Wasted_Col = 690 
Wasted_Row = 102 
Idle = 30193 

BW Util Bottlenecks: 
RCDc_limit = 288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30951 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.059407 
Either_Row_CoL_Bus_Util = 0.060440 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.011050 
queue_avg = 0.462206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.462206
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30947 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05941
n_activity=3275 dram_eff=0.5976
bk0: 128a 32781i bk1: 129a 32755i bk2: 129a 32776i bk3: 128a 32794i bk4: 128a 32814i bk5: 128a 32798i bk6: 128a 32797i bk7: 128a 32787i bk8: 128a 32805i bk9: 128a 32804i bk10: 128a 32812i bk11: 130a 32775i bk12: 128a 32806i bk13: 129a 32766i bk14: 80a 32847i bk15: 80a 32836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578442
Bank_Level_Parallism_Col = 1.544646
Bank_Level_Parallism_Ready = 1.081247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544646 

BW Util details:
bwutil = 0.059407 
total_CMD = 32942 
util_bw = 1957 
Wasted_Col = 644 
Wasted_Row = 108 
Idle = 30233 

BW Util Bottlenecks: 
RCDc_limit = 285 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30947 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.059407 
Either_Row_CoL_Bus_Util = 0.060561 
Issued_on_Two_Bus_Simul_Util = 0.000546 
issued_two_Eff = 0.009023 
queue_avg = 0.468156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.468156
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30947 n_act=38 n_pre=22 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05947
n_activity=3370 dram_eff=0.5813
bk0: 129a 32752i bk1: 128a 32788i bk2: 128a 32813i bk3: 128a 32796i bk4: 128a 32805i bk5: 129a 32768i bk6: 128a 32792i bk7: 128a 32791i bk8: 128a 32812i bk9: 129a 32765i bk10: 128a 32808i bk11: 128a 32791i bk12: 128a 32803i bk13: 128a 32808i bk14: 81a 32851i bk15: 83a 32774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980602
Row_Buffer_Locality_read = 0.980602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553475
Bank_Level_Parallism_Col = 1.518757
Bank_Level_Parallism_Ready = 1.081674
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518757 

BW Util details:
bwutil = 0.059468 
total_CMD = 32942 
util_bw = 1959 
Wasted_Col = 693 
Wasted_Row = 125 
Idle = 30165 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30947 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1959 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.059468 
Either_Row_CoL_Bus_Util = 0.060561 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.012030 
queue_avg = 0.463087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.463087
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30951 n_act=36 n_pre=20 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05944
n_activity=3154 dram_eff=0.6208
bk0: 128a 32782i bk1: 129a 32756i bk2: 128a 32804i bk3: 128a 32786i bk4: 128a 32794i bk5: 128a 32769i bk6: 128a 32784i bk7: 128a 32775i bk8: 128a 32797i bk9: 128a 32790i bk10: 128a 32817i bk11: 129a 32772i bk12: 129a 32772i bk13: 128a 32790i bk14: 83a 32813i bk15: 80a 32829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981614
Row_Buffer_Locality_read = 0.981614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.622419
Bank_Level_Parallism_Col = 1.582692
Bank_Level_Parallism_Ready = 1.088866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577692 

BW Util details:
bwutil = 0.059438 
total_CMD = 32942 
util_bw = 1958 
Wasted_Col = 654 
Wasted_Row = 100 
Idle = 30230 

BW Util Bottlenecks: 
RCDc_limit = 280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30951 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1958 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.059438 
Either_Row_CoL_Bus_Util = 0.060440 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.011552 
queue_avg = 0.513660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.51366
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30938 n_act=39 n_pre=23 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05953
n_activity=3354 dram_eff=0.5847
bk0: 128a 32777i bk1: 129a 32764i bk2: 128a 32832i bk3: 130a 32786i bk4: 128a 32814i bk5: 128a 32783i bk6: 129a 32770i bk7: 128a 32788i bk8: 128a 32816i bk9: 128a 32804i bk10: 131a 32748i bk11: 128a 32800i bk12: 128a 32798i bk13: 130a 32755i bk14: 80a 32851i bk15: 80a 32837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980112
Row_Buffer_Locality_read = 0.980112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538736
Bank_Level_Parallism_Col = 1.501692
Bank_Level_Parallism_Ready = 1.088730
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501692 

BW Util details:
bwutil = 0.059529 
total_CMD = 32942 
util_bw = 1961 
Wasted_Col = 715 
Wasted_Row = 125 
Idle = 30141 

BW Util Bottlenecks: 
RCDc_limit = 314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30938 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1961 
Row_Bus_Util =  0.001882 
CoL_Bus_Util = 0.059529 
Either_Row_CoL_Bus_Util = 0.060834 
Issued_on_Two_Bus_Simul_Util = 0.000577 
issued_two_Eff = 0.009481 
queue_avg = 0.444235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.444235
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30928 n_act=41 n_pre=25 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0598
n_activity=3513 dram_eff=0.5608
bk0: 128a 32782i bk1: 128a 32779i bk2: 128a 32786i bk3: 129a 32762i bk4: 128a 32815i bk5: 128a 32794i bk6: 129a 32779i bk7: 130a 32761i bk8: 129a 32784i bk9: 130a 32739i bk10: 129a 32790i bk11: 129a 32774i bk12: 128a 32803i bk13: 128a 32798i bk14: 88a 32833i bk15: 81a 32810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979188
Row_Buffer_Locality_read = 0.979188
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544572
Bank_Level_Parallism_Col = 1.515319
Bank_Level_Parallism_Ready = 1.081726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515319 

BW Util details:
bwutil = 0.059802 
total_CMD = 32942 
util_bw = 1970 
Wasted_Col = 757 
Wasted_Row = 156 
Idle = 30059 

BW Util Bottlenecks: 
RCDc_limit = 336 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30928 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1970 
Row_Bus_Util =  0.002004 
CoL_Bus_Util = 0.059802 
Either_Row_CoL_Bus_Util = 0.061138 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.010924 
queue_avg = 0.473681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.473681
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30926 n_act=41 n_pre=25 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0598
n_activity=3485 dram_eff=0.5653
bk0: 128a 32772i bk1: 130a 32762i bk2: 128a 32812i bk3: 129a 32767i bk4: 129a 32784i bk5: 128a 32788i bk6: 129a 32779i bk7: 128a 32795i bk8: 130a 32758i bk9: 128a 32792i bk10: 129a 32795i bk11: 129a 32770i bk12: 128a 32810i bk13: 129a 32753i bk14: 88a 32836i bk15: 80a 32835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979188
Row_Buffer_Locality_read = 0.979188
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548184
Bank_Level_Parallism_Col = 1.515399
Bank_Level_Parallism_Ready = 1.107107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515399 

BW Util details:
bwutil = 0.059802 
total_CMD = 32942 
util_bw = 1970 
Wasted_Col = 745 
Wasted_Row = 149 
Idle = 30078 

BW Util Bottlenecks: 
RCDc_limit = 342 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30926 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1970 
Row_Bus_Util =  0.002004 
CoL_Bus_Util = 0.059802 
Either_Row_CoL_Bus_Util = 0.061198 
Issued_on_Two_Bus_Simul_Util = 0.000607 
issued_two_Eff = 0.009921 
queue_avg = 0.470797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.470797
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30946 n_act=35 n_pre=19 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05962
n_activity=3172 dram_eff=0.6192
bk0: 128a 32784i bk1: 128a 32776i bk2: 128a 32814i bk3: 128a 32797i bk4: 128a 32796i bk5: 128a 32792i bk6: 128a 32786i bk7: 130a 32758i bk8: 128a 32791i bk9: 128a 32780i bk10: 128a 32817i bk11: 128a 32791i bk12: 128a 32792i bk13: 129a 32764i bk14: 89a 32803i bk15: 80a 32819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982179
Row_Buffer_Locality_read = 0.982179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.613569
Bank_Level_Parallism_Col = 1.576200
Bank_Level_Parallism_Ready = 1.085031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576200 

BW Util details:
bwutil = 0.059620 
total_CMD = 32942 
util_bw = 1964 
Wasted_Col = 655 
Wasted_Row = 93 
Idle = 30230 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30946 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1964 
Row_Bus_Util =  0.001639 
CoL_Bus_Util = 0.059620 
Either_Row_CoL_Bus_Util = 0.060591 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.011022 
queue_avg = 0.500364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.500364
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30943 n_act=36 n_pre=20 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05962
n_activity=3239 dram_eff=0.6064
bk0: 128a 32777i bk1: 128a 32786i bk2: 128a 32812i bk3: 128a 32800i bk4: 128a 32806i bk5: 128a 32795i bk6: 129a 32774i bk7: 128a 32793i bk8: 128a 32816i bk9: 128a 32798i bk10: 128a 32803i bk11: 128a 32801i bk12: 129a 32793i bk13: 129a 32766i bk14: 89a 32812i bk15: 80a 32828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981670
Row_Buffer_Locality_read = 0.981670
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591958
Bank_Level_Parallism_Col = 1.546053
Bank_Level_Parallism_Ready = 1.081466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546053 

BW Util details:
bwutil = 0.059620 
total_CMD = 32942 
util_bw = 1964 
Wasted_Col = 632 
Wasted_Row = 90 
Idle = 30256 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30943 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1964 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.059620 
Either_Row_CoL_Bus_Util = 0.060682 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.010505 
queue_avg = 0.441139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.441139
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30958 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05935
n_activity=3072 dram_eff=0.6364
bk0: 128a 32784i bk1: 129a 32752i bk2: 128a 32799i bk3: 128a 32789i bk4: 128a 32811i bk5: 128a 32805i bk6: 128a 32797i bk7: 128a 32780i bk8: 128a 32806i bk9: 128a 32794i bk10: 128a 32825i bk11: 128a 32806i bk12: 128a 32807i bk13: 128a 32799i bk14: 82a 32839i bk15: 80a 32835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594153
Bank_Level_Parallism_Col = 1.545526
Bank_Level_Parallism_Ready = 1.074680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545526 

BW Util details:
bwutil = 0.059347 
total_CMD = 32942 
util_bw = 1955 
Wasted_Col = 612 
Wasted_Row = 67 
Idle = 30308 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30958 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.001518 
CoL_Bus_Util = 0.059347 
Either_Row_CoL_Bus_Util = 0.060227 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.010585 
queue_avg = 0.457015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.457015
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30954 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05935
n_activity=3171 dram_eff=0.6165
bk0: 128a 32775i bk1: 128a 32787i bk2: 128a 32809i bk3: 128a 32787i bk4: 129a 32781i bk5: 128a 32788i bk6: 129a 32771i bk7: 128a 32793i bk8: 128a 32818i bk9: 128a 32789i bk10: 128a 32804i bk11: 129a 32778i bk12: 128a 32804i bk13: 128a 32802i bk14: 80a 32852i bk15: 80a 32833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591623
Bank_Level_Parallism_Col = 1.546723
Bank_Level_Parallism_Ready = 1.097698
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546723 

BW Util details:
bwutil = 0.059347 
total_CMD = 32942 
util_bw = 1955 
Wasted_Col = 637 
Wasted_Row = 82 
Idle = 30268 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30954 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001639 
CoL_Bus_Util = 0.059347 
Either_Row_CoL_Bus_Util = 0.060348 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.010563 
queue_avg = 0.473438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.473438
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30944 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05941
n_activity=3225 dram_eff=0.6068
bk0: 128a 32783i bk1: 129a 32753i bk2: 128a 32807i bk3: 128a 32782i bk4: 129a 32781i bk5: 128a 32796i bk6: 128a 32811i bk7: 128a 32785i bk8: 129a 32777i bk9: 128a 32800i bk10: 128a 32822i bk11: 128a 32792i bk12: 130a 32789i bk13: 128a 32800i bk14: 80a 32842i bk15: 80a 32835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603151
Bank_Level_Parallism_Col = 1.568566
Bank_Level_Parallism_Ready = 1.086868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568566 

BW Util details:
bwutil = 0.059407 
total_CMD = 32942 
util_bw = 1957 
Wasted_Col = 604 
Wasted_Row = 105 
Idle = 30276 

BW Util Bottlenecks: 
RCDc_limit = 301 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30944 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.059407 
Either_Row_CoL_Bus_Util = 0.060652 
Issued_on_Two_Bus_Simul_Util = 0.000455 
issued_two_Eff = 0.007508 
queue_avg = 0.498543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.498543
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30944 n_act=39 n_pre=23 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0595
n_activity=3385 dram_eff=0.579
bk0: 129a 32751i bk1: 128a 32787i bk2: 129a 32788i bk3: 128a 32786i bk4: 128a 32797i bk5: 129a 32757i bk6: 129a 32785i bk7: 129a 32782i bk8: 129a 32789i bk9: 128a 32795i bk10: 128a 32822i bk11: 128a 32787i bk12: 128a 32808i bk13: 130a 32772i bk14: 80a 32839i bk15: 80a 32834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980102
Row_Buffer_Locality_read = 0.980102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573753
Bank_Level_Parallism_Col = 1.534247
Bank_Level_Parallism_Ready = 1.092347
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533105 

BW Util details:
bwutil = 0.059499 
total_CMD = 32942 
util_bw = 1960 
Wasted_Col = 681 
Wasted_Row = 125 
Idle = 30176 

BW Util Bottlenecks: 
RCDc_limit = 302 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30944 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1960 
Row_Bus_Util =  0.001882 
CoL_Bus_Util = 0.059499 
Either_Row_CoL_Bus_Util = 0.060652 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.012012 
queue_avg = 0.480086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.480086
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30932 n_act=41 n_pre=25 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05962
n_activity=3432 dram_eff=0.5723
bk0: 129a 32757i bk1: 128a 32777i bk2: 128a 32798i bk3: 128a 32788i bk4: 133a 32731i bk5: 129a 32759i bk6: 128a 32808i bk7: 128a 32789i bk8: 130a 32788i bk9: 129a 32775i bk10: 128a 32830i bk11: 129a 32790i bk12: 129a 32795i bk13: 128a 32797i bk14: 80a 32841i bk15: 80a 32832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979124
Row_Buffer_Locality_read = 0.979124
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588470
Bank_Level_Parallism_Col = 1.552388
Bank_Level_Parallism_Ready = 1.075866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551233 

BW Util details:
bwutil = 0.059620 
total_CMD = 32942 
util_bw = 1964 
Wasted_Col = 646 
Wasted_Row = 148 
Idle = 30184 

BW Util Bottlenecks: 
RCDc_limit = 364 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30932 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1964 
Row_Bus_Util =  0.002004 
CoL_Bus_Util = 0.059620 
Either_Row_CoL_Bus_Util = 0.061016 
Issued_on_Two_Bus_Simul_Util = 0.000607 
issued_two_Eff = 0.009950 
queue_avg = 0.473256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.473256
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30950 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05941
n_activity=3230 dram_eff=0.6059
bk0: 128a 32777i bk1: 128a 32786i bk2: 130a 32789i bk3: 128a 32792i bk4: 128a 32805i bk5: 128a 32777i bk6: 128a 32804i bk7: 129a 32771i bk8: 128a 32813i bk9: 128a 32794i bk10: 128a 32813i bk11: 128a 32790i bk12: 128a 32803i bk13: 128a 32780i bk14: 82a 32802i bk15: 80a 32839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571167
Bank_Level_Parallism_Col = 1.516080
Bank_Level_Parallism_Ready = 1.094532
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514945 

BW Util details:
bwutil = 0.059407 
total_CMD = 32942 
util_bw = 1957 
Wasted_Col = 701 
Wasted_Row = 75 
Idle = 30209 

BW Util Bottlenecks: 
RCDc_limit = 299 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30950 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.059407 
Either_Row_CoL_Bus_Util = 0.060470 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.010542 
queue_avg = 0.445237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.445237
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30943 n_act=39 n_pre=23 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05947
n_activity=3367 dram_eff=0.5818
bk0: 129a 32757i bk1: 128a 32778i bk2: 128a 32801i bk3: 130a 32739i bk4: 128a 32802i bk5: 129a 32747i bk6: 128a 32800i bk7: 128a 32794i bk8: 129a 32777i bk9: 129a 32763i bk10: 128a 32819i bk11: 128a 32794i bk12: 128a 32794i bk13: 128a 32778i bk14: 81a 32819i bk15: 80a 32844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980092
Row_Buffer_Locality_read = 0.980092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584885
Bank_Level_Parallism_Col = 1.556525
Bank_Level_Parallism_Ready = 1.092394
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556525 

BW Util details:
bwutil = 0.059468 
total_CMD = 32942 
util_bw = 1959 
Wasted_Col = 692 
Wasted_Row = 141 
Idle = 30150 

BW Util Bottlenecks: 
RCDc_limit = 322 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30943 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1959 
Row_Bus_Util =  0.001882 
CoL_Bus_Util = 0.059468 
Either_Row_CoL_Bus_Util = 0.060682 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.011006 
queue_avg = 0.511778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.511778
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30946 n_act=38 n_pre=22 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05947
n_activity=3387 dram_eff=0.5784
bk0: 128a 32777i bk1: 128a 32788i bk2: 128a 32804i bk3: 129a 32783i bk4: 129a 32799i bk5: 129a 32753i bk6: 128a 32807i bk7: 129a 32786i bk8: 128a 32820i bk9: 128a 32789i bk10: 128a 32809i bk11: 129a 32768i bk12: 128a 32813i bk13: 130a 32755i bk14: 80a 32860i bk15: 80a 32838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980602
Row_Buffer_Locality_read = 0.980602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515216
Bank_Level_Parallism_Col = 1.481013
Bank_Level_Parallism_Ready = 1.104135
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481013 

BW Util details:
bwutil = 0.059468 
total_CMD = 32942 
util_bw = 1959 
Wasted_Col = 742 
Wasted_Row = 125 
Idle = 30116 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30946 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1959 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.059468 
Either_Row_CoL_Bus_Util = 0.060591 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.011523 
queue_avg = 0.461812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.461812
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30951 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05938
n_activity=3229 dram_eff=0.6058
bk0: 128a 32783i bk1: 128a 32775i bk2: 129a 32779i bk3: 128a 32777i bk4: 128a 32812i bk5: 128a 32788i bk6: 129a 32771i bk7: 129a 32758i bk8: 128a 32822i bk9: 128a 32799i bk10: 128a 32810i bk11: 128a 32795i bk12: 128a 32800i bk13: 129a 32768i bk14: 80a 32842i bk15: 80a 32831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595124
Bank_Level_Parallism_Col = 1.555684
Bank_Level_Parallism_Ready = 1.094069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555684 

BW Util details:
bwutil = 0.059377 
total_CMD = 32942 
util_bw = 1956 
Wasted_Col = 655 
Wasted_Row = 96 
Idle = 30235 

BW Util Bottlenecks: 
RCDc_limit = 280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30951 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.059377 
Either_Row_CoL_Bus_Util = 0.060440 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.010547 
queue_avg = 0.476474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.476474
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32942 n_nop=30947 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05947
n_activity=3335 dram_eff=0.5874
bk0: 132a 32728i bk1: 128a 32787i bk2: 128a 32804i bk3: 128a 32808i bk4: 128a 32809i bk5: 130a 32735i bk6: 128a 32797i bk7: 128a 32790i bk8: 128a 32804i bk9: 128a 32797i bk10: 128a 32820i bk11: 128a 32795i bk12: 129a 32796i bk13: 128a 32800i bk14: 80a 32839i bk15: 80a 32833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.577418
Bank_Level_Parallism_Col = 1.538284
Bank_Level_Parallism_Ready = 1.089842
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538284 

BW Util details:
bwutil = 0.059468 
total_CMD = 32942 
util_bw = 1959 
Wasted_Col = 654 
Wasted_Row = 106 
Idle = 30223 

BW Util Bottlenecks: 
RCDc_limit = 279 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32942 
n_nop = 30947 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001761 
CoL_Bus_Util = 0.059468 
Either_Row_CoL_Bus_Util = 0.060561 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.011028 
queue_avg = 0.480542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.480542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2935, Miss = 983, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2930, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2942, Miss = 981, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2934, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2934, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2928, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2936, Miss = 982, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2934, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2933, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2935, Miss = 982, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2933, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2928, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2937, Miss = 985, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2928, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2930, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2934, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2932, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2932, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2932, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2936, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2940, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2933, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2958, Miss = 989, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2934, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2966, Miss = 990, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2932, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2953, Miss = 985, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2955, Miss = 987, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2928, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2935, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2932, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2938, Miss = 983, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2938, Miss = 984, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2932, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2933, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2934, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 187757
L2_total_cache_misses = 62699
L2_total_cache_miss_rate = 0.3339
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 187757
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=187757
icnt_total_pkts_simt_to_mem=187757
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 187757
Req_Network_cycles = 56079
Req_Network_injected_packets_per_cycle =       3.3481 
Req_Network_conflicts_per_cycle =       0.4513
Req_Network_conflicts_per_cycle_util =       1.8840
Req_Bank_Level_Parallism =      13.9763
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0090
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0523

Reply_Network_injected_packets_num = 187757
Reply_Network_cycles = 56079
Reply_Network_injected_packets_per_cycle =        3.3481
Reply_Network_conflicts_per_cycle =        0.1048
Reply_Network_conflicts_per_cycle_util =       0.4448
Reply_Bank_Level_Parallism =      14.2154
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0018
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0419
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 25 sec (85 sec)
gpgpu_simulation_rate = 741445 (inst/sec)
gpgpu_simulation_rate = 659 (cycle/sec)
gpgpu_silicon_slowdown = 2195751x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13798
gpu_sim_insn = 10025080
gpu_ipc =     726.5604
gpu_tot_sim_cycle = 69877
gpu_tot_sim_insn = 73047984
gpu_tot_ipc =    1045.3795
gpu_tot_issued_cta = 13678
gpu_occupancy = 37.9434% 
gpu_tot_occupancy = 70.1873% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3556
partiton_level_parallism_total  =       3.1521
partiton_level_parallism_util =      10.5256
partiton_level_parallism_util_total  =      13.3313
L2_BW  =     109.0751 GB/Sec
L2_BW_total  =     145.9553 GB/Sec
gpu_total_sim_rate=664072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2724, Miss = 2707, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2854, Miss = 2806, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2828, Miss = 2823, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2816, Miss = 2789, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2778, Miss = 2728, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2925, Miss = 2861, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2816, Miss = 2809, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2879, Miss = 2821, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2820, Miss = 2714, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2913, Miss = 2829, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2769, Miss = 2748, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2769, Miss = 2683, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2800, Miss = 2800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2821, Miss = 2773, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2880, Miss = 2808, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2873, Miss = 2833, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2810, Miss = 2770, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2784, Miss = 2757, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2812, Miss = 2807, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2852, Miss = 2803, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2860, Miss = 2784, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2769, Miss = 2748, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2784, Miss = 2737, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2868, Miss = 2782, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2818, Miss = 2690, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2893, Miss = 2784, Miss_rate = 0.962, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2841, Miss = 2809, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2888, Miss = 2840, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2830, Miss = 2767, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2827, Miss = 2775, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2851, Miss = 2797, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2822, Miss = 2761, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2964, Miss = 2764, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2907, Miss = 2863, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2837, Miss = 2729, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2794, Miss = 2791, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2891, Miss = 2752, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2800, Miss = 2697, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2890, Miss = 2813, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2947, Miss = 2806, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 2852, Miss = 2851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2777, Miss = 2736, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2848, Miss = 2841, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2808, Miss = 2805, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2919, Miss = 2771, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2844, Miss = 2839, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 2810, Miss = 2807, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 2923, Miss = 2835, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 2850, Miss = 2807, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 2904, Miss = 2863, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2905, Miss = 2821, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 2832, Miss = 2759, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 2805, Miss = 2692, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 2838, Miss = 2803, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 2857, Miss = 2807, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2796, Miss = 2792, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 2795, Miss = 2728, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 2835, Miss = 2774, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2812, Miss = 2761, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 2902, Miss = 2836, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 2872, Miss = 2848, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2776, Miss = 2774, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2833, Miss = 2796, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2830, Miss = 2774, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2832, Miss = 2685, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2833, Miss = 2769, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2826, Miss = 2793, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 2652, Miss = 2593, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2821, Miss = 2760, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 2893, Miss = 2792, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2783, Miss = 2728, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 2808, Miss = 2805, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2782, Miss = 2743, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 2839, Miss = 2741, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 2788, Miss = 2787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2763, Miss = 2709, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2744, Miss = 2720, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 2808, Miss = 2649, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 226631
	L1D_total_cache_misses = 222184
	L1D_total_cache_miss_rate = 0.9804
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.128
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 224015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2616

Total_core_cache_fail_stats:
ctas_completed 13678, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
584, 499, 499, 499, 499, 499, 499, 499, 499, 499, 499, 499, 499, 499, 499, 499, 546, 546, 546, 546, 546, 546, 546, 546, 561, 546, 546, 546, 546, 546, 546, 546, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 537, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 537, 522, 522, 522, 
gpgpu_n_tot_thrd_icount = 73047984
gpgpu_n_tot_w_icount = 2747453
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 220260
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7005446
gpgpu_n_store_insn = 2726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2052338	W0_Idle:763822	W0_Scoreboard:1783907	W1:23643	W2:2924	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:44	W31:235	W32:2281559
single_issue_nums: WS0:688814	WS1:685684	WS2:686992	WS3:685963	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1762080 {8:220260,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8810400 {40:220260,}
maxmflatency = 433 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 230 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4705 	15671 	9223 	10285 	13192 	10309 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	156592 	63668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	220254 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	220145 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 33.000000 43.333332 19.000000 43.000000 43.666668 43.000000 44.000000 44.000000 32.750000 32.500000 22.500000 43.666668 32.500000 22.166666 20.500000 27.000000 
dram[1]: 64.000000 43.333332 32.500000 43.666668 32.500000 43.000000 43.000000 19.000000 44.000000 43.000000 43.000000 32.750000 18.857143 43.000000 40.000000 20.500000 
dram[2]: 32.500000 43.000000 43.333332 43.000000 64.000000 64.000000 43.000000 64.000000 19.000000 43.666668 32.500000 43.000000 26.799999 26.400000 40.000000 21.750000 
dram[3]: 22.166666 43.000000 43.333332 43.000000 44.000000 64.000000 26.200001 43.000000 32.500000 43.000000 26.400000 43.000000 33.000000 26.200001 40.000000 40.000000 
dram[4]: 13.700000 32.750000 43.333332 43.000000 43.333332 43.000000 43.333332 22.166666 43.000000 22.000000 26.400000 32.750000 26.200001 43.000000 40.000000 20.500000 
dram[5]: 43.333332 43.333332 43.000000 32.500000 22.000000 26.200001 43.666668 32.500000 43.666668 43.333332 43.333332 32.750000 43.000000 26.400000 40.000000 27.333334 
dram[6]: 43.000000 43.000000 32.750000 33.000000 32.500000 43.333332 22.333334 43.333332 26.200001 43.333332 32.750000 43.000000 22.000000 32.750000 27.000000 27.000000 
dram[7]: 43.333332 64.000000 43.333332 43.000000 64.000000 43.000000 26.200001 32.750000 43.000000 43.000000 26.600000 26.600000 32.500000 64.000000 27.333334 27.333334 
dram[8]: 32.500000 22.000000 32.500000 26.200001 22.000000 33.500000 22.166666 32.500000 43.000000 22.000000 43.333332 64.000000 26.400000 43.000000 16.600000 40.000000 
dram[9]: 64.000000 43.000000 32.750000 43.000000 43.333332 26.200001 43.000000 43.000000 43.000000 43.000000 15.000000 43.666668 43.666668 43.000000 21.000000 27.333334 
dram[10]: 43.000000 43.000000 33.500000 43.000000 43.000000 26.200001 43.000000 44.000000 19.142857 43.000000 15.111111 43.333332 43.000000 22.333334 20.750000 20.500000 
dram[11]: 64.000000 32.500000 43.333332 64.000000 43.000000 43.000000 33.000000 22.166666 43.000000 32.500000 26.799999 43.333332 26.400000 43.000000 40.000000 40.000000 
dram[12]: 32.750000 43.000000 32.750000 43.666668 32.500000 43.666668 44.333332 64.000000 43.000000 43.000000 43.000000 26.200001 19.000000 64.000000 16.799999 20.750000 
dram[13]: 32.500000 43.000000 43.000000 43.000000 43.000000 22.000000 43.333332 26.400000 43.000000 32.500000 43.000000 43.000000 43.333332 64.000000 40.500000 16.799999 
dram[14]: 43.000000 43.333332 43.000000 43.333332 43.000000 64.000000 43.333332 43.000000 33.000000 43.000000 43.000000 44.333332 43.000000 43.333332 27.333334 27.000000 
dram[15]: 43.000000 64.000000 26.600000 26.400000 26.600000 32.750000 64.000000 43.000000 43.000000 32.750000 64.000000 64.000000 43.000000 43.000000 27.666666 16.799999 
dram[16]: 32.500000 22.000000 43.000000 43.000000 33.000000 64.000000 64.000000 43.000000 64.000000 43.000000 43.666668 32.500000 32.500000 33.000000 17.000000 20.500000 
dram[17]: 32.750000 22.333334 64.000000 22.333334 43.000000 33.000000 33.000000 32.500000 43.000000 22.000000 22.166666 64.000000 32.500000 33.250000 20.750000 40.000000 
dram[18]: 64.000000 26.600000 43.333332 43.666668 43.000000 43.000000 43.333332 33.000000 26.600000 26.200001 43.666668 43.000000 43.000000 43.000000 44.000000 20.750000 
dram[19]: 43.000000 16.875000 64.000000 43.000000 26.400000 33.000000 22.000000 22.000000 22.166666 43.666668 32.500000 43.000000 43.000000 43.000000 15.500000 20.500000 
dram[20]: 43.333332 32.500000 26.200001 64.000000 43.000000 26.400000 64.000000 43.666668 43.000000 43.000000 43.000000 32.500000 22.166666 33.000000 29.666666 20.500000 
dram[21]: 43.333332 32.500000 43.000000 43.000000 43.000000 43.000000 32.500000 32.500000 32.500000 26.400000 43.000000 64.000000 43.333332 32.750000 22.500000 40.500000 
dram[22]: 43.000000 33.250000 43.000000 33.000000 32.750000 43.333332 32.500000 43.000000 43.000000 43.333332 43.000000 43.000000 26.400000 32.500000 17.000000 12.142858 
dram[23]: 32.750000 32.500000 43.333332 43.000000 32.500000 32.500000 32.750000 43.000000 43.000000 33.000000 32.500000 32.500000 64.000000 64.000000 40.500000 20.500000 
dram[24]: 64.000000 43.333332 32.750000 26.200001 33.000000 43.666668 43.000000 32.500000 22.000000 26.200001 43.000000 33.000000 19.285715 32.500000 20.500000 40.000000 
dram[25]: 19.000000 43.000000 32.500000 64.000000 33.000000 43.000000 43.000000 43.333332 26.200001 32.500000 64.000000 43.000000 64.000000 33.000000 27.333334 40.000000 
dram[26]: 32.500000 43.666668 32.750000 32.500000 13.900000 26.400000 26.799999 32.750000 44.000000 43.666668 64.000000 22.000000 43.333332 43.333332 14.000000 40.500000 
dram[27]: 32.750000 43.000000 26.600000 43.000000 16.875000 32.500000 43.333332 32.500000 32.500000 22.000000 43.333332 33.000000 43.000000 43.333332 16.600000 16.600000 
dram[28]: 26.600000 32.500000 43.000000 26.600000 64.000000 32.750000 43.333332 43.000000 26.400000 33.000000 32.750000 64.000000 43.000000 43.666668 16.600000 40.000000 
dram[29]: 43.000000 33.000000 43.000000 43.333332 43.333332 43.000000 43.000000 43.000000 43.000000 43.000000 43.333332 43.000000 19.142857 26.600000 20.500000 16.799999 
dram[30]: 33.250000 43.000000 43.666668 19.000000 43.333332 43.000000 43.333332 33.000000 43.000000 43.333332 43.333332 32.500000 43.666668 22.000000 20.500000 27.333334 
dram[31]: 22.333334 43.000000 64.000000 43.333332 26.200001 32.500000 43.000000 43.333332 43.000000 43.333332 43.000000 43.000000 16.750000 43.333332 40.500000 40.000000 
average row locality = 63668/1880 = 33.865959
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       132       130       133       129       131       129       132       132       131       130       135       131       130       133        82        81 
dram[1]:       128       130       130       131       130       129       129       133       132       129       129       131       132       129        80        82 
dram[2]:       130       129       130       129       128       128       129       128       133       131       130       129       134       132        80        87 
dram[3]:       133       129       130       129       132       128       131       129       130       129       132       129       132       131        80        80 
dram[4]:       137       131       130       129       130       129       130       133       129       132       132       131       131       129        80        82 
dram[5]:       130       130       129       130       132       131       131       130       131       130       130       131       129       132        80        82 
dram[6]:       129       129       131       132       130       130       134       130       131       130       131       129       132       131        81        81 
dram[7]:       130       128       130       129       128       129       131       131       129       129       133       133       130       128        82        82 
dram[8]:       130       132       130       131       132       134       133       130       129       132       130       128       132       129        83        80 
dram[9]:       128       129       131       129       130       131       129       129       129       129       135       131       131       129        84        82 
dram[10]:       129       129       134       129       129       131       129       132       134       129       136       130       129       134        83        82 
dram[11]:       128       130       130       128       129       129       132       133       129       130       134       130       132       129        80        80 
dram[12]:       131       129       131       131       130       131       133       128       129       129       129       131       133       128        84        83 
dram[13]:       130       129       129       129       129       132       130       132       129       130       129       129       130       128        81        84 
dram[14]:       129       130       129       130       129       128       130       129       132       129       129       133       129       130        82        81 
dram[15]:       129       128       133       132       133       131       128       129       129       131       128       128       129       129        83        84 
dram[16]:       130       132       129       129       132       128       128       129       128       129       131       130       130       132        85        82 
dram[17]:       131       134       128       134       129       132       132       130       129       132       133       128       130       133        83        80 
dram[18]:       128       133       130       131       129       129       130       132       133       131       131       129       129       129        88        83 
dram[19]:       129       135       128       129       132       132       132       132       133       131       130       129       129       129        93        82 
dram[20]:       130       130       131       128       129       132       128       131       129       129       129       130       133       132        89        82 
dram[21]:       130       130       129       129       129       129       130       130       130       132       129       128       130       131        90        81 
dram[22]:       129       133       129       132       131       130       130       129       129       130       129       129       132       130        85        85 
dram[23]:       131       130       130       129       130       130       131       129       129       132       130       130       128       128        81        82 
dram[24]:       128       130       131       131       132       131       129       130       132       131       129       132       135       130        82        80 
dram[25]:       133       129       130       128       132       129       129       130       131       130       128       129       128       132        82        80 
dram[26]:       130       131       131       130       139       132       134       131       132       131       128       132       130       130        84        81 
dram[27]:       131       129       133       129       135       130       130       130       130       132       130       132       129       130        83        83 
dram[28]:       133       130       129       133       128       131       130       129       132       132       131       128       129       131        83        80 
dram[29]:       129       132       129       130       130       129       129       129       129       129       130       129       134       133        82        84 
dram[30]:       133       129       131       133       130       129       130       132       129       130       130       130       131       132        82        82 
dram[31]:       134       129       128       130       131       130       129       130       129       130       129       129       134       130        81        80 
total dram reads = 63668
bank skew: 139/80 = 1.74
chip skew: 2006/1979 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        827       817       792       810       788       796       790       785       790       792       775       789       789       784       791       800
dram[1]:        841       816       800       798       794       807       802       785       780       794       792       791       816       795       802       788
dram[2]:        834       823       799       808       800       804       794       809       787       796       791       795       778       789       809       772
dram[3]:        821       832       800       805       787       816       799       797       790       794       785       796       780       785       795       804
dram[4]:        812       812       798       810       793       804       803       792       799       793       785       787       784       796       802       799
dram[5]:        834       819       804       797       786       803       791       800       785       792       787       793       794       784       793       808
dram[6]:        834       821       799       799       793       801       784       802       787       793       786       798       785       792       796       803
dram[7]:        833       825       802       803       806       806       789       808       789       800       787       779       785       795       785       788
dram[8]:        829       815       799       805       790       786       788       799       799       799       790       800       782       803       788       808
dram[9]:        839       821       797       797       795       808       803       807       794       798       772       786       783       792       784       789
dram[10]:        833       823       785       810       799       801       804       793       786       799       783       797       795       784       784       799
dram[11]:        842       817       800       804       799       809       786       801       791       792       774       794       782       798       798       798
dram[12]:        831       823       794       800       794       799       784       803       796       812       792       791       786       806       791       789
dram[13]:        833       823       804       804       800       809       792       796       791       794       790       793       787       797       792       779
dram[14]:        836       818       805       802       797       805       790       800       793       797       794       783       791       793       793       807
dram[15]:        839       823       790       792       782       813       804       796       794       790       796       802       793       791       781       785
dram[16]:        832       810       802       807       784       805       815       801       804       800       785       793       791       789       829       797
dram[17]:        827       808       804       786       802       798       789       804       789       783       782       798       789       786       777       798
dram[18]:        839       806       797       799       791       798       797       799       795       797       787       803       794       797       813       795
dram[19]:        838       802       800       805       810       796       799       798       784       788       789       798       793       797       779       790
dram[20]:        830       819       795       810       800       782       807       791       798       798       793       791       785       787       793       806
dram[21]:        830       820       803       802       795       804       791       796       789       786       794       799       792       789       782       798
dram[22]:        833       809       802       794       786       793       794       805       792       798       792       792       785       794       791       782
dram[23]:        831       818       797       801       790       799       794       807       789       791       792       790       796       797       789       785
dram[24]:        837       821       798       805       790       795       796       794       788       792       796       788       776       794       793       802
dram[25]:        827       820       811       803       792       814       797       804       786       791       797       795       795       791       784       795
dram[26]:        840       813       798       809       772       789       775       791       787       795       794       786       793       794       787       800
dram[27]:        827       822       790       797       776       802       790       801       789       783       790       783       797       795       785       782
dram[28]:        824       819       805       799       802       796       792       803       786       796       785       801       794       793       794       805
dram[29]:        835       812       803       798       794       811       800       810       788       800       789       796       774       794       784       776
dram[30]:        817       823       802       797       789       801       797       792       792       795       791       794       789       801       793       796
dram[31]:        821       826       808       794       793       806       800       803       794       788       793       794       775       791       791       799
maximum mf latency per bank:
dram[0]:        419       408       408       402       366       368       367       359       360       361       392       377       376       380       368       374
dram[1]:        405       390       394       381       369       389       361       368       360       366       372       362       426       375       364       365
dram[2]:        411       400       413       400       377       383       365       373       370       385       383       382       370       394       382       374
dram[3]:        403       397       394       395       374       409       383       366       369       372       356       359       360       364       362       357
dram[4]:        414       390       405       401       365       407       388       391       373       386       393       391       356       373       388       382
dram[5]:        403       401       401       381       395       410       365       371       368       375       365       374       378       378       365       377
dram[6]:        409       390       433       387       384       387       374       394       361       377       380       386       374       369       378       378
dram[7]:        399       391       397       381       387       388       363       388       357       357       371       368       366       374       361       360
dram[8]:        409       396       406       394       382       379       373       373       362       380       379       394       356       378       419       376
dram[9]:        401       395       409       381       381       400       385       400       367       368       405       373       366       355       369       368
dram[10]:        405       403       405       396       383       393       373       364       372       384       381       404       367       363       370       380
dram[11]:        407       393       394       381       378       396       375       396       371       375       364       373       373       386       364       356
dram[12]:        414       410       411       397       364       389       363       362       378       423       373       391       373       385       393       383
dram[13]:        400       399       405       381       371       393       360       376       364       372       363       359       356       362       365       365
dram[14]:        410       398       415       389       372       391       360       366       379       368       383       385       358       367       378       380
dram[15]:        406       390       394       381       357       417       376       375       383       371       358       365       375       366       358       370
dram[16]:        415       397       401       394       380       368       406       381       364       387       390       408       363       377       370       394
dram[17]:        396       402       407       381       387       400       361       389       367       370       366       364       364       370       361       372
dram[18]:        414       392       386       393       356       363       373       371       374       383       381       386       371       374       373       405
dram[19]:        404       388       394       398       399       390       369       401       370       377       359       373       402       362       359       363
dram[20]:        414       403       406       398       392       363       381       363       372       396       376       367       406       369       391       394
dram[21]:        400       401       406       381       376       388       357       363       371       372       372       381       402       385       365       365
dram[22]:        407       404       397       400       357       375       358       388       365       383       371       368       389       367       396       382
dram[23]:        407       399       394       381       358       371       389       384       358       380       387       365       373       368       369       364
dram[24]:        407       402       411       397       374       388       372       375       419       376       393       371       387       374       391       369
dram[25]:        407       391       394       381       375       413       373       394       368       373       371       371       365       385       366       360
dram[26]:        420       396       403       400       383       400       362       364       395       381       364       392       370       366       388       376
dram[27]:        399       392       399       381       371       408       365       358       369       369       365       373       370       385       369       363
dram[28]:        420       397       415       400       373       396       370       379       374       379       373       381       364       376       382       376
dram[29]:        394       399       407       381       366       394       365       382       366       367       362       366       383       385       369       365
dram[30]:        407       394       381       415       371       376       368       390       366       371       397       397       372       373       379       391
dram[31]:        400       407       417       381       373       386       369       389       367       369       375       369       373       371       359       368
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38953 n_act=63 n_pre=47 n_ref_event=0 n_req=2001 n_rd=2001 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04875
n_activity=4457 dram_eff=0.449
bk0: 132a 40838i bk1: 130a 40860i bk2: 133a 40789i bk3: 129a 40867i bk4: 131a 40890i bk5: 129a 40855i bk6: 132a 40866i bk7: 132a 40866i bk8: 131a 40861i bk9: 130a 40855i bk10: 135a 40831i bk11: 131a 40879i bk12: 130a 40862i bk13: 133a 40807i bk14: 82a 40902i bk15: 81a 40918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968516
Row_Buffer_Locality_read = 0.968516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535419
Bank_Level_Parallism_Col = 1.522632
Bank_Level_Parallism_Ready = 1.094453
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519847 

BW Util details:
bwutil = 0.048749 
total_CMD = 41047 
util_bw = 2001 
Wasted_Col = 909 
Wasted_Row = 351 
Idle = 37786 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38953 
Read = 2001 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 2001 
total_req = 2001 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 2001 
Row_Bus_Util =  0.002680 
CoL_Bus_Util = 0.048749 
Either_Row_CoL_Bus_Util = 0.051015 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.008118 
queue_avg = 0.359344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.359344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38983 n_act=58 n_pre=42 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04833
n_activity=4325 dram_eff=0.4587
bk0: 128a 40881i bk1: 130a 40868i bk2: 130a 40874i bk3: 131a 40886i bk4: 130a 40848i bk5: 129a 40864i bk6: 129a 40877i bk7: 133a 40767i bk8: 132a 40895i bk9: 129a 40876i bk10: 129a 40895i bk11: 131a 40856i bk12: 132a 40768i bk13: 129a 40878i bk14: 80a 40937i bk15: 82a 40882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970766
Row_Buffer_Locality_read = 0.970766
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516770
Bank_Level_Parallism_Col = 1.508070
Bank_Level_Parallism_Ready = 1.092238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508070 

BW Util details:
bwutil = 0.048335 
total_CMD = 41047 
util_bw = 1984 
Wasted_Col = 901 
Wasted_Row = 335 
Idle = 37827 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38983 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1984 
Row_Bus_Util =  0.002436 
CoL_Bus_Util = 0.048335 
Either_Row_CoL_Bus_Util = 0.050284 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.009690 
queue_avg = 0.394207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.394207
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38987 n_act=55 n_pre=39 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04841
n_activity=4195 dram_eff=0.4737
bk0: 130a 40841i bk1: 129a 40859i bk2: 130a 40882i bk3: 129a 40864i bk4: 128a 40919i bk5: 128a 40900i bk6: 129a 40873i bk7: 128a 40881i bk8: 133a 40780i bk9: 131a 40872i bk10: 130a 40875i bk11: 129a 40880i bk12: 134a 40839i bk13: 132a 40835i bk14: 80a 40943i bk15: 87a 40881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972320
Row_Buffer_Locality_read = 0.972320
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531489
Bank_Level_Parallism_Col = 1.523657
Bank_Level_Parallism_Ready = 1.072974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522946 

BW Util details:
bwutil = 0.048408 
total_CMD = 41047 
util_bw = 1987 
Wasted_Col = 853 
Wasted_Row = 304 
Idle = 37903 

BW Util Bottlenecks: 
RCDc_limit = 512 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38987 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1987 
Row_Bus_Util =  0.002290 
CoL_Bus_Util = 0.048408 
Either_Row_CoL_Bus_Util = 0.050186 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.010194 
queue_avg = 0.411796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.411796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38986 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04833
n_activity=4115 dram_eff=0.4821
bk0: 133a 40784i bk1: 129a 40864i bk2: 130a 40897i bk3: 129a 40852i bk4: 132a 40884i bk5: 128a 40898i bk6: 131a 40831i bk7: 129a 40881i bk8: 130a 40866i bk9: 129a 40872i bk10: 132a 40827i bk11: 129a 40874i bk12: 132a 40863i bk13: 131a 40831i bk14: 80a 40955i bk15: 80a 40940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523885
Bank_Level_Parallism_Col = 1.509361
Bank_Level_Parallism_Ready = 1.092742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507594 

BW Util details:
bwutil = 0.048335 
total_CMD = 41047 
util_bw = 1984 
Wasted_Col = 878 
Wasted_Row = 299 
Idle = 37886 

BW Util Bottlenecks: 
RCDc_limit = 511 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 491 
rwq = 0 
CCDLc_limit_alone = 491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38986 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.002339 
CoL_Bus_Util = 0.048335 
Either_Row_CoL_Bus_Util = 0.050211 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.009219 
queue_avg = 0.358638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.358638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38959 n_act=67 n_pre=51 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0486
n_activity=4533 dram_eff=0.4401
bk0: 137a 40686i bk1: 131a 40836i bk2: 130a 40901i bk3: 129a 40881i bk4: 130a 40879i bk5: 129a 40852i bk6: 130a 40870i bk7: 133a 40795i bk8: 129a 40880i bk9: 132a 40802i bk10: 132a 40853i bk11: 131a 40852i bk12: 131a 40854i bk13: 129a 40876i bk14: 80a 40954i bk15: 82a 40891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966416
Row_Buffer_Locality_read = 0.966416
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498674
Bank_Level_Parallism_Col = 1.479258
Bank_Level_Parallism_Ready = 1.084211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477572 

BW Util details:
bwutil = 0.048603 
total_CMD = 41047 
util_bw = 1995 
Wasted_Col = 1010 
Wasted_Row = 388 
Idle = 37654 

BW Util Bottlenecks: 
RCDc_limit = 666 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38959 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1995 
Row_Bus_Util =  0.002875 
CoL_Bus_Util = 0.048603 
Either_Row_CoL_Bus_Util = 0.050869 
Issued_on_Two_Bus_Simul_Util = 0.000609 
issued_two_Eff = 0.011973 
queue_avg = 0.403075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.403075
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38989 n_act=57 n_pre=41 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04843
n_activity=4293 dram_eff=0.4631
bk0: 130a 40858i bk1: 130a 40867i bk2: 129a 40902i bk3: 130a 40854i bk4: 132a 40805i bk5: 131a 40821i bk6: 131a 40872i bk7: 130a 40844i bk8: 131a 40884i bk9: 130a 40870i bk10: 130a 40894i bk11: 131a 40853i bk12: 129a 40886i bk13: 132a 40819i bk14: 80a 40961i bk15: 82a 40909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971328
Row_Buffer_Locality_read = 0.971328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483150
Bank_Level_Parallism_Col = 1.470224
Bank_Level_Parallism_Ready = 1.088531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470224 

BW Util details:
bwutil = 0.048432 
total_CMD = 41047 
util_bw = 1988 
Wasted_Col = 947 
Wasted_Row = 329 
Idle = 37783 

BW Util Bottlenecks: 
RCDc_limit = 529 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38989 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1988 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.048432 
Either_Row_CoL_Bus_Util = 0.050138 
Issued_on_Two_Bus_Simul_Util = 0.000682 
issued_two_Eff = 0.013605 
queue_avg = 0.376422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.376422
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38969 n_act=61 n_pre=45 n_ref_event=0 n_req=1991 n_rd=1991 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04851
n_activity=4439 dram_eff=0.4485
bk0: 129a 40863i bk1: 129a 40858i bk2: 131a 40868i bk3: 132a 40858i bk4: 130a 40882i bk5: 130a 40865i bk6: 134a 40802i bk7: 130a 40863i bk8: 131a 40833i bk9: 130a 40881i bk10: 131a 40872i bk11: 129a 40880i bk12: 132a 40807i bk13: 131a 40846i bk14: 81a 40918i bk15: 81a 40911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969362
Row_Buffer_Locality_read = 0.969362
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.501217
Bank_Level_Parallism_Col = 1.492929
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490169 

BW Util details:
bwutil = 0.048505 
total_CMD = 41047 
util_bw = 1991 
Wasted_Col = 945 
Wasted_Row = 352 
Idle = 37759 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38969 
Read = 1991 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1991 
total_req = 1991 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1991 
Row_Bus_Util =  0.002582 
CoL_Bus_Util = 0.048505 
Either_Row_CoL_Bus_Util = 0.050625 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.009143 
queue_avg = 0.393744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.393744
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38998 n_act=53 n_pre=37 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04829
n_activity=4112 dram_eff=0.482
bk0: 130a 40858i bk1: 128a 40895i bk2: 130a 40894i bk3: 129a 40888i bk4: 128a 40903i bk5: 129a 40872i bk6: 131a 40835i bk7: 131a 40845i bk8: 129a 40910i bk9: 129a 40878i bk10: 133a 40854i bk11: 133a 40822i bk12: 130a 40893i bk13: 128a 40914i bk14: 82a 40930i bk15: 82a 40913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973259
Row_Buffer_Locality_read = 0.973259
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489704
Bank_Level_Parallism_Col = 1.463475
Bank_Level_Parallism_Ready = 1.096872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.463475 

BW Util details:
bwutil = 0.048286 
total_CMD = 41047 
util_bw = 1982 
Wasted_Col = 867 
Wasted_Row = 259 
Idle = 37939 

BW Util Bottlenecks: 
RCDc_limit = 468 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38998 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1982 
Row_Bus_Util =  0.002193 
CoL_Bus_Util = 0.048286 
Either_Row_CoL_Bus_Util = 0.049918 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.011225 
queue_avg = 0.364338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.364338
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38955 n_act=68 n_pre=52 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0486
n_activity=4673 dram_eff=0.4269
bk0: 130a 40840i bk1: 132a 40787i bk2: 130a 40878i bk3: 131a 40827i bk4: 132a 40815i bk5: 134a 40856i bk6: 133a 40797i bk7: 130a 40842i bk8: 129a 40875i bk9: 132a 40802i bk10: 130a 40891i bk11: 128a 40901i bk12: 132a 40842i bk13: 129a 40872i bk14: 83a 40861i bk15: 80a 40940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965915
Row_Buffer_Locality_read = 0.965915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486502
Bank_Level_Parallism_Col = 1.480013
Bank_Level_Parallism_Ready = 1.074185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.479678 

BW Util details:
bwutil = 0.048603 
total_CMD = 41047 
util_bw = 1995 
Wasted_Col = 1021 
Wasted_Row = 429 
Idle = 37602 

BW Util Bottlenecks: 
RCDc_limit = 674 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38955 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1995 
Row_Bus_Util =  0.002923 
CoL_Bus_Util = 0.048603 
Either_Row_CoL_Bus_Util = 0.050966 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.010994 
queue_avg = 0.409189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.409189
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38983 n_act=57 n_pre=41 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04838
n_activity=4221 dram_eff=0.4705
bk0: 128a 40881i bk1: 129a 40868i bk2: 131a 40871i bk3: 129a 40876i bk4: 130a 40888i bk5: 131a 40821i bk6: 129a 40880i bk7: 129a 40863i bk8: 129a 40884i bk9: 129a 40870i bk10: 135a 40713i bk11: 131a 40874i bk12: 131a 40892i bk13: 129a 40873i bk14: 84a 40905i bk15: 82a 40924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971299
Row_Buffer_Locality_read = 0.971299
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489264
Bank_Level_Parallism_Col = 1.475829
Bank_Level_Parallism_Ready = 1.088117
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475829 

BW Util details:
bwutil = 0.048384 
total_CMD = 41047 
util_bw = 1986 
Wasted_Col = 941 
Wasted_Row = 333 
Idle = 37787 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 542 
rwq = 0 
CCDLc_limit_alone = 542 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38983 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1986 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.048384 
Either_Row_CoL_Bus_Util = 0.050284 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.009690 
queue_avg = 0.373158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.373158
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38948 n_act=66 n_pre=50 n_ref_event=0 n_req=1999 n_rd=1999 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0487
n_activity=4681 dram_eff=0.427
bk0: 129a 40864i bk1: 129a 40858i bk2: 134a 40867i bk3: 129a 40885i bk4: 129a 40889i bk5: 131a 40825i bk6: 129a 40875i bk7: 132a 40870i bk8: 134a 40769i bk9: 129a 40876i bk10: 136a 40745i bk11: 130a 40874i bk12: 129a 40882i bk13: 134a 40803i bk14: 83a 40899i bk15: 82a 40887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966983
Row_Buffer_Locality_read = 0.966983
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506521
Bank_Level_Parallism_Col = 1.511484
Bank_Level_Parallism_Ready = 1.074537
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505314 

BW Util details:
bwutil = 0.048700 
total_CMD = 41047 
util_bw = 1999 
Wasted_Col = 960 
Wasted_Row = 415 
Idle = 37673 

BW Util Bottlenecks: 
RCDc_limit = 646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38948 
Read = 1999 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1999 
total_req = 1999 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1999 
Row_Bus_Util =  0.002826 
CoL_Bus_Util = 0.048700 
Either_Row_CoL_Bus_Util = 0.051137 
Issued_on_Two_Bus_Simul_Util = 0.000390 
issued_two_Eff = 0.007623 
queue_avg = 0.405072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.405072
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38995 n_act=54 n_pre=38 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04831
n_activity=4067 dram_eff=0.4876
bk0: 128a 40881i bk1: 130a 40844i bk2: 130a 40900i bk3: 128a 40908i bk4: 129a 40876i bk5: 129a 40854i bk6: 132a 40861i bk7: 133a 40788i bk8: 129a 40891i bk9: 130a 40847i bk10: 134a 40851i bk11: 130a 40878i bk12: 132a 40832i bk13: 129a 40867i bk14: 80a 40958i bk15: 80a 40952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972769
Row_Buffer_Locality_read = 0.972769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511783
Bank_Level_Parallism_Col = 1.486648
Bank_Level_Parallism_Ready = 1.103883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485594 

BW Util details:
bwutil = 0.048310 
total_CMD = 41047 
util_bw = 1983 
Wasted_Col = 891 
Wasted_Row = 266 
Idle = 37907 

BW Util Bottlenecks: 
RCDc_limit = 487 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 542 
rwq = 0 
CCDLc_limit_alone = 542 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38995 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1983 
Row_Bus_Util =  0.002241 
CoL_Bus_Util = 0.048310 
Either_Row_CoL_Bus_Util = 0.049991 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.011209 
queue_avg = 0.386630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.38663
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38976 n_act=58 n_pre=42 n_ref_event=0 n_req=1990 n_rd=1990 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04848
n_activity=4285 dram_eff=0.4644
bk0: 131a 40840i bk1: 129a 40857i bk2: 131a 40860i bk3: 131a 40869i bk4: 130a 40858i bk5: 131a 40854i bk6: 133a 40878i bk7: 128a 40890i bk8: 129a 40898i bk9: 129a 40863i bk10: 129a 40902i bk11: 131a 40829i bk12: 133a 40788i bk13: 128a 40897i bk14: 84a 40872i bk15: 83a 40887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970854
Row_Buffer_Locality_read = 0.970854
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488909
Bank_Level_Parallism_Col = 1.483539
Bank_Level_Parallism_Ready = 1.092462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483196 

BW Util details:
bwutil = 0.048481 
total_CMD = 41047 
util_bw = 1990 
Wasted_Col = 961 
Wasted_Row = 340 
Idle = 37756 

BW Util Bottlenecks: 
RCDc_limit = 556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38976 
Read = 1990 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1990 
total_req = 1990 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1990 
Row_Bus_Util =  0.002436 
CoL_Bus_Util = 0.048481 
Either_Row_CoL_Bus_Util = 0.050454 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.009174 
queue_avg = 0.405194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.405194
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38995 n_act=55 n_pre=39 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04824
n_activity=4141 dram_eff=0.4781
bk0: 130a 40834i bk1: 129a 40871i bk2: 129a 40908i bk3: 129a 40896i bk4: 129a 40873i bk5: 132a 40799i bk6: 130a 40891i bk7: 132a 40830i bk8: 129a 40886i bk9: 130a 40835i bk10: 129a 40898i bk11: 129a 40877i bk12: 130a 40880i bk13: 128a 40897i bk14: 81a 40948i bk15: 84a 40873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.476309
Bank_Level_Parallism_Col = 1.469909
Bank_Level_Parallism_Ready = 1.074747
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469909 

BW Util details:
bwutil = 0.048237 
total_CMD = 41047 
util_bw = 1980 
Wasted_Col = 909 
Wasted_Row = 319 
Idle = 37839 

BW Util Bottlenecks: 
RCDc_limit = 515 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38995 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1980 
Row_Bus_Util =  0.002290 
CoL_Bus_Util = 0.048237 
Either_Row_CoL_Bus_Util = 0.049991 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010721 
queue_avg = 0.370941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.370941
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=39006 n_act=48 n_pre=32 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04821
n_activity=3899 dram_eff=0.5076
bk0: 129a 40862i bk1: 130a 40860i bk2: 129a 40881i bk3: 130a 40875i bk4: 129a 40895i bk5: 128a 40903i bk6: 130a 40878i bk7: 129a 40868i bk8: 132a 40862i bk9: 129a 40885i bk10: 129a 40893i bk11: 133a 40880i bk12: 129a 40887i bk13: 130a 40871i bk14: 82a 40928i bk15: 81a 40917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975745
Row_Buffer_Locality_read = 0.975745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539960
Bank_Level_Parallism_Col = 1.521819
Bank_Level_Parallism_Ready = 1.080344
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521819 

BW Util details:
bwutil = 0.048213 
total_CMD = 41047 
util_bw = 1979 
Wasted_Col = 772 
Wasted_Row = 227 
Idle = 38069 

BW Util Bottlenecks: 
RCDc_limit = 427 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 39006 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1979 
Row_Bus_Util =  0.001949 
CoL_Bus_Util = 0.048213 
Either_Row_CoL_Bus_Util = 0.049723 
Issued_on_Two_Bus_Simul_Util = 0.000439 
issued_two_Eff = 0.008819 
queue_avg = 0.375716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.375716
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38995 n_act=54 n_pre=38 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04833
n_activity=4188 dram_eff=0.4737
bk0: 129a 40857i bk1: 128a 40893i bk2: 133a 40845i bk3: 132a 40828i bk4: 133a 40837i bk5: 131a 40849i bk6: 128a 40897i bk7: 129a 40872i bk8: 129a 40893i bk9: 131a 40846i bk10: 128a 40913i bk11: 128a 40896i bk12: 129a 40884i bk13: 129a 40889i bk14: 83a 40932i bk15: 84a 40879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972782
Row_Buffer_Locality_read = 0.972782
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491322
Bank_Level_Parallism_Col = 1.485190
Bank_Level_Parallism_Ready = 1.080645
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485190 

BW Util details:
bwutil = 0.048335 
total_CMD = 41047 
util_bw = 1984 
Wasted_Col = 880 
Wasted_Row = 305 
Idle = 37878 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38995 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1984 
Row_Bus_Util =  0.002241 
CoL_Bus_Util = 0.048335 
Either_Row_CoL_Bus_Util = 0.049991 
Issued_on_Two_Bus_Simul_Util = 0.000585 
issued_two_Eff = 0.011696 
queue_avg = 0.372183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.372183
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38990 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04833
n_activity=4184 dram_eff=0.4742
bk0: 130a 40837i bk1: 132a 40789i bk2: 129a 40885i bk3: 129a 40867i bk4: 132a 40851i bk5: 128a 40874i bk6: 128a 40889i bk7: 129a 40856i bk8: 128a 40902i bk9: 129a 40871i bk10: 131a 40898i bk11: 130a 40853i bk12: 130a 40853i bk13: 132a 40847i bk14: 85a 40870i bk15: 82a 40886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538558
Bank_Level_Parallism_Col = 1.537187
Bank_Level_Parallism_Ready = 1.087702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532605 

BW Util details:
bwutil = 0.048335 
total_CMD = 41047 
util_bw = 1984 
Wasted_Col = 884 
Wasted_Row = 322 
Idle = 37857 

BW Util Bottlenecks: 
RCDc_limit = 519 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38990 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.002339 
CoL_Bus_Util = 0.048335 
Either_Row_CoL_Bus_Util = 0.050113 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.011181 
queue_avg = 0.412235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.412235
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38956 n_act=64 n_pre=48 n_ref_event=0 n_req=1998 n_rd=1998 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04868
n_activity=4588 dram_eff=0.4355
bk0: 131a 40829i bk1: 134a 40796i bk2: 128a 40937i bk3: 134a 40819i bk4: 129a 40895i bk5: 132a 40839i bk6: 132a 40851i bk7: 130a 40845i bk8: 129a 40897i bk9: 132a 40813i bk10: 133a 40829i bk11: 128a 40905i bk12: 130a 40855i bk13: 133a 40836i bk14: 83a 40908i bk15: 80a 40942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967968
Row_Buffer_Locality_read = 0.967968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461357
Bank_Level_Parallism_Col = 1.456206
Bank_Level_Parallism_Ready = 1.087087
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453162 

BW Util details:
bwutil = 0.048676 
total_CMD = 41047 
util_bw = 1998 
Wasted_Col = 998 
Wasted_Row = 394 
Idle = 37657 

BW Util Bottlenecks: 
RCDc_limit = 610 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38956 
Read = 1998 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 1998 
total_req = 1998 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 1998 
Row_Bus_Util =  0.002729 
CoL_Bus_Util = 0.048676 
Either_Row_CoL_Bus_Util = 0.050942 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.009087 
queue_avg = 0.356518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.356518
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38982 n_act=54 n_pre=38 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0486
n_activity=4274 dram_eff=0.4668
bk0: 128a 40887i bk1: 133a 40812i bk2: 130a 40867i bk3: 131a 40867i bk4: 129a 40896i bk5: 129a 40875i bk6: 130a 40884i bk7: 132a 40842i bk8: 133a 40841i bk9: 131a 40820i bk10: 131a 40895i bk11: 129a 40879i bk12: 129a 40884i bk13: 129a 40879i bk14: 88a 40938i bk15: 83a 40891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972932
Row_Buffer_Locality_read = 0.972932
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488040
Bank_Level_Parallism_Col = 1.485744
Bank_Level_Parallism_Ready = 1.080702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485396 

BW Util details:
bwutil = 0.048603 
total_CMD = 41047 
util_bw = 1995 
Wasted_Col = 912 
Wasted_Row = 312 
Idle = 37828 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38982 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1995 
Row_Bus_Util =  0.002241 
CoL_Bus_Util = 0.048603 
Either_Row_CoL_Bus_Util = 0.050308 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010654 
queue_avg = 0.380150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.38015
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38940 n_act=69 n_pre=53 n_ref_event=0 n_req=2005 n_rd=2005 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04885
n_activity=4845 dram_eff=0.4138
bk0: 129a 40853i bk1: 135a 40747i bk2: 128a 40917i bk3: 129a 40872i bk4: 132a 40841i bk5: 132a 40845i bk6: 132a 40812i bk7: 132a 40804i bk8: 133a 40815i bk9: 131a 40873i bk10: 130a 40876i bk11: 129a 40875i bk12: 129a 40891i bk13: 129a 40858i bk14: 93a 40845i bk15: 82a 40892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965586
Row_Buffer_Locality_read = 0.965586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.458026
Bank_Level_Parallism_Col = 1.462504
Bank_Level_Parallism_Ready = 1.105237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462504 

BW Util details:
bwutil = 0.048846 
total_CMD = 41047 
util_bw = 2005 
Wasted_Col = 1068 
Wasted_Row = 453 
Idle = 37521 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38940 
Read = 2005 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 2005 
total_req = 2005 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 2005 
Row_Bus_Util =  0.002972 
CoL_Bus_Util = 0.048846 
Either_Row_CoL_Bus_Util = 0.051331 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.009492 
queue_avg = 0.377835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.377835
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38979 n_act=57 n_pre=41 n_ref_event=0 n_req=1992 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04853
n_activity=4194 dram_eff=0.475
bk0: 130a 40865i bk1: 130a 40833i bk2: 131a 40847i bk3: 128a 40902i bk4: 129a 40877i bk5: 132a 40825i bk6: 128a 40891i bk7: 131a 40863i bk8: 129a 40872i bk9: 129a 40861i bk10: 129a 40898i bk11: 130a 40848i bk12: 133a 40801i bk13: 132a 40845i bk14: 89a 40908i bk15: 82a 40876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971386
Row_Buffer_Locality_read = 0.971386
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533582
Bank_Level_Parallism_Col = 1.529001
Bank_Level_Parallism_Ready = 1.083835
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.528651 

BW Util details:
bwutil = 0.048530 
total_CMD = 41047 
util_bw = 1992 
Wasted_Col = 903 
Wasted_Row = 321 
Idle = 37831 

BW Util Bottlenecks: 
RCDc_limit = 536 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38979 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1992 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1992 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.048530 
Either_Row_CoL_Bus_Util = 0.050381 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010638 
queue_avg = 0.401564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.401564
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38989 n_act=54 n_pre=38 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04841
n_activity=4170 dram_eff=0.4765
bk0: 130a 40858i bk1: 130a 40843i bk2: 129a 40893i bk3: 129a 40881i bk4: 129a 40887i bk5: 129a 40876i bk6: 130a 40855i bk7: 130a 40850i bk8: 130a 40873i bk9: 132a 40831i bk10: 129a 40884i bk11: 128a 40906i bk12: 130a 40898i bk13: 131a 40847i bk14: 90a 40893i bk15: 81a 40933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972823
Row_Buffer_Locality_read = 0.972823
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508610
Bank_Level_Parallism_Col = 1.503030
Bank_Level_Parallism_Ready = 1.080523
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503030 

BW Util details:
bwutil = 0.048408 
total_CMD = 41047 
util_bw = 1987 
Wasted_Col = 848 
Wasted_Row = 301 
Idle = 37911 

BW Util Bottlenecks: 
RCDc_limit = 506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38989 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1987 
Row_Bus_Util =  0.002241 
CoL_Bus_Util = 0.048408 
Either_Row_CoL_Bus_Util = 0.050138 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.010204 
queue_avg = 0.354033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.354033
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38971 n_act=61 n_pre=45 n_ref_event=0 n_req=1992 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04853
n_activity=4335 dram_eff=0.4595
bk0: 129a 40865i bk1: 133a 40832i bk2: 129a 40880i bk3: 132a 40846i bk4: 131a 40868i bk5: 130a 40886i bk6: 130a 40854i bk7: 129a 40861i bk8: 129a 40887i bk9: 130a 40875i bk10: 129a 40906i bk11: 129a 40887i bk12: 132a 40840i bk13: 130a 40856i bk14: 85a 40872i bk15: 85a 40820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969378
Row_Buffer_Locality_read = 0.969378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493005
Bank_Level_Parallism_Col = 1.483103
Bank_Level_Parallism_Ready = 1.073293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482414 

BW Util details:
bwutil = 0.048530 
total_CMD = 41047 
util_bw = 1992 
Wasted_Col = 941 
Wasted_Row = 355 
Idle = 37759 

BW Util Bottlenecks: 
RCDc_limit = 577 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38971 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1992 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1992 
Row_Bus_Util =  0.002582 
CoL_Bus_Util = 0.048530 
Either_Row_CoL_Bus_Util = 0.050576 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010597 
queue_avg = 0.366775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.366775
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38996 n_act=54 n_pre=38 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04824
n_activity=4060 dram_eff=0.4877
bk0: 131a 40832i bk1: 130a 40844i bk2: 130a 40890i bk3: 129a 40867i bk4: 130a 40862i bk5: 130a 40845i bk6: 131a 40851i bk7: 129a 40874i bk8: 129a 40899i bk9: 132a 40845i bk10: 130a 40861i bk11: 130a 40859i bk12: 128a 40909i bk13: 128a 40907i bk14: 81a 40957i bk15: 82a 40890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972727
Row_Buffer_Locality_read = 0.972727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528046
Bank_Level_Parallism_Col = 1.509650
Bank_Level_Parallism_Ready = 1.096465
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509650 

BW Util details:
bwutil = 0.048237 
total_CMD = 41047 
util_bw = 1980 
Wasted_Col = 847 
Wasted_Row = 275 
Idle = 37945 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38996 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1980 
Row_Bus_Util =  0.002241 
CoL_Bus_Util = 0.048237 
Either_Row_CoL_Bus_Util = 0.049967 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.010239 
queue_avg = 0.380539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.380539
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38959 n_act=63 n_pre=47 n_ref_event=0 n_req=1993 n_rd=1993 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04855
n_activity=4285 dram_eff=0.4651
bk0: 128a 40888i bk1: 130a 40858i bk2: 131a 40864i bk3: 131a 40815i bk4: 132a 40862i bk5: 131a 40877i bk6: 129a 40892i bk7: 130a 40842i bk8: 132a 40795i bk9: 131a 40833i bk10: 129a 40903i bk11: 132a 40849i bk12: 135a 40798i bk13: 130a 40855i bk14: 82a 40899i bk15: 80a 40940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968389
Row_Buffer_Locality_read = 0.968389
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.529828
Bank_Level_Parallism_Col = 1.515417
Bank_Level_Parallism_Ready = 1.085299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512964 

BW Util details:
bwutil = 0.048554 
total_CMD = 41047 
util_bw = 1993 
Wasted_Col = 900 
Wasted_Row = 359 
Idle = 37795 

BW Util Bottlenecks: 
RCDc_limit = 620 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38959 
Read = 1993 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 1993 
total_req = 1993 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 1993 
Row_Bus_Util =  0.002680 
CoL_Bus_Util = 0.048554 
Either_Row_CoL_Bus_Util = 0.050869 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.007184 
queue_avg = 0.400663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.400663
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38999 n_act=54 n_pre=38 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04824
n_activity=4153 dram_eff=0.4768
bk0: 133a 40760i bk1: 129a 40868i bk2: 130a 40869i bk3: 128a 40891i bk4: 132a 40854i bk5: 129a 40862i bk6: 129a 40890i bk7: 130a 40887i bk8: 131a 40846i bk9: 130a 40852i bk10: 128a 40927i bk11: 129a 40868i bk12: 128a 40913i bk13: 132a 40853i bk14: 82a 40920i bk15: 80a 40939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972727
Row_Buffer_Locality_read = 0.972727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510211
Bank_Level_Parallism_Col = 1.499111
Bank_Level_Parallism_Ready = 1.091414
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498045 

BW Util details:
bwutil = 0.048237 
total_CMD = 41047 
util_bw = 1980 
Wasted_Col = 861 
Wasted_Row = 293 
Idle = 37913 

BW Util Bottlenecks: 
RCDc_limit = 482 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38999 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1980 
Row_Bus_Util =  0.002241 
CoL_Bus_Util = 0.048237 
Either_Row_CoL_Bus_Util = 0.049894 
Issued_on_Two_Bus_Simul_Util = 0.000585 
issued_two_Eff = 0.011719 
queue_avg = 0.385290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.38529
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38944 n_act=67 n_pre=51 n_ref_event=0 n_req=2006 n_rd=2006 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04887
n_activity=4647 dram_eff=0.4317
bk0: 130a 40838i bk1: 131a 40858i bk2: 131a 40855i bk3: 130a 40845i bk4: 139a 40716i bk5: 132a 40816i bk6: 134a 40841i bk7: 131a 40846i bk8: 132a 40893i bk9: 131a 40880i bk10: 128a 40935i bk11: 132a 40823i bk12: 130a 40900i bk13: 130a 40878i bk14: 84a 40850i bk15: 81a 40937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966600
Row_Buffer_Locality_read = 0.966600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508819
Bank_Level_Parallism_Col = 1.498624
Bank_Level_Parallism_Ready = 1.074277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497593 

BW Util details:
bwutil = 0.048871 
total_CMD = 41047 
util_bw = 2006 
Wasted_Col = 939 
Wasted_Row = 400 
Idle = 37702 

BW Util Bottlenecks: 
RCDc_limit = 673 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38944 
Read = 2006 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 2006 
total_req = 2006 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 2006 
Row_Bus_Util =  0.002875 
CoL_Bus_Util = 0.048871 
Either_Row_CoL_Bus_Util = 0.051234 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.009986 
queue_avg = 0.379809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.379809
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38955 n_act=67 n_pre=51 n_ref_event=0 n_req=1996 n_rd=1996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04863
n_activity=4600 dram_eff=0.4339
bk0: 131a 40834i bk1: 129a 40867i bk2: 133a 40846i bk3: 129a 40873i bk4: 135a 40766i bk5: 130a 40834i bk6: 130a 40885i bk7: 130a 40852i bk8: 130a 40870i bk9: 132a 40803i bk10: 130a 40894i bk11: 132a 40847i bk12: 129a 40884i bk13: 130a 40861i bk14: 83a 40883i bk15: 83a 40872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966433
Row_Buffer_Locality_read = 0.966433
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.468190
Bank_Level_Parallism_Col = 1.457475
Bank_Level_Parallism_Ready = 1.092685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456478 

BW Util details:
bwutil = 0.048627 
total_CMD = 41047 
util_bw = 1996 
Wasted_Col = 1057 
Wasted_Row = 405 
Idle = 37589 

BW Util Bottlenecks: 
RCDc_limit = 666 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38955 
Read = 1996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1996 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1996 
Row_Bus_Util =  0.002875 
CoL_Bus_Util = 0.048627 
Either_Row_CoL_Bus_Util = 0.050966 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010516 
queue_avg = 0.357322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.357322
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38982 n_act=57 n_pre=41 n_ref_event=0 n_req=1989 n_rd=1989 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04846
n_activity=4356 dram_eff=0.4566
bk0: 133a 40814i bk1: 130a 40835i bk2: 129a 40882i bk3: 133a 40820i bk4: 128a 40907i bk5: 131a 40828i bk6: 130a 40881i bk7: 129a 40875i bk8: 132a 40834i bk9: 132a 40844i bk10: 131a 40876i bk11: 128a 40899i bk12: 129a 40875i bk13: 131a 40859i bk14: 83a 40876i bk15: 80a 40949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971342
Row_Buffer_Locality_read = 0.971342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.512067
Bank_Level_Parallism_Col = 1.516988
Bank_Level_Parallism_Ready = 1.091001
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516988 

BW Util details:
bwutil = 0.048457 
total_CMD = 41047 
util_bw = 1989 
Wasted_Col = 898 
Wasted_Row = 345 
Idle = 37815 

BW Util Bottlenecks: 
RCDc_limit = 537 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38982 
Read = 1989 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1989 
total_req = 1989 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1989 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.048457 
Either_Row_CoL_Bus_Util = 0.050308 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010654 
queue_avg = 0.410724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.410724
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38983 n_act=58 n_pre=42 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04841
n_activity=4357 dram_eff=0.456
bk0: 129a 40858i bk1: 132a 40844i bk2: 129a 40885i bk3: 130a 40888i bk4: 130a 40904i bk5: 129a 40858i bk6: 129a 40888i bk7: 129a 40891i bk8: 129a 40901i bk9: 129a 40870i bk10: 130a 40890i bk11: 129a 40873i bk12: 134a 40783i bk13: 133a 40812i bk14: 82a 40917i bk15: 84a 40871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970810
Row_Buffer_Locality_read = 0.970810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444111
Bank_Level_Parallism_Col = 1.443648
Bank_Level_Parallism_Ready = 1.102667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443648 

BW Util details:
bwutil = 0.048408 
total_CMD = 41047 
util_bw = 1987 
Wasted_Col = 975 
Wasted_Row = 366 
Idle = 37719 

BW Util Bottlenecks: 
RCDc_limit = 531 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38983 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1987 
Row_Bus_Util =  0.002436 
CoL_Bus_Util = 0.048408 
Either_Row_CoL_Bus_Util = 0.050284 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.011143 
queue_avg = 0.370648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.370648
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38973 n_act=59 n_pre=43 n_ref_event=0 n_req=1993 n_rd=1993 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04855
n_activity=4314 dram_eff=0.462
bk0: 133a 40840i bk1: 129a 40856i bk2: 131a 40884i bk3: 133a 40746i bk4: 130a 40893i bk5: 129a 40869i bk6: 130a 40876i bk7: 132a 40839i bk8: 129a 40903i bk9: 130a 40880i bk10: 130a 40891i bk11: 130a 40850i bk12: 131a 40881i bk13: 132a 40794i bk14: 82a 40899i bk15: 82a 40912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970396
Row_Buffer_Locality_read = 0.970396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503659
Bank_Level_Parallism_Col = 1.505567
Bank_Level_Parallism_Ready = 1.092323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505567 

BW Util details:
bwutil = 0.048554 
total_CMD = 41047 
util_bw = 1993 
Wasted_Col = 918 
Wasted_Row = 369 
Idle = 37767 

BW Util Bottlenecks: 
RCDc_limit = 553 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38973 
Read = 1993 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 1993 
total_req = 1993 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 1993 
Row_Bus_Util =  0.002485 
CoL_Bus_Util = 0.048554 
Either_Row_CoL_Bus_Util = 0.050527 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.010125 
queue_avg = 0.382854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.382854
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41047 n_nop=38990 n_act=56 n_pre=40 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04831
n_activity=4308 dram_eff=0.4603
bk0: 134a 40785i bk1: 129a 40868i bk2: 128a 40909i bk3: 130a 40889i bk4: 131a 40842i bk5: 130a 40840i bk6: 129a 40878i bk7: 130a 40871i bk8: 129a 40885i bk9: 130a 40878i bk10: 129a 40901i bk11: 129a 40876i bk12: 134a 40781i bk13: 130a 40881i bk14: 81a 40944i bk15: 80a 40938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971760
Row_Buffer_Locality_read = 0.971760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495453
Bank_Level_Parallism_Col = 1.493997
Bank_Level_Parallism_Ready = 1.088754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493997 

BW Util details:
bwutil = 0.048310 
total_CMD = 41047 
util_bw = 1983 
Wasted_Col = 882 
Wasted_Row = 324 
Idle = 37858 

BW Util Bottlenecks: 
RCDc_limit = 507 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41047 
n_nop = 38990 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1983 
Row_Bus_Util =  0.002339 
CoL_Bus_Util = 0.048310 
Either_Row_CoL_Bus_Util = 0.050113 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010695 
queue_avg = 0.385655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.385655

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3438, Miss = 996, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3452, Miss = 1005, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3437, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3451, Miss = 991, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3430, Miss = 989, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3444, Miss = 998, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3442, Miss = 992, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3435, Miss = 992, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3438, Miss = 998, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3443, Miss = 997, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3439, Miss = 989, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3442, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3436, Miss = 995, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3437, Miss = 996, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3446, Miss = 992, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3431, Miss = 990, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3449, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3441, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3431, Miss = 991, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3438, Miss = 995, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3450, Miss = 1001, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3448, Miss = 998, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3428, Miss = 988, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3437, Miss = 995, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3437, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3447, Miss = 997, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3446, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3425, Miss = 984, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3436, Miss = 992, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3428, Miss = 987, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3438, Miss = 994, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3434, Miss = 990, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3444, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3444, Miss = 988, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3443, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3445, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3480, Miss = 1006, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3439, Miss = 989, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3492, Miss = 1006, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3443, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3436, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3456, Miss = 999, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3429, Miss = 988, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3458, Miss = 999, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3433, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3444, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3431, Miss = 990, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3432, Miss = 990, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3440, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3437, Miss = 994, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3427, Miss = 986, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3451, Miss = 994, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3459, Miss = 1010, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3444, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3443, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3442, Miss = 1000, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3443, Miss = 998, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3435, Miss = 991, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3450, Miss = 1001, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3429, Miss = 986, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3454, Miss = 1000, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3434, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3442, Miss = 998, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3427, Miss = 985, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 220260
L2_total_cache_misses = 63668
L2_total_cache_miss_rate = 0.2891
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 156592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 220260
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=220260
icnt_total_pkts_simt_to_mem=220260
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 220260
Req_Network_cycles = 69877
Req_Network_injected_packets_per_cycle =       3.1521 
Req_Network_conflicts_per_cycle =       0.4166
Req_Network_conflicts_per_cycle_util =       1.7621
Req_Bank_Level_Parallism =      13.3313
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0083
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0493

Reply_Network_injected_packets_num = 220260
Reply_Network_cycles = 69877
Reply_Network_injected_packets_per_cycle =        3.1521
Reply_Network_conflicts_per_cycle =        0.0865
Reply_Network_conflicts_per_cycle_util =       0.3709
Reply_Bank_Level_Parallism =      13.5203
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0394
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 50 sec (110 sec)
gpgpu_simulation_rate = 664072 (inst/sec)
gpgpu_simulation_rate = 635 (cycle/sec)
gpgpu_silicon_slowdown = 2278740x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 7534
gpu_sim_insn = 11013874
gpu_ipc =    1461.8893
gpu_tot_sim_cycle = 77411
gpu_tot_sim_insn = 84061858
gpu_tot_ipc =    1085.9161
gpu_tot_issued_cta = 15632
gpu_occupancy = 80.5932% 
gpu_tot_occupancy = 71.2477% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1479
partiton_level_parallism_total  =       3.2490
partiton_level_parallism_util =      13.9571
partiton_level_parallism_util_total  =      13.4060
L2_BW  =     192.0626 GB/Sec
L2_BW_total  =     150.4427 GB/Sec
gpu_total_sim_rate=677918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3160, Miss = 3126, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3270, Miss = 3207, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3252, Miss = 3236, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3248, Miss = 3206, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3198, Miss = 3131, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3345, Miss = 3264, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3248, Miss = 3226, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3299, Miss = 3224, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3236, Miss = 3115, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3321, Miss = 3226, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3205, Miss = 3159, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3193, Miss = 3096, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3212, Miss = 3199, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3253, Miss = 3182, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3308, Miss = 3223, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3305, Miss = 3250, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3246, Miss = 3189, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3200, Miss = 3158, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3244, Miss = 3224, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 3280, Miss = 3210, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3308, Miss = 3201, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3197, Miss = 3155, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3224, Miss = 3150, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3292, Miss = 3195, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3238, Miss = 3093, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3301, Miss = 3181, Miss_rate = 0.964, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3261, Miss = 3220, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3304, Miss = 3249, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3246, Miss = 3176, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3255, Miss = 3190, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3283, Miss = 3214, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3246, Miss = 3174, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 3388, Miss = 3177, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3347, Miss = 3284, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3245, Miss = 3126, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3210, Miss = 3192, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3335, Miss = 3175, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3248, Miss = 3122, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3314, Miss = 3226, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3379, Miss = 3215, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3284, Miss = 3268, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 3205, Miss = 3143, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 3268, Miss = 3244, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 3232, Miss = 3210, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 3329, Miss = 3170, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3276, Miss = 3248, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 3254, Miss = 3230, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3355, Miss = 3244, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 3278, Miss = 3214, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 3332, Miss = 3278, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 3341, Miss = 3240, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 3256, Miss = 3164, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 3221, Miss = 3093, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 3254, Miss = 3212, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 3285, Miss = 3222, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 3216, Miss = 3203, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 3219, Miss = 3141, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 3247, Miss = 3173, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 3240, Miss = 3168, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3326, Miss = 3241, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 3296, Miss = 3253, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 3200, Miss = 3187, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 3261, Miss = 3211, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 3262, Miss = 3191, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 3232, Miss = 3217, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 3260, Miss = 3092, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 3265, Miss = 3178, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 3242, Miss = 3194, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 3068, Miss = 2994, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 3245, Miss = 3165, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 3317, Miss = 3189, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 3199, Miss = 3129, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 3232, Miss = 3218, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 3206, Miss = 3148, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 3240, Miss = 3229, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 3267, Miss = 3156, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 3200, Miss = 3186, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 3191, Miss = 3116, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 3156, Miss = 3111, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 3236, Miss = 3056, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 260637
	L1D_total_cache_misses = 254892
	L1D_total_cache_miss_rate = 0.9780
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.131
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 63897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 187613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 255265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5372

Total_core_cache_fail_stats:
ctas_completed 15632, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
675, 590, 605, 590, 605, 605, 605, 590, 590, 590, 590, 605, 590, 590, 590, 590, 624, 624, 624, 624, 624, 624, 624, 624, 639, 624, 624, 624, 639, 624, 624, 624, 600, 600, 600, 600, 600, 600, 615, 600, 600, 615, 600, 600, 600, 600, 615, 600, 600, 600, 615, 600, 600, 600, 600, 600, 600, 600, 600, 600, 615, 600, 600, 600, 
gpgpu_n_tot_thrd_icount = 84061858
gpgpu_n_tot_w_icount = 3164136
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251510
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8005446
gpgpu_n_store_insn = 5922
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2376162	W0_Idle:772992	W0_Scoreboard:1880724	W1:32343	W2:4544	W3:15	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:1	W30:152	W31:815	W32:2624704
single_issue_nums: WS0:792939	WS1:789974	WS2:791081	WS3:790142	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2012080 {8:251510,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10060400 {40:251510,}
maxmflatency = 433 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 225 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4705 	15671 	9223 	10285 	13192 	10309 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	187842 	63668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	251504 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	251390 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 33.000000 43.333332 19.000000 43.000000 43.666668 43.000000 44.000000 44.000000 32.750000 32.500000 22.500000 43.666668 32.500000 22.166666 20.500000 27.000000 
dram[1]: 64.000000 43.333332 32.500000 43.666668 32.500000 43.000000 43.000000 19.000000 44.000000 43.000000 43.000000 32.750000 18.857143 43.000000 40.000000 20.500000 
dram[2]: 32.500000 43.000000 43.333332 43.000000 64.000000 64.000000 43.000000 64.000000 19.000000 43.666668 32.500000 43.000000 26.799999 26.400000 40.000000 21.750000 
dram[3]: 22.166666 43.000000 43.333332 43.000000 44.000000 64.000000 26.200001 43.000000 32.500000 43.000000 26.400000 43.000000 33.000000 26.200001 40.000000 40.000000 
dram[4]: 13.700000 32.750000 43.333332 43.000000 43.333332 43.000000 43.333332 22.166666 43.000000 22.000000 26.400000 32.750000 26.200001 43.000000 40.000000 20.500000 
dram[5]: 43.333332 43.333332 43.000000 32.500000 22.000000 26.200001 43.666668 32.500000 43.666668 43.333332 43.333332 32.750000 43.000000 26.400000 40.000000 27.333334 
dram[6]: 43.000000 43.000000 32.750000 33.000000 32.500000 43.333332 22.333334 43.333332 26.200001 43.333332 32.750000 43.000000 22.000000 32.750000 27.000000 27.000000 
dram[7]: 43.333332 64.000000 43.333332 43.000000 64.000000 43.000000 26.200001 32.750000 43.000000 43.000000 26.600000 26.600000 32.500000 64.000000 27.333334 27.333334 
dram[8]: 32.500000 22.000000 32.500000 26.200001 22.000000 33.500000 22.166666 32.500000 43.000000 22.000000 43.333332 64.000000 26.400000 43.000000 16.600000 40.000000 
dram[9]: 64.000000 43.000000 32.750000 43.000000 43.333332 26.200001 43.000000 43.000000 43.000000 43.000000 15.000000 43.666668 43.666668 43.000000 21.000000 27.333334 
dram[10]: 43.000000 43.000000 33.500000 43.000000 43.000000 26.200001 43.000000 44.000000 19.142857 43.000000 15.111111 43.333332 43.000000 22.333334 20.750000 20.500000 
dram[11]: 64.000000 32.500000 43.333332 64.000000 43.000000 43.000000 33.000000 22.166666 43.000000 32.500000 26.799999 43.333332 26.400000 43.000000 40.000000 40.000000 
dram[12]: 32.750000 43.000000 32.750000 43.666668 32.500000 43.666668 44.333332 64.000000 43.000000 43.000000 43.000000 26.200001 19.000000 64.000000 16.799999 20.750000 
dram[13]: 32.500000 43.000000 43.000000 43.000000 43.000000 22.000000 43.333332 26.400000 43.000000 32.500000 43.000000 43.000000 43.333332 64.000000 40.500000 16.799999 
dram[14]: 43.000000 43.333332 43.000000 43.333332 43.000000 64.000000 43.333332 43.000000 33.000000 43.000000 43.000000 44.333332 43.000000 43.333332 27.333334 27.000000 
dram[15]: 43.000000 64.000000 26.600000 26.400000 26.600000 32.750000 64.000000 43.000000 43.000000 32.750000 64.000000 64.000000 43.000000 43.000000 27.666666 16.799999 
dram[16]: 32.500000 22.000000 43.000000 43.000000 33.000000 64.000000 64.000000 43.000000 64.000000 43.000000 43.666668 32.500000 32.500000 33.000000 17.000000 20.500000 
dram[17]: 32.750000 22.333334 64.000000 22.333334 43.000000 33.000000 33.000000 32.500000 43.000000 22.000000 22.166666 64.000000 32.500000 33.250000 20.750000 40.000000 
dram[18]: 64.000000 26.600000 43.333332 43.666668 43.000000 43.000000 43.333332 33.000000 26.600000 26.200001 43.666668 43.000000 43.000000 43.000000 44.000000 20.750000 
dram[19]: 43.000000 16.875000 64.000000 43.000000 26.400000 33.000000 22.000000 22.000000 22.166666 43.666668 32.500000 43.000000 43.000000 43.000000 15.500000 20.500000 
dram[20]: 43.333332 32.500000 26.200001 64.000000 43.000000 26.400000 64.000000 43.666668 43.000000 43.000000 43.000000 32.500000 22.166666 33.000000 29.666666 20.500000 
dram[21]: 43.333332 32.500000 43.000000 43.000000 43.000000 43.000000 32.500000 32.500000 32.500000 26.400000 43.000000 64.000000 43.333332 32.750000 22.500000 40.500000 
dram[22]: 43.000000 33.250000 43.000000 33.000000 32.750000 43.333332 32.500000 43.000000 43.000000 43.333332 43.000000 43.000000 26.400000 32.500000 17.000000 12.142858 
dram[23]: 32.750000 32.500000 43.333332 43.000000 32.500000 32.500000 32.750000 43.000000 43.000000 33.000000 32.500000 32.500000 64.000000 64.000000 40.500000 20.500000 
dram[24]: 64.000000 43.333332 32.750000 26.200001 33.000000 43.666668 43.000000 32.500000 22.000000 26.200001 43.000000 33.000000 19.285715 32.500000 20.500000 40.000000 
dram[25]: 19.000000 43.000000 32.500000 64.000000 33.000000 43.000000 43.000000 43.333332 26.200001 32.500000 64.000000 43.000000 64.000000 33.000000 27.333334 40.000000 
dram[26]: 32.500000 43.666668 32.750000 32.500000 13.900000 26.400000 26.799999 32.750000 44.000000 43.666668 64.000000 22.000000 43.333332 43.333332 14.000000 40.500000 
dram[27]: 32.750000 43.000000 26.600000 43.000000 16.875000 32.500000 43.333332 32.500000 32.500000 22.000000 43.333332 33.000000 43.000000 43.333332 16.600000 16.600000 
dram[28]: 26.600000 32.500000 43.000000 26.600000 64.000000 32.750000 43.333332 43.000000 26.400000 33.000000 32.750000 64.000000 43.000000 43.666668 16.600000 40.000000 
dram[29]: 43.000000 33.000000 43.000000 43.333332 43.333332 43.000000 43.000000 43.000000 43.000000 43.000000 43.333332 43.000000 19.142857 26.600000 20.500000 16.799999 
dram[30]: 33.250000 43.000000 43.666668 19.000000 43.333332 43.000000 43.333332 33.000000 43.000000 43.333332 43.333332 32.500000 43.666668 22.000000 20.500000 27.333334 
dram[31]: 22.333334 43.000000 64.000000 43.333332 26.200001 32.500000 43.000000 43.333332 43.000000 43.333332 43.000000 43.000000 16.750000 43.333332 40.500000 40.000000 
average row locality = 63668/1880 = 33.865959
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       132       130       133       129       131       129       132       132       131       130       135       131       130       133        82        81 
dram[1]:       128       130       130       131       130       129       129       133       132       129       129       131       132       129        80        82 
dram[2]:       130       129       130       129       128       128       129       128       133       131       130       129       134       132        80        87 
dram[3]:       133       129       130       129       132       128       131       129       130       129       132       129       132       131        80        80 
dram[4]:       137       131       130       129       130       129       130       133       129       132       132       131       131       129        80        82 
dram[5]:       130       130       129       130       132       131       131       130       131       130       130       131       129       132        80        82 
dram[6]:       129       129       131       132       130       130       134       130       131       130       131       129       132       131        81        81 
dram[7]:       130       128       130       129       128       129       131       131       129       129       133       133       130       128        82        82 
dram[8]:       130       132       130       131       132       134       133       130       129       132       130       128       132       129        83        80 
dram[9]:       128       129       131       129       130       131       129       129       129       129       135       131       131       129        84        82 
dram[10]:       129       129       134       129       129       131       129       132       134       129       136       130       129       134        83        82 
dram[11]:       128       130       130       128       129       129       132       133       129       130       134       130       132       129        80        80 
dram[12]:       131       129       131       131       130       131       133       128       129       129       129       131       133       128        84        83 
dram[13]:       130       129       129       129       129       132       130       132       129       130       129       129       130       128        81        84 
dram[14]:       129       130       129       130       129       128       130       129       132       129       129       133       129       130        82        81 
dram[15]:       129       128       133       132       133       131       128       129       129       131       128       128       129       129        83        84 
dram[16]:       130       132       129       129       132       128       128       129       128       129       131       130       130       132        85        82 
dram[17]:       131       134       128       134       129       132       132       130       129       132       133       128       130       133        83        80 
dram[18]:       128       133       130       131       129       129       130       132       133       131       131       129       129       129        88        83 
dram[19]:       129       135       128       129       132       132       132       132       133       131       130       129       129       129        93        82 
dram[20]:       130       130       131       128       129       132       128       131       129       129       129       130       133       132        89        82 
dram[21]:       130       130       129       129       129       129       130       130       130       132       129       128       130       131        90        81 
dram[22]:       129       133       129       132       131       130       130       129       129       130       129       129       132       130        85        85 
dram[23]:       131       130       130       129       130       130       131       129       129       132       130       130       128       128        81        82 
dram[24]:       128       130       131       131       132       131       129       130       132       131       129       132       135       130        82        80 
dram[25]:       133       129       130       128       132       129       129       130       131       130       128       129       128       132        82        80 
dram[26]:       130       131       131       130       139       132       134       131       132       131       128       132       130       130        84        81 
dram[27]:       131       129       133       129       135       130       130       130       130       132       130       132       129       130        83        83 
dram[28]:       133       130       129       133       128       131       130       129       132       132       131       128       129       131        83        80 
dram[29]:       129       132       129       130       130       129       129       129       129       129       130       129       134       133        82        84 
dram[30]:       133       129       131       133       130       129       130       132       129       130       130       130       131       132        82        82 
dram[31]:       134       129       128       130       131       130       129       130       129       130       129       129       134       130        81        80 
total dram reads = 63668
bank skew: 139/80 = 1.74
chip skew: 2006/1979 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        918       909       882       902       879       889       881       876       881       884       864       880       881       874       882       892
dram[1]:        934       908       892       890       886       900       894       875       870       887       885       883       907       888       896       879
dram[2]:        926       916       891       901       894       897       887       902       877       888       883       888       867       880       903       858
dram[3]:        911       925       892       898       877       910       890       890       882       887       876       889       871       877       889       897
dram[4]:        899       904       890       903       885       897       895       882       892       884       876       878       876       888       896       890
dram[5]:        927       911       897       889       877       894       882       892       876       885       880       884       887       875       887       899
dram[6]:        927       914       891       890       885       893       874       894       879       885       878       891       876       884       888       895
dram[7]:        925       918       895       896       900       898       881       899       882       892       877       869       877       888       877       879
dram[8]:        922       906       892       897       881       876       878       891       892       889       882       894       872       896       878       901
dram[9]:        933       914       889       890       888       900       896       900       887       891       861       878       874       884       873       880
dram[10]:        926       916       875       903       892       892       897       884       876       892       871       889       888       873       874       891
dram[11]:        936       909       892       897       892       901       876       891       884       884       863       887       873       891       891       891
dram[12]:        923       916       886       892       886       890       874       897       889       905       885       883       876       899       880       879
dram[13]:        925       916       897       897       893       899       885       887       884       886       883       886       879       890       884       868
dram[14]:        929       910       898       894       890       898       882       893       883       890       887       873       884       885       884       899
dram[15]:        933       917       880       883       872       904       898       889       887       882       889       896       885       884       871       874
dram[16]:        924       901       895       900       875       899       908       893       897       893       877       885       883       880       917       889
dram[17]:        918       897       898       875       894       889       880       896       882       874       872       891       881       876       867       892
dram[18]:        933       896       889       890       883       890       890       889       885       888       878       895       887       890       898       886
dram[19]:        931       891       893       898       900       887       889       889       874       880       881       891       886       890       860       881
dram[20]:        923       912       887       904       893       872       901       883       891       891       886       883       875       878       894       898
dram[21]:        923       913       895       895       887       896       883       888       881       877       887       892       884       880       882       890
dram[22]:        926       900       895       884       878       885       886       898       885       891       884       885       876       886       883       870
dram[23]:        922       910       889       894       882       891       885       900       881       882       884       882       890       890       881       877
dram[24]:        931       913       889       897       881       886       889       886       879       883       889       878       865       886       884       896
dram[25]:        918       914       903       896       882       907       890       896       878       883       890       888       889       882       875       889
dram[26]:        932       904       890       901       859       880       864       882       878       887       888       877       885       886       876       892
dram[27]:        918       915       880       890       864       894       882       893       881       873       882       874       890       887       876       872
dram[28]:        914       912       898       889       896       887       884       896       877       887       877       894       887       884       885       898
dram[29]:        928       903       896       890       887       903       893       903       881       893       881       888       864       884       875       865
dram[30]:        907       916       893       887       881       894       889       883       885       887       883       886       880       891       884       888
dram[31]:        910       919       902       886       884       898       893       895       887       880       886       887       864       883       883       892
maximum mf latency per bank:
dram[0]:        419       408       408       402       366       368       367       359       360       361       392       377       376       380       368       374
dram[1]:        405       390       394       381       369       389       361       368       360       366       372       362       426       375       364       365
dram[2]:        411       400       413       400       377       383       365       373       370       385       383       382       370       394       382       374
dram[3]:        403       397       394       395       374       409       383       366       369       372       356       359       360       364       362       357
dram[4]:        414       390       405       401       365       407       388       391       373       386       393       391       356       373       388       382
dram[5]:        403       401       401       381       395       410       365       371       368       375       365       374       378       378       365       377
dram[6]:        409       390       433       387       384       387       374       394       361       377       380       386       374       369       378       378
dram[7]:        399       391       397       381       387       388       363       388       357       357       371       368       366       374       361       360
dram[8]:        409       396       406       394       382       379       373       373       362       380       379       394       356       378       419       376
dram[9]:        401       395       409       381       381       400       385       400       367       368       405       373       366       355       369       368
dram[10]:        405       403       405       396       383       393       373       364       372       384       381       404       367       363       370       380
dram[11]:        407       393       394       381       378       396       375       396       371       375       364       373       373       386       364       356
dram[12]:        414       410       411       397       364       389       363       362       378       423       373       391       373       385       393       383
dram[13]:        400       399       405       381       371       393       360       376       364       372       363       359       356       362       365       365
dram[14]:        410       398       415       389       372       391       360       366       379       368       383       385       358       367       378       380
dram[15]:        406       390       394       381       357       417       376       375       383       371       358       365       375       366       358       370
dram[16]:        415       397       401       394       380       368       406       381       364       387       390       408       363       377       370       394
dram[17]:        396       402       407       381       387       400       361       389       367       370       366       364       364       370       361       372
dram[18]:        414       392       386       393       356       363       373       371       374       383       381       386       371       374       373       405
dram[19]:        404       388       394       398       399       390       369       401       370       377       359       373       402       362       359       363
dram[20]:        414       403       406       398       392       363       381       363       372       396       376       367       406       369       391       394
dram[21]:        400       401       406       381       376       388       357       363       371       372       372       381       402       385       365       365
dram[22]:        407       404       397       400       357       375       358       388       365       383       371       368       389       367       396       382
dram[23]:        407       399       394       381       358       371       389       384       358       380       387       365       373       368       369       364
dram[24]:        407       402       411       397       374       388       372       375       419       376       393       371       387       374       391       369
dram[25]:        407       391       394       381       375       413       373       394       368       373       371       371       365       385       366       360
dram[26]:        420       396       403       400       383       400       362       364       395       381       364       392       370       366       388       376
dram[27]:        399       392       399       381       371       408       365       358       369       369       365       373       370       385       369       363
dram[28]:        420       397       415       400       373       396       370       379       374       379       373       381       364       376       382       376
dram[29]:        394       399       407       381       366       394       365       382       366       367       362       366       383       385       369       365
dram[30]:        407       394       381       415       371       376       368       390       366       371       397       397       372       373       379       391
dram[31]:        400       407       417       381       373       386       369       389       367       369       375       369       373       371       359       368
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43379 n_act=63 n_pre=47 n_ref_event=0 n_req=2001 n_rd=2001 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.044
n_activity=4457 dram_eff=0.449
bk0: 132a 45264i bk1: 130a 45286i bk2: 133a 45215i bk3: 129a 45293i bk4: 131a 45316i bk5: 129a 45281i bk6: 132a 45292i bk7: 132a 45292i bk8: 131a 45287i bk9: 130a 45281i bk10: 135a 45257i bk11: 131a 45305i bk12: 130a 45288i bk13: 133a 45233i bk14: 82a 45328i bk15: 81a 45344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968516
Row_Buffer_Locality_read = 0.968516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535419
Bank_Level_Parallism_Col = 1.522632
Bank_Level_Parallism_Ready = 1.094453
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519847 

BW Util details:
bwutil = 0.044004 
total_CMD = 45473 
util_bw = 2001 
Wasted_Col = 909 
Wasted_Row = 351 
Idle = 42212 

BW Util Bottlenecks: 
RCDc_limit = 605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43379 
Read = 2001 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 2001 
total_req = 2001 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 2001 
Row_Bus_Util =  0.002419 
CoL_Bus_Util = 0.044004 
Either_Row_CoL_Bus_Util = 0.046049 
Issued_on_Two_Bus_Simul_Util = 0.000374 
issued_two_Eff = 0.008118 
queue_avg = 0.324368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.324368
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43409 n_act=58 n_pre=42 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04363
n_activity=4325 dram_eff=0.4587
bk0: 128a 45307i bk1: 130a 45294i bk2: 130a 45300i bk3: 131a 45312i bk4: 130a 45274i bk5: 129a 45290i bk6: 129a 45303i bk7: 133a 45193i bk8: 132a 45321i bk9: 129a 45302i bk10: 129a 45321i bk11: 131a 45282i bk12: 132a 45194i bk13: 129a 45304i bk14: 80a 45363i bk15: 82a 45308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970766
Row_Buffer_Locality_read = 0.970766
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516770
Bank_Level_Parallism_Col = 1.508070
Bank_Level_Parallism_Ready = 1.092238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508070 

BW Util details:
bwutil = 0.043630 
total_CMD = 45473 
util_bw = 1984 
Wasted_Col = 901 
Wasted_Row = 335 
Idle = 42253 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43409 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1984 
Row_Bus_Util =  0.002199 
CoL_Bus_Util = 0.043630 
Either_Row_CoL_Bus_Util = 0.045390 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.009690 
queue_avg = 0.355838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.355838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43413 n_act=55 n_pre=39 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0437
n_activity=4195 dram_eff=0.4737
bk0: 130a 45267i bk1: 129a 45285i bk2: 130a 45308i bk3: 129a 45290i bk4: 128a 45345i bk5: 128a 45326i bk6: 129a 45299i bk7: 128a 45307i bk8: 133a 45206i bk9: 131a 45298i bk10: 130a 45301i bk11: 129a 45306i bk12: 134a 45265i bk13: 132a 45261i bk14: 80a 45369i bk15: 87a 45307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972320
Row_Buffer_Locality_read = 0.972320
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531489
Bank_Level_Parallism_Col = 1.523657
Bank_Level_Parallism_Ready = 1.072974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522946 

BW Util details:
bwutil = 0.043696 
total_CMD = 45473 
util_bw = 1987 
Wasted_Col = 853 
Wasted_Row = 304 
Idle = 42329 

BW Util Bottlenecks: 
RCDc_limit = 512 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43413 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1987 
Row_Bus_Util =  0.002067 
CoL_Bus_Util = 0.043696 
Either_Row_CoL_Bus_Util = 0.045302 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.010194 
queue_avg = 0.371715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.371715
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43412 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04363
n_activity=4115 dram_eff=0.4821
bk0: 133a 45210i bk1: 129a 45290i bk2: 130a 45323i bk3: 129a 45278i bk4: 132a 45310i bk5: 128a 45324i bk6: 131a 45257i bk7: 129a 45307i bk8: 130a 45292i bk9: 129a 45298i bk10: 132a 45253i bk11: 129a 45300i bk12: 132a 45289i bk13: 131a 45257i bk14: 80a 45381i bk15: 80a 45366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523885
Bank_Level_Parallism_Col = 1.509361
Bank_Level_Parallism_Ready = 1.092742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507594 

BW Util details:
bwutil = 0.043630 
total_CMD = 45473 
util_bw = 1984 
Wasted_Col = 878 
Wasted_Row = 299 
Idle = 42312 

BW Util Bottlenecks: 
RCDc_limit = 511 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 491 
rwq = 0 
CCDLc_limit_alone = 491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43412 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.002111 
CoL_Bus_Util = 0.043630 
Either_Row_CoL_Bus_Util = 0.045324 
Issued_on_Two_Bus_Simul_Util = 0.000418 
issued_two_Eff = 0.009219 
queue_avg = 0.323731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.323731
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43385 n_act=67 n_pre=51 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04387
n_activity=4533 dram_eff=0.4401
bk0: 137a 45112i bk1: 131a 45262i bk2: 130a 45327i bk3: 129a 45307i bk4: 130a 45305i bk5: 129a 45278i bk6: 130a 45296i bk7: 133a 45221i bk8: 129a 45306i bk9: 132a 45228i bk10: 132a 45279i bk11: 131a 45278i bk12: 131a 45280i bk13: 129a 45302i bk14: 80a 45380i bk15: 82a 45317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966416
Row_Buffer_Locality_read = 0.966416
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498674
Bank_Level_Parallism_Col = 1.479258
Bank_Level_Parallism_Ready = 1.084211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477572 

BW Util details:
bwutil = 0.043872 
total_CMD = 45473 
util_bw = 1995 
Wasted_Col = 1010 
Wasted_Row = 388 
Idle = 42080 

BW Util Bottlenecks: 
RCDc_limit = 666 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43385 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1995 
Row_Bus_Util =  0.002595 
CoL_Bus_Util = 0.043872 
Either_Row_CoL_Bus_Util = 0.045917 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.011973 
queue_avg = 0.363842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.363842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43415 n_act=57 n_pre=41 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04372
n_activity=4293 dram_eff=0.4631
bk0: 130a 45284i bk1: 130a 45293i bk2: 129a 45328i bk3: 130a 45280i bk4: 132a 45231i bk5: 131a 45247i bk6: 131a 45298i bk7: 130a 45270i bk8: 131a 45310i bk9: 130a 45296i bk10: 130a 45320i bk11: 131a 45279i bk12: 129a 45312i bk13: 132a 45245i bk14: 80a 45387i bk15: 82a 45335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971328
Row_Buffer_Locality_read = 0.971328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483150
Bank_Level_Parallism_Col = 1.470224
Bank_Level_Parallism_Ready = 1.088531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470224 

BW Util details:
bwutil = 0.043718 
total_CMD = 45473 
util_bw = 1988 
Wasted_Col = 947 
Wasted_Row = 329 
Idle = 42209 

BW Util Bottlenecks: 
RCDc_limit = 529 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43415 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1988 
Row_Bus_Util =  0.002155 
CoL_Bus_Util = 0.043718 
Either_Row_CoL_Bus_Util = 0.045258 
Issued_on_Two_Bus_Simul_Util = 0.000616 
issued_two_Eff = 0.013605 
queue_avg = 0.339784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.339784
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43395 n_act=61 n_pre=45 n_ref_event=0 n_req=1991 n_rd=1991 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04378
n_activity=4439 dram_eff=0.4485
bk0: 129a 45289i bk1: 129a 45284i bk2: 131a 45294i bk3: 132a 45284i bk4: 130a 45308i bk5: 130a 45291i bk6: 134a 45228i bk7: 130a 45289i bk8: 131a 45259i bk9: 130a 45307i bk10: 131a 45298i bk11: 129a 45306i bk12: 132a 45233i bk13: 131a 45272i bk14: 81a 45344i bk15: 81a 45337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969362
Row_Buffer_Locality_read = 0.969362
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.501217
Bank_Level_Parallism_Col = 1.492929
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490169 

BW Util details:
bwutil = 0.043784 
total_CMD = 45473 
util_bw = 1991 
Wasted_Col = 945 
Wasted_Row = 352 
Idle = 42185 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43395 
Read = 1991 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1991 
total_req = 1991 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1991 
Row_Bus_Util =  0.002331 
CoL_Bus_Util = 0.043784 
Either_Row_CoL_Bus_Util = 0.045697 
Issued_on_Two_Bus_Simul_Util = 0.000418 
issued_two_Eff = 0.009143 
queue_avg = 0.355420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.35542
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43424 n_act=53 n_pre=37 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04359
n_activity=4112 dram_eff=0.482
bk0: 130a 45284i bk1: 128a 45321i bk2: 130a 45320i bk3: 129a 45314i bk4: 128a 45329i bk5: 129a 45298i bk6: 131a 45261i bk7: 131a 45271i bk8: 129a 45336i bk9: 129a 45304i bk10: 133a 45280i bk11: 133a 45248i bk12: 130a 45319i bk13: 128a 45340i bk14: 82a 45356i bk15: 82a 45339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973259
Row_Buffer_Locality_read = 0.973259
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489704
Bank_Level_Parallism_Col = 1.463475
Bank_Level_Parallism_Ready = 1.096872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.463475 

BW Util details:
bwutil = 0.043586 
total_CMD = 45473 
util_bw = 1982 
Wasted_Col = 867 
Wasted_Row = 259 
Idle = 42365 

BW Util Bottlenecks: 
RCDc_limit = 468 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43424 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1982 
Row_Bus_Util =  0.001979 
CoL_Bus_Util = 0.043586 
Either_Row_CoL_Bus_Util = 0.045060 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.011225 
queue_avg = 0.328876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.328876
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43381 n_act=68 n_pre=52 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04387
n_activity=4673 dram_eff=0.4269
bk0: 130a 45266i bk1: 132a 45213i bk2: 130a 45304i bk3: 131a 45253i bk4: 132a 45241i bk5: 134a 45282i bk6: 133a 45223i bk7: 130a 45268i bk8: 129a 45301i bk9: 132a 45228i bk10: 130a 45317i bk11: 128a 45327i bk12: 132a 45268i bk13: 129a 45298i bk14: 83a 45287i bk15: 80a 45366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965915
Row_Buffer_Locality_read = 0.965915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486502
Bank_Level_Parallism_Col = 1.480013
Bank_Level_Parallism_Ready = 1.074185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.479678 

BW Util details:
bwutil = 0.043872 
total_CMD = 45473 
util_bw = 1995 
Wasted_Col = 1021 
Wasted_Row = 429 
Idle = 42028 

BW Util Bottlenecks: 
RCDc_limit = 674 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43381 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1995 
Row_Bus_Util =  0.002639 
CoL_Bus_Util = 0.043872 
Either_Row_CoL_Bus_Util = 0.046005 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.010994 
queue_avg = 0.369362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.369362
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43409 n_act=57 n_pre=41 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04367
n_activity=4221 dram_eff=0.4705
bk0: 128a 45307i bk1: 129a 45294i bk2: 131a 45297i bk3: 129a 45302i bk4: 130a 45314i bk5: 131a 45247i bk6: 129a 45306i bk7: 129a 45289i bk8: 129a 45310i bk9: 129a 45296i bk10: 135a 45139i bk11: 131a 45300i bk12: 131a 45318i bk13: 129a 45299i bk14: 84a 45331i bk15: 82a 45350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971299
Row_Buffer_Locality_read = 0.971299
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489264
Bank_Level_Parallism_Col = 1.475829
Bank_Level_Parallism_Ready = 1.088117
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475829 

BW Util details:
bwutil = 0.043674 
total_CMD = 45473 
util_bw = 1986 
Wasted_Col = 941 
Wasted_Row = 333 
Idle = 42213 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 542 
rwq = 0 
CCDLc_limit_alone = 542 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43409 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1986 
Row_Bus_Util =  0.002155 
CoL_Bus_Util = 0.043674 
Either_Row_CoL_Bus_Util = 0.045390 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.009690 
queue_avg = 0.336837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.336837
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43374 n_act=66 n_pre=50 n_ref_event=0 n_req=1999 n_rd=1999 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04396
n_activity=4681 dram_eff=0.427
bk0: 129a 45290i bk1: 129a 45284i bk2: 134a 45293i bk3: 129a 45311i bk4: 129a 45315i bk5: 131a 45251i bk6: 129a 45301i bk7: 132a 45296i bk8: 134a 45195i bk9: 129a 45302i bk10: 136a 45171i bk11: 130a 45300i bk12: 129a 45308i bk13: 134a 45229i bk14: 83a 45325i bk15: 82a 45313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966983
Row_Buffer_Locality_read = 0.966983
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506521
Bank_Level_Parallism_Col = 1.511484
Bank_Level_Parallism_Ready = 1.074537
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505314 

BW Util details:
bwutil = 0.043960 
total_CMD = 45473 
util_bw = 1999 
Wasted_Col = 960 
Wasted_Row = 415 
Idle = 42099 

BW Util Bottlenecks: 
RCDc_limit = 646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43374 
Read = 1999 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1999 
total_req = 1999 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1999 
Row_Bus_Util =  0.002551 
CoL_Bus_Util = 0.043960 
Either_Row_CoL_Bus_Util = 0.046159 
Issued_on_Two_Bus_Simul_Util = 0.000352 
issued_two_Eff = 0.007623 
queue_avg = 0.365646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.365646
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43421 n_act=54 n_pre=38 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04361
n_activity=4067 dram_eff=0.4876
bk0: 128a 45307i bk1: 130a 45270i bk2: 130a 45326i bk3: 128a 45334i bk4: 129a 45302i bk5: 129a 45280i bk6: 132a 45287i bk7: 133a 45214i bk8: 129a 45317i bk9: 130a 45273i bk10: 134a 45277i bk11: 130a 45304i bk12: 132a 45258i bk13: 129a 45293i bk14: 80a 45384i bk15: 80a 45378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972769
Row_Buffer_Locality_read = 0.972769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511783
Bank_Level_Parallism_Col = 1.486648
Bank_Level_Parallism_Ready = 1.103883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485594 

BW Util details:
bwutil = 0.043608 
total_CMD = 45473 
util_bw = 1983 
Wasted_Col = 891 
Wasted_Row = 266 
Idle = 42333 

BW Util Bottlenecks: 
RCDc_limit = 487 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 542 
rwq = 0 
CCDLc_limit_alone = 542 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43421 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1983 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.043608 
Either_Row_CoL_Bus_Util = 0.045126 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.011209 
queue_avg = 0.348998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.348998
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43402 n_act=58 n_pre=42 n_ref_event=0 n_req=1990 n_rd=1990 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04376
n_activity=4285 dram_eff=0.4644
bk0: 131a 45266i bk1: 129a 45283i bk2: 131a 45286i bk3: 131a 45295i bk4: 130a 45284i bk5: 131a 45280i bk6: 133a 45304i bk7: 128a 45316i bk8: 129a 45324i bk9: 129a 45289i bk10: 129a 45328i bk11: 131a 45255i bk12: 133a 45214i bk13: 128a 45323i bk14: 84a 45298i bk15: 83a 45313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970854
Row_Buffer_Locality_read = 0.970854
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488909
Bank_Level_Parallism_Col = 1.483539
Bank_Level_Parallism_Ready = 1.092462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483196 

BW Util details:
bwutil = 0.043762 
total_CMD = 45473 
util_bw = 1990 
Wasted_Col = 961 
Wasted_Row = 340 
Idle = 42182 

BW Util Bottlenecks: 
RCDc_limit = 556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43402 
Read = 1990 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1990 
total_req = 1990 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1990 
Row_Bus_Util =  0.002199 
CoL_Bus_Util = 0.043762 
Either_Row_CoL_Bus_Util = 0.045544 
Issued_on_Two_Bus_Simul_Util = 0.000418 
issued_two_Eff = 0.009174 
queue_avg = 0.365755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.365755
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43421 n_act=55 n_pre=39 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04354
n_activity=4141 dram_eff=0.4781
bk0: 130a 45260i bk1: 129a 45297i bk2: 129a 45334i bk3: 129a 45322i bk4: 129a 45299i bk5: 132a 45225i bk6: 130a 45317i bk7: 132a 45256i bk8: 129a 45312i bk9: 130a 45261i bk10: 129a 45324i bk11: 129a 45303i bk12: 130a 45306i bk13: 128a 45323i bk14: 81a 45374i bk15: 84a 45299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.476309
Bank_Level_Parallism_Col = 1.469909
Bank_Level_Parallism_Ready = 1.074747
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469909 

BW Util details:
bwutil = 0.043542 
total_CMD = 45473 
util_bw = 1980 
Wasted_Col = 909 
Wasted_Row = 319 
Idle = 42265 

BW Util Bottlenecks: 
RCDc_limit = 515 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43421 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1980 
Row_Bus_Util =  0.002067 
CoL_Bus_Util = 0.043542 
Either_Row_CoL_Bus_Util = 0.045126 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010721 
queue_avg = 0.334836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.334836
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43432 n_act=48 n_pre=32 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04352
n_activity=3899 dram_eff=0.5076
bk0: 129a 45288i bk1: 130a 45286i bk2: 129a 45307i bk3: 130a 45301i bk4: 129a 45321i bk5: 128a 45329i bk6: 130a 45304i bk7: 129a 45294i bk8: 132a 45288i bk9: 129a 45311i bk10: 129a 45319i bk11: 133a 45306i bk12: 129a 45313i bk13: 130a 45297i bk14: 82a 45354i bk15: 81a 45343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975745
Row_Buffer_Locality_read = 0.975745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539960
Bank_Level_Parallism_Col = 1.521819
Bank_Level_Parallism_Ready = 1.080344
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521819 

BW Util details:
bwutil = 0.043520 
total_CMD = 45473 
util_bw = 1979 
Wasted_Col = 772 
Wasted_Row = 227 
Idle = 42495 

BW Util Bottlenecks: 
RCDc_limit = 427 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43432 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1979 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.043520 
Either_Row_CoL_Bus_Util = 0.044884 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.008819 
queue_avg = 0.339146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.339146
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43421 n_act=54 n_pre=38 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04363
n_activity=4188 dram_eff=0.4737
bk0: 129a 45283i bk1: 128a 45319i bk2: 133a 45271i bk3: 132a 45254i bk4: 133a 45263i bk5: 131a 45275i bk6: 128a 45323i bk7: 129a 45298i bk8: 129a 45319i bk9: 131a 45272i bk10: 128a 45339i bk11: 128a 45322i bk12: 129a 45310i bk13: 129a 45315i bk14: 83a 45358i bk15: 84a 45305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972782
Row_Buffer_Locality_read = 0.972782
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491322
Bank_Level_Parallism_Col = 1.485190
Bank_Level_Parallism_Ready = 1.080645
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485190 

BW Util details:
bwutil = 0.043630 
total_CMD = 45473 
util_bw = 1984 
Wasted_Col = 880 
Wasted_Row = 305 
Idle = 42304 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43421 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1984 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.043630 
Either_Row_CoL_Bus_Util = 0.045126 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.011696 
queue_avg = 0.335958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.335958
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43416 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04363
n_activity=4184 dram_eff=0.4742
bk0: 130a 45263i bk1: 132a 45215i bk2: 129a 45311i bk3: 129a 45293i bk4: 132a 45277i bk5: 128a 45300i bk6: 128a 45315i bk7: 129a 45282i bk8: 128a 45328i bk9: 129a 45297i bk10: 131a 45324i bk11: 130a 45279i bk12: 130a 45279i bk13: 132a 45273i bk14: 85a 45296i bk15: 82a 45312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538558
Bank_Level_Parallism_Col = 1.537187
Bank_Level_Parallism_Ready = 1.087702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532605 

BW Util details:
bwutil = 0.043630 
total_CMD = 45473 
util_bw = 1984 
Wasted_Col = 884 
Wasted_Row = 322 
Idle = 42283 

BW Util Bottlenecks: 
RCDc_limit = 519 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43416 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.002111 
CoL_Bus_Util = 0.043630 
Either_Row_CoL_Bus_Util = 0.045236 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.011181 
queue_avg = 0.372111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.372111
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43382 n_act=64 n_pre=48 n_ref_event=0 n_req=1998 n_rd=1998 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04394
n_activity=4588 dram_eff=0.4355
bk0: 131a 45255i bk1: 134a 45222i bk2: 128a 45363i bk3: 134a 45245i bk4: 129a 45321i bk5: 132a 45265i bk6: 132a 45277i bk7: 130a 45271i bk8: 129a 45323i bk9: 132a 45239i bk10: 133a 45255i bk11: 128a 45331i bk12: 130a 45281i bk13: 133a 45262i bk14: 83a 45334i bk15: 80a 45368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967968
Row_Buffer_Locality_read = 0.967968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461357
Bank_Level_Parallism_Col = 1.456206
Bank_Level_Parallism_Ready = 1.087087
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453162 

BW Util details:
bwutil = 0.043938 
total_CMD = 45473 
util_bw = 1998 
Wasted_Col = 998 
Wasted_Row = 394 
Idle = 42083 

BW Util Bottlenecks: 
RCDc_limit = 610 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43382 
Read = 1998 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 1998 
total_req = 1998 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 1998 
Row_Bus_Util =  0.002463 
CoL_Bus_Util = 0.043938 
Either_Row_CoL_Bus_Util = 0.045983 
Issued_on_Two_Bus_Simul_Util = 0.000418 
issued_two_Eff = 0.009087 
queue_avg = 0.321817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.321817
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43408 n_act=54 n_pre=38 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04387
n_activity=4274 dram_eff=0.4668
bk0: 128a 45313i bk1: 133a 45238i bk2: 130a 45293i bk3: 131a 45293i bk4: 129a 45322i bk5: 129a 45301i bk6: 130a 45310i bk7: 132a 45268i bk8: 133a 45267i bk9: 131a 45246i bk10: 131a 45321i bk11: 129a 45305i bk12: 129a 45310i bk13: 129a 45305i bk14: 88a 45364i bk15: 83a 45317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972932
Row_Buffer_Locality_read = 0.972932
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488040
Bank_Level_Parallism_Col = 1.485744
Bank_Level_Parallism_Ready = 1.080702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485396 

BW Util details:
bwutil = 0.043872 
total_CMD = 45473 
util_bw = 1995 
Wasted_Col = 912 
Wasted_Row = 312 
Idle = 42254 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43408 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1995 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.043872 
Either_Row_CoL_Bus_Util = 0.045412 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010654 
queue_avg = 0.343149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.343149
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43366 n_act=69 n_pre=53 n_ref_event=0 n_req=2005 n_rd=2005 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04409
n_activity=4845 dram_eff=0.4138
bk0: 129a 45279i bk1: 135a 45173i bk2: 128a 45343i bk3: 129a 45298i bk4: 132a 45267i bk5: 132a 45271i bk6: 132a 45238i bk7: 132a 45230i bk8: 133a 45241i bk9: 131a 45299i bk10: 130a 45302i bk11: 129a 45301i bk12: 129a 45317i bk13: 129a 45284i bk14: 93a 45271i bk15: 82a 45318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965586
Row_Buffer_Locality_read = 0.965586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.458026
Bank_Level_Parallism_Col = 1.462504
Bank_Level_Parallism_Ready = 1.105237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462504 

BW Util details:
bwutil = 0.044092 
total_CMD = 45473 
util_bw = 2005 
Wasted_Col = 1068 
Wasted_Row = 453 
Idle = 41947 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43366 
Read = 2005 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 2005 
total_req = 2005 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 2005 
Row_Bus_Util =  0.002683 
CoL_Bus_Util = 0.044092 
Either_Row_CoL_Bus_Util = 0.046335 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.009492 
queue_avg = 0.341060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.34106
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43405 n_act=57 n_pre=41 n_ref_event=0 n_req=1992 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04381
n_activity=4194 dram_eff=0.475
bk0: 130a 45291i bk1: 130a 45259i bk2: 131a 45273i bk3: 128a 45328i bk4: 129a 45303i bk5: 132a 45251i bk6: 128a 45317i bk7: 131a 45289i bk8: 129a 45298i bk9: 129a 45287i bk10: 129a 45324i bk11: 130a 45274i bk12: 133a 45227i bk13: 132a 45271i bk14: 89a 45334i bk15: 82a 45302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971386
Row_Buffer_Locality_read = 0.971386
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533582
Bank_Level_Parallism_Col = 1.529001
Bank_Level_Parallism_Ready = 1.083835
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.528651 

BW Util details:
bwutil = 0.043806 
total_CMD = 45473 
util_bw = 1992 
Wasted_Col = 903 
Wasted_Row = 321 
Idle = 42257 

BW Util Bottlenecks: 
RCDc_limit = 536 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43405 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1992 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1992 
Row_Bus_Util =  0.002155 
CoL_Bus_Util = 0.043806 
Either_Row_CoL_Bus_Util = 0.045478 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010638 
queue_avg = 0.362479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.362479
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43415 n_act=54 n_pre=38 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0437
n_activity=4170 dram_eff=0.4765
bk0: 130a 45284i bk1: 130a 45269i bk2: 129a 45319i bk3: 129a 45307i bk4: 129a 45313i bk5: 129a 45302i bk6: 130a 45281i bk7: 130a 45276i bk8: 130a 45299i bk9: 132a 45257i bk10: 129a 45310i bk11: 128a 45332i bk12: 130a 45324i bk13: 131a 45273i bk14: 90a 45319i bk15: 81a 45359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972823
Row_Buffer_Locality_read = 0.972823
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508610
Bank_Level_Parallism_Col = 1.503030
Bank_Level_Parallism_Ready = 1.080523
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503030 

BW Util details:
bwutil = 0.043696 
total_CMD = 45473 
util_bw = 1987 
Wasted_Col = 848 
Wasted_Row = 301 
Idle = 42337 

BW Util Bottlenecks: 
RCDc_limit = 506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43415 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1987 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.043696 
Either_Row_CoL_Bus_Util = 0.045258 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.010204 
queue_avg = 0.319574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.319574
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43397 n_act=61 n_pre=45 n_ref_event=0 n_req=1992 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04381
n_activity=4335 dram_eff=0.4595
bk0: 129a 45291i bk1: 133a 45258i bk2: 129a 45306i bk3: 132a 45272i bk4: 131a 45294i bk5: 130a 45312i bk6: 130a 45280i bk7: 129a 45287i bk8: 129a 45313i bk9: 130a 45301i bk10: 129a 45332i bk11: 129a 45313i bk12: 132a 45266i bk13: 130a 45282i bk14: 85a 45298i bk15: 85a 45246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969378
Row_Buffer_Locality_read = 0.969378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493005
Bank_Level_Parallism_Col = 1.483103
Bank_Level_Parallism_Ready = 1.073293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482414 

BW Util details:
bwutil = 0.043806 
total_CMD = 45473 
util_bw = 1992 
Wasted_Col = 941 
Wasted_Row = 355 
Idle = 42185 

BW Util Bottlenecks: 
RCDc_limit = 577 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43397 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1992 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1992 
Row_Bus_Util =  0.002331 
CoL_Bus_Util = 0.043806 
Either_Row_CoL_Bus_Util = 0.045653 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010597 
queue_avg = 0.331076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.331076
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43422 n_act=54 n_pre=38 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04354
n_activity=4060 dram_eff=0.4877
bk0: 131a 45258i bk1: 130a 45270i bk2: 130a 45316i bk3: 129a 45293i bk4: 130a 45288i bk5: 130a 45271i bk6: 131a 45277i bk7: 129a 45300i bk8: 129a 45325i bk9: 132a 45271i bk10: 130a 45287i bk11: 130a 45285i bk12: 128a 45335i bk13: 128a 45333i bk14: 81a 45383i bk15: 82a 45316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972727
Row_Buffer_Locality_read = 0.972727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528046
Bank_Level_Parallism_Col = 1.509650
Bank_Level_Parallism_Ready = 1.096465
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509650 

BW Util details:
bwutil = 0.043542 
total_CMD = 45473 
util_bw = 1980 
Wasted_Col = 847 
Wasted_Row = 275 
Idle = 42371 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43422 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1980 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.043542 
Either_Row_CoL_Bus_Util = 0.045104 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.010239 
queue_avg = 0.343501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.343501
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43385 n_act=63 n_pre=47 n_ref_event=0 n_req=1993 n_rd=1993 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04383
n_activity=4285 dram_eff=0.4651
bk0: 128a 45314i bk1: 130a 45284i bk2: 131a 45290i bk3: 131a 45241i bk4: 132a 45288i bk5: 131a 45303i bk6: 129a 45318i bk7: 130a 45268i bk8: 132a 45221i bk9: 131a 45259i bk10: 129a 45329i bk11: 132a 45275i bk12: 135a 45224i bk13: 130a 45281i bk14: 82a 45325i bk15: 80a 45366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968389
Row_Buffer_Locality_read = 0.968389
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.529828
Bank_Level_Parallism_Col = 1.515417
Bank_Level_Parallism_Ready = 1.085299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512964 

BW Util details:
bwutil = 0.043828 
total_CMD = 45473 
util_bw = 1993 
Wasted_Col = 900 
Wasted_Row = 359 
Idle = 42221 

BW Util Bottlenecks: 
RCDc_limit = 620 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43385 
Read = 1993 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 1993 
total_req = 1993 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 1993 
Row_Bus_Util =  0.002419 
CoL_Bus_Util = 0.043828 
Either_Row_CoL_Bus_Util = 0.045917 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.007184 
queue_avg = 0.361665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.361665
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43425 n_act=54 n_pre=38 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04354
n_activity=4153 dram_eff=0.4768
bk0: 133a 45186i bk1: 129a 45294i bk2: 130a 45295i bk3: 128a 45317i bk4: 132a 45280i bk5: 129a 45288i bk6: 129a 45316i bk7: 130a 45313i bk8: 131a 45272i bk9: 130a 45278i bk10: 128a 45353i bk11: 129a 45294i bk12: 128a 45339i bk13: 132a 45279i bk14: 82a 45346i bk15: 80a 45365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972727
Row_Buffer_Locality_read = 0.972727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510211
Bank_Level_Parallism_Col = 1.499111
Bank_Level_Parallism_Ready = 1.091414
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498045 

BW Util details:
bwutil = 0.043542 
total_CMD = 45473 
util_bw = 1980 
Wasted_Col = 861 
Wasted_Row = 293 
Idle = 42339 

BW Util Bottlenecks: 
RCDc_limit = 482 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43425 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1980 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.043542 
Either_Row_CoL_Bus_Util = 0.045038 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.011719 
queue_avg = 0.347789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.347789
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43370 n_act=67 n_pre=51 n_ref_event=0 n_req=2006 n_rd=2006 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04411
n_activity=4647 dram_eff=0.4317
bk0: 130a 45264i bk1: 131a 45284i bk2: 131a 45281i bk3: 130a 45271i bk4: 139a 45142i bk5: 132a 45242i bk6: 134a 45267i bk7: 131a 45272i bk8: 132a 45319i bk9: 131a 45306i bk10: 128a 45361i bk11: 132a 45249i bk12: 130a 45326i bk13: 130a 45304i bk14: 84a 45276i bk15: 81a 45363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966600
Row_Buffer_Locality_read = 0.966600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508819
Bank_Level_Parallism_Col = 1.498624
Bank_Level_Parallism_Ready = 1.074277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497593 

BW Util details:
bwutil = 0.044114 
total_CMD = 45473 
util_bw = 2006 
Wasted_Col = 939 
Wasted_Row = 400 
Idle = 42128 

BW Util Bottlenecks: 
RCDc_limit = 673 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43370 
Read = 2006 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 2006 
total_req = 2006 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 2006 
Row_Bus_Util =  0.002595 
CoL_Bus_Util = 0.044114 
Either_Row_CoL_Bus_Util = 0.046247 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.009986 
queue_avg = 0.342841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.342841
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43381 n_act=67 n_pre=51 n_ref_event=0 n_req=1996 n_rd=1996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04389
n_activity=4600 dram_eff=0.4339
bk0: 131a 45260i bk1: 129a 45293i bk2: 133a 45272i bk3: 129a 45299i bk4: 135a 45192i bk5: 130a 45260i bk6: 130a 45311i bk7: 130a 45278i bk8: 130a 45296i bk9: 132a 45229i bk10: 130a 45320i bk11: 132a 45273i bk12: 129a 45310i bk13: 130a 45287i bk14: 83a 45309i bk15: 83a 45298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966433
Row_Buffer_Locality_read = 0.966433
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.468190
Bank_Level_Parallism_Col = 1.457475
Bank_Level_Parallism_Ready = 1.092685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456478 

BW Util details:
bwutil = 0.043894 
total_CMD = 45473 
util_bw = 1996 
Wasted_Col = 1057 
Wasted_Row = 405 
Idle = 42015 

BW Util Bottlenecks: 
RCDc_limit = 666 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43381 
Read = 1996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1996 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1996 
Row_Bus_Util =  0.002595 
CoL_Bus_Util = 0.043894 
Either_Row_CoL_Bus_Util = 0.046005 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010516 
queue_avg = 0.322543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.322543
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43408 n_act=57 n_pre=41 n_ref_event=0 n_req=1989 n_rd=1989 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04374
n_activity=4356 dram_eff=0.4566
bk0: 133a 45240i bk1: 130a 45261i bk2: 129a 45308i bk3: 133a 45246i bk4: 128a 45333i bk5: 131a 45254i bk6: 130a 45307i bk7: 129a 45301i bk8: 132a 45260i bk9: 132a 45270i bk10: 131a 45302i bk11: 128a 45325i bk12: 129a 45301i bk13: 131a 45285i bk14: 83a 45302i bk15: 80a 45375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971342
Row_Buffer_Locality_read = 0.971342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.512067
Bank_Level_Parallism_Col = 1.516988
Bank_Level_Parallism_Ready = 1.091001
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516988 

BW Util details:
bwutil = 0.043740 
total_CMD = 45473 
util_bw = 1989 
Wasted_Col = 898 
Wasted_Row = 345 
Idle = 42241 

BW Util Bottlenecks: 
RCDc_limit = 537 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43408 
Read = 1989 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1989 
total_req = 1989 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1989 
Row_Bus_Util =  0.002155 
CoL_Bus_Util = 0.043740 
Either_Row_CoL_Bus_Util = 0.045412 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010654 
queue_avg = 0.370747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.370747
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43409 n_act=58 n_pre=42 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0437
n_activity=4357 dram_eff=0.456
bk0: 129a 45284i bk1: 132a 45270i bk2: 129a 45311i bk3: 130a 45314i bk4: 130a 45330i bk5: 129a 45284i bk6: 129a 45314i bk7: 129a 45317i bk8: 129a 45327i bk9: 129a 45296i bk10: 130a 45316i bk11: 129a 45299i bk12: 134a 45209i bk13: 133a 45238i bk14: 82a 45343i bk15: 84a 45297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970810
Row_Buffer_Locality_read = 0.970810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444111
Bank_Level_Parallism_Col = 1.443648
Bank_Level_Parallism_Ready = 1.102667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443648 

BW Util details:
bwutil = 0.043696 
total_CMD = 45473 
util_bw = 1987 
Wasted_Col = 975 
Wasted_Row = 366 
Idle = 42145 

BW Util Bottlenecks: 
RCDc_limit = 531 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43409 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1987 
Row_Bus_Util =  0.002199 
CoL_Bus_Util = 0.043696 
Either_Row_CoL_Bus_Util = 0.045390 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.011143 
queue_avg = 0.334572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.334572
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43399 n_act=59 n_pre=43 n_ref_event=0 n_req=1993 n_rd=1993 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04383
n_activity=4314 dram_eff=0.462
bk0: 133a 45266i bk1: 129a 45282i bk2: 131a 45310i bk3: 133a 45172i bk4: 130a 45319i bk5: 129a 45295i bk6: 130a 45302i bk7: 132a 45265i bk8: 129a 45329i bk9: 130a 45306i bk10: 130a 45317i bk11: 130a 45276i bk12: 131a 45307i bk13: 132a 45220i bk14: 82a 45325i bk15: 82a 45338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970396
Row_Buffer_Locality_read = 0.970396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503659
Bank_Level_Parallism_Col = 1.505567
Bank_Level_Parallism_Ready = 1.092323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505567 

BW Util details:
bwutil = 0.043828 
total_CMD = 45473 
util_bw = 1993 
Wasted_Col = 918 
Wasted_Row = 369 
Idle = 42193 

BW Util Bottlenecks: 
RCDc_limit = 553 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43399 
Read = 1993 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 1993 
total_req = 1993 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 1993 
Row_Bus_Util =  0.002243 
CoL_Bus_Util = 0.043828 
Either_Row_CoL_Bus_Util = 0.045609 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.010125 
queue_avg = 0.345590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.34559
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45473 n_nop=43416 n_act=56 n_pre=40 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04361
n_activity=4308 dram_eff=0.4603
bk0: 134a 45211i bk1: 129a 45294i bk2: 128a 45335i bk3: 130a 45315i bk4: 131a 45268i bk5: 130a 45266i bk6: 129a 45304i bk7: 130a 45297i bk8: 129a 45311i bk9: 130a 45304i bk10: 129a 45327i bk11: 129a 45302i bk12: 134a 45207i bk13: 130a 45307i bk14: 81a 45370i bk15: 80a 45364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971760
Row_Buffer_Locality_read = 0.971760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495453
Bank_Level_Parallism_Col = 1.493997
Bank_Level_Parallism_Ready = 1.088754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493997 

BW Util details:
bwutil = 0.043608 
total_CMD = 45473 
util_bw = 1983 
Wasted_Col = 882 
Wasted_Row = 324 
Idle = 42284 

BW Util Bottlenecks: 
RCDc_limit = 507 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45473 
n_nop = 43416 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1983 
Row_Bus_Util =  0.002111 
CoL_Bus_Util = 0.043608 
Either_Row_CoL_Bus_Util = 0.045236 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010695 
queue_avg = 0.348119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.348119

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3926, Miss = 996, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3940, Miss = 1005, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3925, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3939, Miss = 991, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3918, Miss = 989, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3932, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3930, Miss = 992, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3923, Miss = 992, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3926, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3931, Miss = 997, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3927, Miss = 989, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3930, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3924, Miss = 995, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3925, Miss = 996, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3934, Miss = 992, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3919, Miss = 990, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3937, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3929, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3919, Miss = 991, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3926, Miss = 995, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3938, Miss = 1001, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3936, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3916, Miss = 988, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3925, Miss = 995, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3925, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3935, Miss = 997, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3934, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3913, Miss = 984, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3924, Miss = 992, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3916, Miss = 987, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3926, Miss = 994, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3922, Miss = 990, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3932, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3932, Miss = 988, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3931, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3933, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3968, Miss = 1006, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3927, Miss = 989, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3980, Miss = 1006, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3931, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3924, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3952, Miss = 999, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3917, Miss = 988, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3954, Miss = 999, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3921, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3934, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3919, Miss = 990, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3920, Miss = 990, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3928, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3925, Miss = 994, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3915, Miss = 986, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3939, Miss = 994, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3947, Miss = 1010, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3932, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3931, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3930, Miss = 1000, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3931, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3923, Miss = 991, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3938, Miss = 1001, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3917, Miss = 986, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3942, Miss = 1000, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3922, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3930, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3915, Miss = 985, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 251510
L2_total_cache_misses = 63668
L2_total_cache_miss_rate = 0.2531
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 187842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251510
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=251510
icnt_total_pkts_simt_to_mem=251510
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 251510
Req_Network_cycles = 77411
Req_Network_injected_packets_per_cycle =       3.2490 
Req_Network_conflicts_per_cycle =       0.4257
Req_Network_conflicts_per_cycle_util =       1.7566
Req_Bank_Level_Parallism =      13.4060
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0084
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0508

Reply_Network_injected_packets_num = 251510
Reply_Network_cycles = 77411
Reply_Network_injected_packets_per_cycle =        3.2490
Reply_Network_conflicts_per_cycle =        0.0799
Reply_Network_conflicts_per_cycle_util =       0.3338
Reply_Bank_Level_Parallism =      13.5724
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0406
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 677918 (inst/sec)
gpgpu_simulation_rate = 624 (cycle/sec)
gpgpu_silicon_slowdown = 2318910x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 17450
gpu_sim_insn = 10131764
gpu_ipc =     580.6168
gpu_tot_sim_cycle = 94861
gpu_tot_sim_insn = 94193622
gpu_tot_ipc =     992.9647
gpu_tot_issued_cta = 17586
gpu_occupancy = 21.7374% 
gpu_tot_occupancy = 56.1855% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2113
partiton_level_parallism_total  =       3.0581
partiton_level_parallism_util =       4.6859
partiton_level_parallism_util_total  =      10.7460
L2_BW  =     102.3942 GB/Sec
L2_BW_total  =     141.6040 GB/Sec
gpu_total_sim_rate=577874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3973, Miss = 3670, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4127, Miss = 3778, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3921, Miss = 3673, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4004, Miss = 3727, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4055, Miss = 3717, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4108, Miss = 3739, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4112, Miss = 3835, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4110, Miss = 3750, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4059, Miss = 3724, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4066, Miss = 3674, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3910, Miss = 3593, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3865, Miss = 3520, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3932, Miss = 3700, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3956, Miss = 3654, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4099, Miss = 3811, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4087, Miss = 3771, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4220, Miss = 3864, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4104, Miss = 3812, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4116, Miss = 3835, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4280, Miss = 3921, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4085, Miss = 3737, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3919, Miss = 3678, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4041, Miss = 3655, Miss_rate = 0.904, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4031, Miss = 3709, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4092, Miss = 3682, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4309, Miss = 3853, Miss_rate = 0.894, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4152, Miss = 3843, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4112, Miss = 3790, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4119, Miss = 3770, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4224, Miss = 3955, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4203, Miss = 3879, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4000, Miss = 3675, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4275, Miss = 3860, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4120, Miss = 3851, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 4164, Miss = 3797, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4080, Miss = 3841, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4176, Miss = 3793, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4263, Miss = 3863, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 4215, Miss = 3856, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4192, Miss = 3772, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 4147, Miss = 3844, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 4120, Miss = 3781, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 4187, Miss = 3930, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 3933, Miss = 3668, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 4005, Miss = 3601, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 4160, Miss = 3905, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 4079, Miss = 3821, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3973, Miss = 3632, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 3951, Miss = 3665, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 4017, Miss = 3764, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4197, Miss = 3824, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4025, Miss = 3718, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4134, Miss = 3758, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4336, Miss = 3908, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4118, Miss = 3726, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4066, Miss = 3811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4118, Miss = 3707, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 4098, Miss = 3755, Miss_rate = 0.916, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4064, Miss = 3835, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 4331, Miss = 3964, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 4130, Miss = 3887, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4082, Miss = 3799, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 3970, Miss = 3709, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 4115, Miss = 3765, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4249, Miss = 3776, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4092, Miss = 3784, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4070, Miss = 3732, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4029, Miss = 3671, Miss_rate = 0.911, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[68]: Access = 3986, Miss = 3633, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4178, Miss = 3815, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 3966, Miss = 3581, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4043, Miss = 3713, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4145, Miss = 3875, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 3834, Miss = 3593, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 3944, Miss = 3733, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 3985, Miss = 3656, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 3987, Miss = 3757, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 3917, Miss = 3595, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4153, Miss = 3890, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4151, Miss = 3693, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 326961
	L1D_total_cache_misses = 300901
	L1D_total_cache_miss_rate = 0.9203
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.105
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 211699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 311753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15208

Total_core_cache_fail_stats:
ctas_completed 17586, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
759, 855, 689, 674, 689, 689, 689, 674, 674, 783, 674, 689, 674, 674, 674, 674, 684, 684, 865, 684, 684, 684, 889, 684, 699, 684, 684, 684, 699, 684, 684, 684, 793, 660, 660, 660, 769, 769, 675, 660, 660, 856, 660, 660, 841, 660, 675, 660, 660, 660, 675, 660, 841, 660, 660, 660, 660, 660, 889, 660, 675, 660, 660, 660, 
gpgpu_n_tot_thrd_icount = 94193622
gpgpu_n_tot_w_icount = 3664110
gpgpu_n_stall_shd_mem = 365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 290098
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9031536
gpgpu_n_store_insn = 15877
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 365
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2642462	W0_Idle:1554387	W0_Scoreboard:3765459	W1:137846	W2:16637	W3:77	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:260	W31:1395	W32:2936599
single_issue_nums: WS0:917164	WS1:915583	WS2:916283	WS3:915080	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2320784 {8:290098,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11603920 {40:290098,}
maxmflatency = 439 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 223 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:6048 	19547 	9245 	10323 	13267 	10397 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	220982 	69116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	290092 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	289966 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 11.153846 11.916667  9.533334 27.200001 15.444445 11.076923 20.142857 11.230769 13.000000 11.666667 11.000000 47.000000 11.583333 14.100000  7.583333  5.875000 
dram[1]: 13.700000 12.727273 12.818182 11.750000 11.750000 11.833333 12.909091  9.062500 17.625000 11.750000  9.533334  9.733334 10.357142 17.125000  9.777778  7.230769 
dram[2]:  8.411765 17.500000 14.100000  9.600000 18.000000 13.900000 22.666666 45.000000 11.000000  9.733334 13.700000 11.750000 15.888889 11.000000  9.100000  7.916667 
dram[3]:  9.375000 13.800000 22.666666 11.076923 11.916667 19.571428 14.500000 19.714285 10.285714 17.375000  8.588235 27.600000 11.230769 15.555555 29.000000 12.428572 
dram[4]:  7.550000 15.444445 15.555555 23.333334 11.153846 19.285715 13.090909 12.545455 20.142857 17.500000 12.083333 12.818182 15.666667 27.200001 20.750000  9.666667 
dram[5]: 15.444445 27.600000 16.875000 15.666667 10.428572 17.750000 11.666667 14.000000 17.500000 14.000000 46.333332 12.416667 26.799999 16.000000  8.181818  9.777778 
dram[6]: 11.153846 14.000000 15.666667 34.750000  9.466666 22.833334 18.000000 19.714285 10.071428 10.769231 10.846154 27.200001 10.769231 13.363636  8.900000  8.900000 
dram[7]: 20.142857 19.857143 20.285715 27.000000 19.285715 17.125000 12.818182 12.818182 22.666666 19.857143 11.076923  7.190476 15.444445 13.700000 21.250000 14.333333 
dram[8]: 15.111111  8.333333 13.800000 20.285715 15.555555 13.090909 11.384615  9.000000 12.727273 15.222222 27.600000 34.500000 11.000000 16.750000  5.875000 14.333333 
dram[9]: 20.142857 11.750000 12.333333 15.333333 17.625000 12.727273 15.333333 17.000000 16.750000 22.666666 11.153846 22.833334 14.000000 22.666666  5.823529  9.777778 
dram[10]: 17.250000 12.454545 15.777778 20.285715  9.466666 11.916667 27.799999 11.307693  8.705882 16.875000  8.647058 14.400000 19.571428 13.181818  7.750000  5.937500 
dram[11]: 22.166666 11.000000 14.400000 12.727273 19.571428 17.875000 12.909091  8.882353 11.916667  8.937500 20.000000 12.727273 10.846154 27.400000  9.666667  8.272727 
dram[12]: 11.750000 11.153846 13.900000 10.642858 13.000000 15.888889 10.500000 11.750000 11.750000 10.846154 17.000000 10.142858  9.533334 20.428572  7.153846 12.285714 
dram[13]: 13.090909 17.250000 23.166666 11.153846 19.714285 13.900000 17.375000 13.900000 26.600000 14.100000 10.357142 19.428572 16.111111 28.400000 14.500000 11.125000 
dram[14]: 15.555555 17.625000 14.100000 14.200000 12.818182 27.400000 22.666666 14.100000 10.428572 19.571428 14.100000 17.625000  9.187500 17.750000  7.076923 11.375000 
dram[15]: 12.818182 19.714285 11.833333 12.636364 11.230769  9.933333 10.846154 15.888889 19.142857 13.700000 11.833333 11.076923 15.555555 44.666668  7.230769  7.307693 
dram[16]: 12.818182  8.529411 28.000000 13.800000 23.333334 22.333334 10.142858 22.833334 22.666666 15.222222 20.000000 12.333333 14.200000  8.052631  8.454545  9.666667 
dram[17]: 11.076923 10.133333 15.333333  8.529411 15.333333 11.750000 15.555555 12.000000 15.333333  9.125000 11.076923 19.571428 16.875000 17.500000  5.210526  9.000000 
dram[18]: 19.714285 10.357142 26.400000  8.277778 12.818182 12.545455 28.400000 10.357142  9.866667 12.083333 19.714285 45.666668 19.857143 15.222222 13.571428  8.272727 
dram[19]: 20.714285  9.666667 19.428572 10.285714 13.000000 17.750000 15.111111 11.307693 15.777778 12.727273 14.000000 17.125000 11.833333  9.187500  6.294117  7.000000 
dram[20]: 19.428572  8.277778 17.875000 19.857143 15.333333  8.222222  9.666667 45.666668 19.571428 12.727273 12.545455 11.916667 17.625000  8.000000  8.333333 12.428572 
dram[21]: 11.666667 11.000000 12.727273  9.933333 17.125000 12.083333  9.666667 12.909091  9.187500 27.200001 45.666668 17.125000 15.333333 14.000000  9.800000 41.500000 
dram[22]: 19.142857  9.312500  9.933333  7.600000 11.916667 13.000000 15.888889 15.333333 17.500000 27.600000 14.000000 13.900000 13.090909  9.600000  7.916667  7.666667 
dram[23]: 14.200000 10.923077 17.375000 12.636364 11.833333 11.583333 13.636364 11.916667 12.727273 11.916667 11.230769 10.142858 22.833334 11.750000 14.333333  7.000000 
dram[24]: 10.500000 28.400000 36.500000 14.100000 15.555555 19.857143  9.600000 10.428572 12.454545 10.923077 13.090909 14.200000 10.571428 19.000000  6.266667 14.000000 
dram[25]: 14.000000 20.000000 12.727273 27.200001  8.705882 10.142858 17.125000 44.333332  9.800000 13.900000 23.166666 19.571428 19.428572 20.571428  9.888889 14.333333 
dram[26]: 12.636364 11.000000 11.461538 23.833334  7.947369 11.384615 16.222221 11.833333 15.777778 14.300000 19.714285 10.285714 15.555555 20.428572  6.062500 11.125000 
dram[27]:  9.000000 44.333332 11.916667 10.769231  8.764706  9.533334 27.000000 19.142857 34.000000 11.833333 27.200001 15.666667 20.142857 14.100000  9.777778  7.500000 
dram[28]:  9.733334 11.000000 10.357142  9.733334 10.923077 13.800000 13.272727 20.000000  8.764706 17.750000 13.000000 12.636364 15.555555 13.900000  5.388889 14.166667 
dram[29]: 14.000000  9.933333 11.583333  9.666667  8.388889 19.714285 19.428572 11.833333 12.727273 13.090909 10.285714 17.375000  9.666667 11.916667  9.666667  8.181818 
dram[30]: 11.000000 19.714285 11.076923  9.800000 17.250000 27.600000  9.000000 17.625000 15.555555 22.666666 14.000000 12.909091 14.200000 10.071428 17.000000  9.777778 
dram[31]: 11.000000 11.833333 19.714285 11.916667 11.583333 12.545455  9.933333  9.666667 27.200001 19.571428 17.625000 14.000000  7.238095 17.500000 12.571428  8.363636 
average row locality = 69113/5310 = 13.015631
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       143       143       136       139       144       141       146       143       140       143       141       139       141        91        94 
dram[1]:       137       140       141       141       141       142       142       145       141       141       143       146       145       137        88        94 
dram[2]:       143       140       141       144       144       139       136       135       143       146       137       141       143       143        91        95 
dram[3]:       150       138       136       144       143       137       145       138       144       139       146       138       146       140        87        87 
dram[4]:       151       139       140       140       145       135       144       138       141       140       145       141       141       136        83        87 
dram[5]:       139       138       135       141       146       142       140       140       140       140       139       149       134       144        90        88 
dram[6]:       145       140       141       139       142       137       144       138       141       140       141       136       140       147        89        89 
dram[7]:       141       139       142       135       135       137       141       141       136       139       144       151       139       137        85        86 
dram[8]:       136       150       138       142       140       144       148       144       140       137       138       138       143       134        94        86 
dram[9]:       141       141       148       138       141       140       138       136       134       136       145       137       140       136        99        88 
dram[10]:       138       137       142       142       142       143       139       147       148       135       147       144       137       145        93        95 
dram[11]:       133       143       144       140       137       143       142       151       143       143       140       140       141       137        87        91 
dram[12]:       141       145       139       149       143       143       147       141       141       141       136       142       143       143        93        86 
dram[13]:       144       138       139       145       138       139       139       139       133       141       145       136       145       142        87        89 
dram[14]:       140       141       141       142       141       137       136       141       146       137       141       141       147       142        92        91 
dram[15]:       141       138       142       139       146       149       141       143       134       137       142       144       140       134        94        95 
dram[16]:       141       145       140       138       140       134       142       137       136       137       140       148       142       153        93        87 
dram[17]:       144       152       138       145       138       141       140       144       138       146       144       137       135       140        99        90 
dram[18]:       138       145       132       149       141       138       142       145       148       145       138       137       139       137        95        91 
dram[19]:       145       145       136       144       143       142       136       147       142       140       140       137       142       147       107        91 
dram[20]:       136       149       143       139       138       148       145       137       137       140       138       143       141       152       100        87 
dram[21]:       140       143       140       149       137       145       145       142       147       136       137       137       138       140        98        83 
dram[22]:       134       149       149       152       143       143       143       138       140       138       140       139       144       144        95        92 
dram[23]:       142       142       139       139       142       139       150       143       140       143       146       142       137       141        86        98 
dram[24]:       147       142       146       141       140       139       144       146       137       142       144       142       148       133        94        84 
dram[25]:       140       140       140       136       148       142       137       133       147       139       139       137       136       144        89        86 
dram[26]:       139       143       149       143       151       148       146       142       142       143       138       144       140       143        97        89 
dram[27]:       144       133       143       140       149       143       135       134       136       142       136       141       141       141        88        90 
dram[28]:       146       143       145       146       142       138       146       140       149       142       143       139       140       139        97        85 
dram[29]:       140       149       139       145       151       138       136       142       140       144       144       139       145       143        87        90 
dram[30]:       143       138       144       147       138       138       144       141       140       136       140       142       142       141        85        88 
dram[31]:       143       142       138       143       139       138       149       145       136       137       141       140       152       140        88        92 
total dram reads = 69113
bank skew: 153/83 = 1.84
chip skew: 2197/2128 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        953       944       937       962       951       918       936       922       923       936       929       935       936       934       918       901
dram[1]:        984       957       936       948       931       935       931       921       929       927       918       922       953       945       933       896
dram[2]:        961       957       936       928       914       940       949       961       935       928       946       928       930       927       917       910
dram[3]:        932       988       964       924       927       961       921       942       922       934       915       947       908       931       932       944
dram[4]:        936       962       941       945       918       962       926       955       932       944       923       930       936       949       966       950
dram[5]:        984       967       963       935       913       946       938       952       935       935       933       906       958       918       910       962
dram[6]:        948       956       943       952       928       957       927       951       929       935       929       951       935       909       927       933
dram[7]:        977       960       935       963       960       955       932       961       944       941       945       893       933       941       950       946
dram[8]:        989       925       952       954       943       927       910       927       936       970       942       940       925       978       902       949
dram[9]:        963       953       910       942       933       960       948       962       958       951       917       947       930       947       878       935
dram[10]:        976       973       937       943       930       935       948       920       915       958       936       923       946       931       907       900
dram[11]:       1004       945       924       936       948       933       928       915       916       924       935       936       930       948       935       911
dram[12]:        977       938       945       909       924       935       912       931       930       944       947       930       937       923       916       961
dram[13]:        956       967       943       920       944       980       942       951       959       932       909       947       908       919       935       939
dram[14]:        969       957       941       936       930       948       949       934       919       948       928       946       902       932       912       921
dram[15]:        974       961       939       950       913       920       932       921       958       952       923       918       930       953       894       906
dram[16]:        967       949       937       952       936       963       938       949       955       950       932       902       926       892       969       948
dram[17]:        956       920       945       924       946       945       940       928       935       909       921       942       954       938       866       914
dram[18]:        978       941       975       913       926       943       935       937       926       931       946       965       935       947       951       927
dram[19]:        951       941       949       930       955       940       981       920       937       935       939       953       922       915       886       916
dram[20]:        988       923       927       945       945       902       920       967       947       935       939       921       935       893       922       958
dram[21]:        970       949       939       902       946       920       919       931       905       954       943       945       945       936       930       969
dram[22]:        996       927       904       898       922       922       922       954       928       947       928       933       918       920       911       921
dram[23]:        965       950       943       943       925       945       907       930       926       931       913       924       940       925       940       869
dram[24]:        937       956       916       946       941       947       917       913       958       930       920       931       906       967       900       959
dram[25]:        981       955       966       953       910       947       952       983       910       938       934       945       945       923       922       937
dram[26]:        996       946       909       935       913       908       910       929       940       936       935       927       945       923       890       929
dram[27]:        954       988       943       935       904       933       954       978       949       926       949       931       930       932       943       919
dram[28]:        959       948       921       931       926       951       908       938       907       940       919       937       932       944       892       954
dram[29]:        969       926       944       924       897       957       954       940       926       921       915       936       915       946       935       922
dram[30]:        960       968       944       923       939       946       927       942       932       953       936       928       927       960       957       940
dram[31]:        971       952       950       924       945       961       903       924       947       942       926       933       894       935       930       903
maximum mf latency per bank:
dram[0]:        419       408       408       402       366       368       367       362       360       425       392       377       376       380       368       421
dram[1]:        405       397       394       381       369       389       361       368       361       366       410       394       426       375       364       365
dram[2]:        411       400       413       400       377       383       365       373       370       385       383       382       370       394       382       374
dram[3]:        403       397       394       395       374       409       383       366       369       372       405       359       361       364       362       403
dram[4]:        414       390       405       401       365       407       388       391       373       386       393       391       356       373       388       382
dram[5]:        403       401       401       381       395       410       381       371       368       375       365       374       378       378       365       377
dram[6]:        409       390       433       387       384       387       374       394       361       377       380       386       374       414       417       396
dram[7]:        399       391       397       381       387       388       363       414       357       357       380       368       395       374       361       360
dram[8]:        409       396       406       394       382       379       373       400       372       380       379       394       396       378       419       376
dram[9]:        401       395       409       381       381       400       385       400       367       368       405       373       366       356       385       426
dram[10]:        405       439       405       396       383       421       373       364       372       384       381       404       367       363       384       410
dram[11]:        407       393       403       381       378       396       401       396       371       375       364       373       410       386       391       405
dram[12]:        414       424       411       397       364       389       390       416       378       423       373       391       373       385       393       383
dram[13]:        400       399       405       421       371       393       360       376       364       372       404       359       356       362       365       365
dram[14]:        410       398       415       389       412       391       367       401       379       368       383       385       358       367       378       380
dram[15]:        406       390       412       381       359       417       421       375       383       371       426       365       403       366       384       409
dram[16]:        415       397       401       394       380       368       406       381       364       387       390       408       363       377       370       394
dram[17]:        396       402       407       418       387       400       361       389       367       412       366       364       364       370       371       372
dram[18]:        414       392       386       393       357       363       373       371       374       383       381       386       371       374       373       405
dram[19]:        404       388       394       401       399       390       369       401       370       377       359       373       402       409       359       400
dram[20]:        414       405       406       398       392       389       412       363       372       396       376       377       406       389       391       394
dram[21]:        400       406       406       381       376       438       360       363       403       372       372       424       402       407       365       365
dram[22]:        407       424       413       414       357       375       358       388       365       383       371       370       407       404       396       382
dram[23]:        407       399       394       381       358       371       389       384       358       415       387       365       373       368       369       364
dram[24]:        407       402       411       397       374       388       372       411       419       379       393       379       414       374       391       369
dram[25]:        407       391       394       381       375       413       373       394       384       373       371       371       365       397       366       360
dram[26]:        420       396       403       400       383       400       362       364       395       392       406       392       370       366       402       376
dram[27]:        399       392       399       404       371       408       365       358       369       369       365       373       370       385       369       363
dram[28]:        427       397       415       400       374       396       370       379       374       379       418       381       364       376       395       376
dram[29]:        394       399       407       381       393       394       365       382       366       401       409       366       383       385       369       365
dram[30]:        407       394       395       415       371       376       368       390       408       371       397       397       372       373       379       391
dram[31]:        400       407       417       385       373       386       421       398       367       369       375       369       395       371       359       397
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53236 n_act=176 n_pre=160 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03892
n_activity=8172 dram_eff=0.2654
bk0: 145a 55282i bk1: 143a 55318i bk2: 143a 55255i bk3: 136a 55494i bk4: 139a 55420i bk5: 144a 55291i bk6: 141a 55443i bk7: 146a 55299i bk8: 143a 55367i bk9: 140a 55323i bk10: 143a 55331i bk11: 141a 55555i bk12: 139a 55343i bk13: 141a 55384i bk14: 91a 55383i bk15: 94a 55247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918857
Row_Buffer_Locality_read = 0.918857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466642
Bank_Level_Parallism_Col = 1.422566
Bank_Level_Parallism_Ready = 1.087137
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402655 

BW Util details:
bwutil = 0.038925 
total_CMD = 55723 
util_bw = 2169 
Wasted_Col = 2020 
Wasted_Row = 1267 
Idle = 50267 

BW Util Bottlenecks: 
RCDc_limit = 1916 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53236 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 2169 
Row_Bus_Util =  0.006030 
CoL_Bus_Util = 0.038925 
Either_Row_CoL_Bus_Util = 0.044631 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.007238 
queue_avg = 0.266389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.266389
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53220 n_act=189 n_pre=173 n_ref_event=0 n_req=2164 n_rd=2164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03883
n_activity=8549 dram_eff=0.2531
bk0: 137a 55364i bk1: 140a 55337i bk2: 141a 55381i bk3: 141a 55342i bk4: 141a 55332i bk5: 142a 55324i bk6: 142a 55361i bk7: 145a 55226i bk8: 141a 55449i bk9: 141a 55334i bk10: 143a 55263i bk11: 146a 55249i bk12: 145a 55274i bk13: 137a 55434i bk14: 88a 55445i bk15: 94a 55340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912662
Row_Buffer_Locality_read = 0.912662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.432999
Bank_Level_Parallism_Col = 1.397312
Bank_Level_Parallism_Ready = 1.085490
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389295 

BW Util details:
bwutil = 0.038835 
total_CMD = 55723 
util_bw = 2164 
Wasted_Col = 2208 
Wasted_Row = 1404 
Idle = 49947 

BW Util Bottlenecks: 
RCDc_limit = 2056 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53220 
Read = 2164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 189 
n_pre = 173 
n_ref = 0 
n_req = 2164 
total_req = 2164 

Dual Bus Interface Util: 
issued_total_row = 362 
issued_total_col = 2164 
Row_Bus_Util =  0.006496 
CoL_Bus_Util = 0.038835 
Either_Row_CoL_Bus_Util = 0.044919 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.009189 
queue_avg = 0.292411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.292411
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53262 n_act=171 n_pre=155 n_ref_event=0 n_req=2161 n_rd=2161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03878
n_activity=8300 dram_eff=0.2604
bk0: 143a 55190i bk1: 140a 55414i bk2: 141a 55389i bk3: 144a 55251i bk4: 144a 55450i bk5: 139a 55384i bk6: 136a 55477i bk7: 135a 55533i bk8: 143a 55309i bk9: 146a 55259i bk10: 137a 55407i bk11: 141a 55327i bk12: 143a 55419i bk13: 143a 55316i bk14: 91a 55427i bk15: 95a 55355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920870
Row_Buffer_Locality_read = 0.920870
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403805
Bank_Level_Parallism_Col = 1.382261
Bank_Level_Parallism_Ready = 1.067561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373584 

BW Util details:
bwutil = 0.038781 
total_CMD = 55723 
util_bw = 2161 
Wasted_Col = 2110 
Wasted_Row = 1301 
Idle = 50151 

BW Util Bottlenecks: 
RCDc_limit = 1867 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53262 
Read = 2161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 2161 
total_req = 2161 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 2161 
Row_Bus_Util =  0.005850 
CoL_Bus_Util = 0.038781 
Either_Row_CoL_Bus_Util = 0.044165 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.010565 
queue_avg = 0.303717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.303717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53291 n_act=157 n_pre=141 n_ref_event=0 n_req=2158 n_rd=2158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03873
n_activity=7846 dram_eff=0.275
bk0: 150a 55218i bk1: 138a 55372i bk2: 136a 55501i bk3: 144a 55287i bk4: 143a 55339i bk5: 137a 55454i bk6: 145a 55386i bk7: 138a 55461i bk8: 144a 55299i bk9: 139a 55426i bk10: 146a 55200i bk11: 138a 55502i bk12: 146a 55321i bk13: 140a 55410i bk14: 87a 55606i bk15: 87a 55466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927247
Row_Buffer_Locality_read = 0.927247
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423026
Bank_Level_Parallism_Col = 1.401158
Bank_Level_Parallism_Ready = 1.085728
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392093 

BW Util details:
bwutil = 0.038727 
total_CMD = 55723 
util_bw = 2158 
Wasted_Col = 1923 
Wasted_Row = 1174 
Idle = 50468 

BW Util Bottlenecks: 
RCDc_limit = 1679 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 504 
rwq = 0 
CCDLc_limit_alone = 504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53291 
Read = 2158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 157 
n_pre = 141 
n_ref = 0 
n_req = 2158 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 2158 
Row_Bus_Util =  0.005348 
CoL_Bus_Util = 0.038727 
Either_Row_CoL_Bus_Util = 0.043644 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.009868 
queue_avg = 0.266353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.266353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53321 n_act=151 n_pre=135 n_ref_event=0 n_req=2146 n_rd=2146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03851
n_activity=7874 dram_eff=0.2725
bk0: 151a 55107i bk1: 139a 55392i bk2: 140a 55416i bk3: 140a 55484i bk4: 145a 55312i bk5: 135a 55431i bk6: 144a 55351i bk7: 138a 55350i bk8: 141a 55456i bk9: 140a 55430i bk10: 145a 55361i bk11: 141a 55358i bk12: 141a 55434i bk13: 136a 55503i bk14: 83a 55582i bk15: 87a 55441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929637
Row_Buffer_Locality_read = 0.929637
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429746
Bank_Level_Parallism_Col = 1.397649
Bank_Level_Parallism_Ready = 1.078751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391260 

BW Util details:
bwutil = 0.038512 
total_CMD = 55723 
util_bw = 2146 
Wasted_Col = 1868 
Wasted_Row = 1096 
Idle = 50613 

BW Util Bottlenecks: 
RCDc_limit = 1640 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53321 
Read = 2146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 135 
n_ref = 0 
n_req = 2146 
total_req = 2146 

Dual Bus Interface Util: 
issued_total_row = 286 
issued_total_col = 2146 
Row_Bus_Util =  0.005133 
CoL_Bus_Util = 0.038512 
Either_Row_CoL_Bus_Util = 0.043106 
Issued_on_Two_Bus_Simul_Util = 0.000538 
issued_two_Eff = 0.012490 
queue_avg = 0.298530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.29853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53342 n_act=142 n_pre=126 n_ref_event=0 n_req=2145 n_rd=2145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03849
n_activity=7800 dram_eff=0.275
bk0: 139a 55390i bk1: 138a 55495i bk2: 135a 55457i bk3: 141a 55405i bk4: 146a 55289i bk5: 142a 55425i bk6: 140a 55315i bk7: 140a 55373i bk8: 140a 55440i bk9: 140a 55378i bk10: 139a 55570i bk11: 149a 55336i bk12: 134a 55514i bk13: 144a 55398i bk14: 90a 55421i bk15: 88a 55441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933800
Row_Buffer_Locality_read = 0.933800
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.374441
Bank_Level_Parallism_Col = 1.374200
Bank_Level_Parallism_Ready = 1.082051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369337 

BW Util details:
bwutil = 0.038494 
total_CMD = 55723 
util_bw = 2145 
Wasted_Col = 1862 
Wasted_Row = 1134 
Idle = 50582 

BW Util Bottlenecks: 
RCDc_limit = 1519 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 549 
rwq = 0 
CCDLc_limit_alone = 549 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53342 
Read = 2145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2145 
total_req = 2145 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2145 
Row_Bus_Util =  0.004810 
CoL_Bus_Util = 0.038494 
Either_Row_CoL_Bus_Util = 0.042729 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.013440 
queue_avg = 0.278610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.27861
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53287 n_act=161 n_pre=145 n_ref_event=0 n_req=2149 n_rd=2149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03857
n_activity=8088 dram_eff=0.2657
bk0: 145a 55288i bk1: 140a 55366i bk2: 141a 55424i bk3: 139a 55534i bk4: 142a 55292i bk5: 137a 55469i bk6: 144a 55429i bk7: 138a 55443i bk8: 141a 55290i bk9: 140a 55315i bk10: 141a 55330i bk11: 136a 55506i bk12: 140a 55315i bk13: 147a 55337i bk14: 89a 55406i bk15: 89a 55402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925081
Row_Buffer_Locality_read = 0.925081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390450
Bank_Level_Parallism_Col = 1.375831
Bank_Level_Parallism_Ready = 1.084691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372631 

BW Util details:
bwutil = 0.038566 
total_CMD = 55723 
util_bw = 2149 
Wasted_Col = 2037 
Wasted_Row = 1259 
Idle = 50278 

BW Util Bottlenecks: 
RCDc_limit = 1752 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53287 
Read = 2149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 161 
n_pre = 145 
n_ref = 0 
n_req = 2149 
total_req = 2149 

Dual Bus Interface Util: 
issued_total_row = 306 
issued_total_col = 2149 
Row_Bus_Util =  0.005491 
CoL_Bus_Util = 0.038566 
Either_Row_CoL_Bus_Util = 0.043716 
Issued_on_Two_Bus_Simul_Util = 0.000341 
issued_two_Eff = 0.007800 
queue_avg = 0.290957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.290957
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53358 n_act=139 n_pre=123 n_ref_event=0 n_req=2128 n_rd=2128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03819
n_activity=7465 dram_eff=0.2851
bk0: 141a 55438i bk1: 139a 55449i bk2: 142a 55474i bk3: 135a 55516i bk4: 135a 55455i bk5: 137a 55428i bk6: 141a 55364i bk7: 141a 55337i bk8: 136a 55514i bk9: 139a 55458i bk10: 144a 55322i bk11: 151a 55111i bk12: 139a 55434i bk13: 137a 55398i bk14: 85a 55582i bk15: 86a 55517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934680
Row_Buffer_Locality_read = 0.934680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.386455
Bank_Level_Parallism_Col = 1.353535
Bank_Level_Parallism_Ready = 1.090696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.351981 

BW Util details:
bwutil = 0.038189 
total_CMD = 55723 
util_bw = 2128 
Wasted_Col = 1836 
Wasted_Row = 1012 
Idle = 50747 

BW Util Bottlenecks: 
RCDc_limit = 1478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53358 
Read = 2128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 2128 
total_req = 2128 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 2128 
Row_Bus_Util =  0.004702 
CoL_Bus_Util = 0.038189 
Either_Row_CoL_Bus_Util = 0.042442 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.010571 
queue_avg = 0.269727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.269727
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53283 n_act=165 n_pre=149 n_ref_event=0 n_req=2152 n_rd=2152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03862
n_activity=8228 dram_eff=0.2615
bk0: 136a 55396i bk1: 150a 55174i bk2: 138a 55403i bk3: 142a 55455i bk4: 140a 55419i bk5: 144a 55363i bk6: 148a 55302i bk7: 144a 55208i bk8: 140a 55349i bk9: 137a 55404i bk10: 138a 55519i bk11: 138a 55529i bk12: 143a 55309i bk13: 134a 55425i bk14: 94a 55240i bk15: 86a 55520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923327
Row_Buffer_Locality_read = 0.923327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419230
Bank_Level_Parallism_Col = 1.387343
Bank_Level_Parallism_Ready = 1.068773
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383403 

BW Util details:
bwutil = 0.038620 
total_CMD = 55723 
util_bw = 2152 
Wasted_Col = 2021 
Wasted_Row = 1256 
Idle = 50294 

BW Util Bottlenecks: 
RCDc_limit = 1803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 504 
rwq = 0 
CCDLc_limit_alone = 504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53283 
Read = 2152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 149 
n_ref = 0 
n_req = 2152 
total_req = 2152 

Dual Bus Interface Util: 
issued_total_row = 314 
issued_total_col = 2152 
Row_Bus_Util =  0.005635 
CoL_Bus_Util = 0.038620 
Either_Row_CoL_Bus_Util = 0.043788 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.010656 
queue_avg = 0.303088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.303088
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53324 n_act=151 n_pre=135 n_ref_event=0 n_req=2138 n_rd=2138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03837
n_activity=7945 dram_eff=0.2691
bk0: 141a 55432i bk1: 141a 55325i bk2: 148a 55351i bk3: 138a 55408i bk4: 141a 55439i bk5: 140a 55353i bk6: 138a 55412i bk7: 136a 55419i bk8: 134a 55440i bk9: 136a 55473i bk10: 145a 55278i bk11: 137a 55478i bk12: 140a 55398i bk13: 136a 55476i bk14: 99a 55253i bk15: 88a 55438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929373
Row_Buffer_Locality_read = 0.929373
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384107
Bank_Level_Parallism_Col = 1.374057
Bank_Level_Parallism_Ready = 1.082320
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373806 

BW Util details:
bwutil = 0.038368 
total_CMD = 55723 
util_bw = 2138 
Wasted_Col = 1946 
Wasted_Row = 1214 
Idle = 50425 

BW Util Bottlenecks: 
RCDc_limit = 1643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53324 
Read = 2138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 135 
n_ref = 0 
n_req = 2138 
total_req = 2138 

Dual Bus Interface Util: 
issued_total_row = 286 
issued_total_col = 2138 
Row_Bus_Util =  0.005133 
CoL_Bus_Util = 0.038368 
Either_Row_CoL_Bus_Util = 0.043052 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.010421 
queue_avg = 0.276852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.276852
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53230 n_act=178 n_pre=162 n_ref_event=0 n_req=2174 n_rd=2174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03901
n_activity=8538 dram_eff=0.2546
bk0: 138a 55418i bk1: 137a 55312i bk2: 142a 55423i bk3: 142a 55464i bk4: 142a 55266i bk5: 143a 55318i bk6: 139a 55503i bk7: 147a 55305i bk8: 148a 55204i bk9: 135a 55429i bk10: 147a 55228i bk11: 144a 55378i bk12: 137a 55460i bk13: 145a 55359i bk14: 93a 55368i bk15: 95a 55260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918123
Row_Buffer_Locality_read = 0.918123
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434147
Bank_Level_Parallism_Col = 1.405601
Bank_Level_Parallism_Ready = 1.069457
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393530 

BW Util details:
bwutil = 0.039014 
total_CMD = 55723 
util_bw = 2174 
Wasted_Col = 2089 
Wasted_Row = 1348 
Idle = 50112 

BW Util Bottlenecks: 
RCDc_limit = 1944 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 450 
rwq = 0 
CCDLc_limit_alone = 450 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53230 
Read = 2174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 178 
n_pre = 162 
n_ref = 0 
n_req = 2174 
total_req = 2174 

Dual Bus Interface Util: 
issued_total_row = 340 
issued_total_col = 2174 
Row_Bus_Util =  0.006102 
CoL_Bus_Util = 0.039014 
Either_Row_CoL_Bus_Util = 0.044739 
Issued_on_Two_Bus_Simul_Util = 0.000377 
issued_two_Eff = 0.008424 
queue_avg = 0.300468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.300468
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53276 n_act=167 n_pre=151 n_ref_event=0 n_req=2155 n_rd=2155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03867
n_activity=7847 dram_eff=0.2746
bk0: 133a 55461i bk1: 143a 55287i bk2: 144a 55390i bk3: 140a 55367i bk4: 137a 55455i bk5: 143a 55409i bk6: 142a 55353i bk7: 151a 55184i bk8: 143a 55344i bk9: 143a 55234i bk10: 140a 55479i bk11: 140a 55358i bk12: 141a 55300i bk13: 137a 55495i bk14: 87a 55451i bk15: 91a 55395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922506
Row_Buffer_Locality_read = 0.922506
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446059
Bank_Level_Parallism_Col = 1.391583
Bank_Level_Parallism_Ready = 1.096056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372877 

BW Util details:
bwutil = 0.038673 
total_CMD = 55723 
util_bw = 2155 
Wasted_Col = 2018 
Wasted_Row = 1194 
Idle = 50356 

BW Util Bottlenecks: 
RCDc_limit = 1799 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 565 
rwq = 0 
CCDLc_limit_alone = 565 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53276 
Read = 2155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 167 
n_pre = 151 
n_ref = 0 
n_req = 2155 
total_req = 2155 

Dual Bus Interface Util: 
issued_total_row = 318 
issued_total_col = 2155 
Row_Bus_Util =  0.005707 
CoL_Bus_Util = 0.038673 
Either_Row_CoL_Bus_Util = 0.043914 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.010625 
queue_avg = 0.287996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.287996
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53220 n_act=184 n_pre=168 n_ref_event=0 n_req=2173 n_rd=2173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.039
n_activity=8475 dram_eff=0.2564
bk0: 141a 55322i bk1: 145a 55275i bk2: 139a 55374i bk3: 149a 55278i bk4: 143a 55366i bk5: 143a 55385i bk6: 147a 55244i bk7: 141a 55309i bk8: 141a 55355i bk9: 141a 55266i bk10: 136a 55458i bk11: 142a 55259i bk12: 143a 55270i bk13: 143a 55438i bk14: 93a 55353i bk15: 86a 55491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915324
Row_Buffer_Locality_read = 0.915324
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419918
Bank_Level_Parallism_Col = 1.372877
Bank_Level_Parallism_Ready = 1.084676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364503 

BW Util details:
bwutil = 0.038996 
total_CMD = 55723 
util_bw = 2173 
Wasted_Col = 2256 
Wasted_Row = 1415 
Idle = 49879 

BW Util Bottlenecks: 
RCDc_limit = 2023 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 538 
rwq = 0 
CCDLc_limit_alone = 538 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53220 
Read = 2173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 184 
n_pre = 168 
n_ref = 0 
n_req = 2173 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 352 
issued_total_col = 2173 
Row_Bus_Util =  0.006317 
CoL_Bus_Util = 0.038996 
Either_Row_CoL_Bus_Util = 0.044919 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.008789 
queue_avg = 0.301940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.30194
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53350 n_act=137 n_pre=121 n_ref_event=0 n_req=2139 n_rd=2139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03839
n_activity=7832 dram_eff=0.2731
bk0: 144a 55328i bk1: 138a 55426i bk2: 139a 55511i bk3: 145a 55286i bk4: 138a 55453i bk5: 139a 55379i bk6: 139a 55446i bk7: 139a 55386i bk8: 133a 55514i bk9: 141a 55367i bk10: 145a 55287i bk11: 136a 55457i bk12: 145a 55412i bk13: 142a 55501i bk14: 87a 55528i bk15: 89a 55477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935951
Row_Buffer_Locality_read = 0.935951
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.347489
Bank_Level_Parallism_Col = 1.365051
Bank_Level_Parallism_Ready = 1.069191
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361421 

BW Util details:
bwutil = 0.038386 
total_CMD = 55723 
util_bw = 2139 
Wasted_Col = 1819 
Wasted_Row = 1199 
Idle = 50566 

BW Util Bottlenecks: 
RCDc_limit = 1479 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53350 
Read = 2139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 2139 
total_req = 2139 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 2139 
Row_Bus_Util =  0.004630 
CoL_Bus_Util = 0.038386 
Either_Row_CoL_Bus_Util = 0.042586 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010114 
queue_avg = 0.274590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.27459
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53298 n_act=153 n_pre=137 n_ref_event=0 n_req=2156 n_rd=2156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03869
n_activity=7590 dram_eff=0.2841
bk0: 140a 55394i bk1: 141a 55415i bk2: 141a 55388i bk3: 142a 55379i bk4: 141a 55360i bk5: 137a 55507i bk6: 136a 55475i bk7: 141a 55361i bk8: 146a 55295i bk9: 137a 55461i bk10: 141a 55400i bk11: 141a 55434i bk12: 147a 55250i bk13: 142a 55427i bk14: 92a 55360i bk15: 91a 55473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929035
Row_Buffer_Locality_read = 0.929035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434570
Bank_Level_Parallism_Col = 1.398471
Bank_Level_Parallism_Ready = 1.074675
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389554 

BW Util details:
bwutil = 0.038691 
total_CMD = 55723 
util_bw = 2156 
Wasted_Col = 1875 
Wasted_Row = 1089 
Idle = 50603 

BW Util Bottlenecks: 
RCDc_limit = 1647 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53298 
Read = 2156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 137 
n_ref = 0 
n_req = 2156 
total_req = 2156 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 2156 
Row_Bus_Util =  0.005204 
CoL_Bus_Util = 0.038691 
Either_Row_CoL_Bus_Util = 0.043519 
Issued_on_Two_Bus_Simul_Util = 0.000377 
issued_two_Eff = 0.008660 
queue_avg = 0.277982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.277982
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53267 n_act=171 n_pre=155 n_ref_event=0 n_req=2159 n_rd=2159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03875
n_activity=8074 dram_eff=0.2674
bk0: 141a 55331i bk1: 138a 55449i bk2: 142a 55335i bk3: 139a 55360i bk4: 146a 55319i bk5: 149a 55259i bk6: 141a 55289i bk7: 143a 55403i bk8: 134a 55473i bk9: 137a 55375i bk10: 142a 55326i bk11: 144a 55307i bk12: 140a 55401i bk13: 134a 55565i bk14: 94a 55350i bk15: 95a 55347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920797
Row_Buffer_Locality_read = 0.920797
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421215
Bank_Level_Parallism_Col = 1.380501
Bank_Level_Parallism_Ready = 1.075035
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371748 

BW Util details:
bwutil = 0.038745 
total_CMD = 55723 
util_bw = 2159 
Wasted_Col = 2065 
Wasted_Row = 1291 
Idle = 50208 

BW Util Bottlenecks: 
RCDc_limit = 1844 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53267 
Read = 2159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 2159 
total_req = 2159 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 2159 
Row_Bus_Util =  0.005850 
CoL_Bus_Util = 0.038745 
Either_Row_CoL_Bus_Util = 0.044075 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.011808 
queue_avg = 0.276529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.276529
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53297 n_act=158 n_pre=142 n_ref_event=0 n_req=2153 n_rd=2153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03864
n_activity=8141 dram_eff=0.2645
bk0: 141a 55330i bk1: 145a 55186i bk2: 140a 55510i bk3: 138a 55375i bk4: 140a 55479i bk5: 134a 55454i bk6: 142a 55276i bk7: 137a 55446i bk8: 136a 55481i bk9: 137a 55400i bk10: 140a 55478i bk11: 148a 55336i bk12: 142a 55385i bk13: 153a 55160i bk14: 93a 55398i bk15: 87a 55441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926614
Row_Buffer_Locality_read = 0.926614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405335
Bank_Level_Parallism_Col = 1.399505
Bank_Level_Parallism_Ready = 1.081282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392574 

BW Util details:
bwutil = 0.038638 
total_CMD = 55723 
util_bw = 2153 
Wasted_Col = 2007 
Wasted_Row = 1238 
Idle = 50325 

BW Util Bottlenecks: 
RCDc_limit = 1720 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53297 
Read = 2153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 2153 
total_req = 2153 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 2153 
Row_Bus_Util =  0.005384 
CoL_Bus_Util = 0.038638 
Either_Row_CoL_Bus_Util = 0.043537 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.011129 
queue_avg = 0.303932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.303932
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53220 n_act=186 n_pre=170 n_ref_event=0 n_req=2171 n_rd=2171 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03896
n_activity=8423 dram_eff=0.2577
bk0: 144a 55285i bk1: 152a 55249i bk2: 138a 55434i bk3: 145a 55205i bk4: 138a 55427i bk5: 141a 55315i bk6: 140a 55405i bk7: 144a 55325i bk8: 138a 55429i bk9: 146a 55233i bk10: 144a 55336i bk11: 137a 55461i bk12: 135a 55435i bk13: 140a 55416i bk14: 99a 55201i bk15: 90a 55424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914325
Row_Buffer_Locality_read = 0.914325
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410615
Bank_Level_Parallism_Col = 1.371503
Bank_Level_Parallism_Ready = 1.081069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354808 

BW Util details:
bwutil = 0.038961 
total_CMD = 55723 
util_bw = 2171 
Wasted_Col = 2209 
Wasted_Row = 1404 
Idle = 49939 

BW Util Bottlenecks: 
RCDc_limit = 2017 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53220 
Read = 2171 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 186 
n_pre = 170 
n_ref = 0 
n_req = 2171 
total_req = 2171 

Dual Bus Interface Util: 
issued_total_row = 356 
issued_total_col = 2171 
Row_Bus_Util =  0.006389 
CoL_Bus_Util = 0.038961 
Either_Row_CoL_Bus_Util = 0.044919 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.009588 
queue_avg = 0.265223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.265223
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53290 n_act=156 n_pre=140 n_ref_event=0 n_req=2160 n_rd=2160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03876
n_activity=8007 dram_eff=0.2698
bk0: 138a 55441i bk1: 145a 55271i bk2: 132a 55495i bk3: 149a 55165i bk4: 141a 55380i bk5: 138a 55359i bk6: 142a 55512i bk7: 145a 55278i bk8: 148a 55276i bk9: 145a 55327i bk10: 138a 55475i bk11: 137a 55555i bk12: 139a 55463i bk13: 137a 55409i bk14: 95a 55494i bk15: 91a 55397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927778
Row_Buffer_Locality_read = 0.927778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400754
Bank_Level_Parallism_Col = 1.378157
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370976 

BW Util details:
bwutil = 0.038763 
total_CMD = 55723 
util_bw = 2160 
Wasted_Col = 1989 
Wasted_Row = 1156 
Idle = 50418 

BW Util Bottlenecks: 
RCDc_limit = 1680 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 535 
rwq = 0 
CCDLc_limit_alone = 535 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53290 
Read = 2160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2160 
total_req = 2160 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2160 
Row_Bus_Util =  0.005312 
CoL_Bus_Util = 0.038763 
Either_Row_CoL_Bus_Util = 0.043662 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.009453 
queue_avg = 0.280836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.280836
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53217 n_act=180 n_pre=164 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03919
n_activity=8692 dram_eff=0.2513
bk0: 145a 55431i bk1: 145a 55254i bk2: 136a 55473i bk3: 144a 55268i bk4: 143a 55373i bk5: 142a 55421i bk6: 136a 55415i bk7: 147a 55311i bk8: 142a 55419i bk9: 140a 55355i bk10: 140a 55408i bk11: 137a 55431i bk12: 142a 55351i bk13: 147a 55196i bk14: 107a 55256i bk15: 91a 55333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917582
Row_Buffer_Locality_read = 0.917582
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396119
Bank_Level_Parallism_Col = 1.363254
Bank_Level_Parallism_Ready = 1.096612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355540 

BW Util details:
bwutil = 0.039194 
total_CMD = 55723 
util_bw = 2184 
Wasted_Col = 2231 
Wasted_Row = 1356 
Idle = 49952 

BW Util Bottlenecks: 
RCDc_limit = 1970 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53217 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 180 
n_pre = 164 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 2184 
Row_Bus_Util =  0.006173 
CoL_Bus_Util = 0.039194 
Either_Row_CoL_Bus_Util = 0.044972 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.008779 
queue_avg = 0.280118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.280118
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53246 n_act=172 n_pre=156 n_ref_event=0 n_req=2173 n_rd=2173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.039
n_activity=8183 dram_eff=0.2656
bk0: 136a 55444i bk1: 149a 55156i bk2: 143a 55451i bk3: 139a 55458i bk4: 138a 55406i bk5: 148a 55155i bk6: 145a 55173i bk7: 137a 55539i bk8: 137a 55452i bk9: 140a 55342i bk10: 138a 55382i bk11: 143a 55319i bk12: 141a 55426i bk13: 152a 55127i bk14: 100a 55368i bk15: 87a 55480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920847
Row_Buffer_Locality_read = 0.920847
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416301
Bank_Level_Parallism_Col = 1.396837
Bank_Level_Parallism_Ready = 1.078233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392284 

BW Util details:
bwutil = 0.038996 
total_CMD = 55723 
util_bw = 2173 
Wasted_Col = 2124 
Wasted_Row = 1396 
Idle = 50030 

BW Util Bottlenecks: 
RCDc_limit = 1877 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53246 
Read = 2173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 2173 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 2173 
Row_Bus_Util =  0.005886 
CoL_Bus_Util = 0.038996 
Either_Row_CoL_Bus_Util = 0.044452 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.009689 
queue_avg = 0.297884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.297884
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53288 n_act=160 n_pre=144 n_ref_event=0 n_req=2157 n_rd=2157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03871
n_activity=8162 dram_eff=0.2643
bk0: 140a 55314i bk1: 143a 55287i bk2: 140a 55375i bk3: 149a 55269i bk4: 137a 55443i bk5: 145a 55297i bk6: 145a 55259i bk7: 142a 55357i bk8: 147a 55237i bk9: 136a 55507i bk10: 137a 55560i bk11: 137a 55423i bk12: 138a 55428i bk13: 140a 55364i bk14: 98a 55423i bk15: 83a 55609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925823
Row_Buffer_Locality_read = 0.925823
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396460
Bank_Level_Parallism_Col = 1.378191
Bank_Level_Parallism_Ready = 1.075568
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372986 

BW Util details:
bwutil = 0.038709 
total_CMD = 55723 
util_bw = 2157 
Wasted_Col = 1994 
Wasted_Row = 1272 
Idle = 50300 

BW Util Bottlenecks: 
RCDc_limit = 1749 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53288 
Read = 2157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 160 
n_pre = 144 
n_ref = 0 
n_req = 2157 
total_req = 2157 

Dual Bus Interface Util: 
issued_total_row = 304 
issued_total_col = 2157 
Row_Bus_Util =  0.005456 
CoL_Bus_Util = 0.038709 
Either_Row_CoL_Bus_Util = 0.043698 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.010678 
queue_avg = 0.264738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.264738
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53217 n_act=182 n_pre=166 n_ref_event=0 n_req=2183 n_rd=2183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03918
n_activity=8305 dram_eff=0.2629
bk0: 134a 55445i bk1: 149a 55174i bk2: 149a 55237i bk3: 152a 55117i bk4: 143a 55352i bk5: 143a 55369i bk6: 143a 55410i bk7: 138a 55392i bk8: 140a 55442i bk9: 138a 55502i bk10: 140a 55414i bk11: 139a 55377i bk12: 144a 55355i bk13: 144a 55253i bk14: 95a 55365i bk15: 92a 55373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916628
Row_Buffer_Locality_read = 0.916628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429271
Bank_Level_Parallism_Col = 1.375679
Bank_Level_Parallism_Ready = 1.066880
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365289 

BW Util details:
bwutil = 0.039176 
total_CMD = 55723 
util_bw = 2183 
Wasted_Col = 2175 
Wasted_Row = 1361 
Idle = 50004 

BW Util Bottlenecks: 
RCDc_limit = 1977 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53217 
Read = 2183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 182 
n_pre = 166 
n_ref = 0 
n_req = 2183 
total_req = 2183 

Dual Bus Interface Util: 
issued_total_row = 348 
issued_total_col = 2183 
Row_Bus_Util =  0.006245 
CoL_Bus_Util = 0.039176 
Either_Row_CoL_Bus_Util = 0.044972 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.009976 
queue_avg = 0.272545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.272545
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53241 n_act=177 n_pre=161 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03892
n_activity=8097 dram_eff=0.2679
bk0: 142a 55364i bk1: 142a 55292i bk2: 139a 55446i bk3: 139a 55346i bk4: 142a 55344i bk5: 139a 55329i bk6: 150a 55358i bk7: 143a 55334i bk8: 140a 55382i bk9: 143a 55309i bk10: 146a 55307i bk11: 142a 55293i bk12: 137a 55489i bk13: 141a 55339i bk14: 86a 55535i bk15: 98a 55323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918396
Row_Buffer_Locality_read = 0.918396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463805
Bank_Level_Parallism_Col = 1.400194
Bank_Level_Parallism_Ready = 1.088059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390250 

BW Util details:
bwutil = 0.038925 
total_CMD = 55723 
util_bw = 2169 
Wasted_Col = 2072 
Wasted_Row = 1188 
Idle = 50294 

BW Util Bottlenecks: 
RCDc_limit = 1907 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 499 
rwq = 0 
CCDLc_limit_alone = 499 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53241 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 161 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 2169 
Row_Bus_Util =  0.006066 
CoL_Bus_Util = 0.038925 
Either_Row_CoL_Bus_Util = 0.044542 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.010073 
queue_avg = 0.282917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.282917
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53257 n_act=165 n_pre=149 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03892
n_activity=7988 dram_eff=0.2715
bk0: 147a 55274i bk1: 142a 55486i bk2: 146a 55540i bk3: 141a 55371i bk4: 140a 55414i bk5: 139a 55457i bk6: 144a 55276i bk7: 146a 55262i bk8: 137a 55351i bk9: 142a 55299i bk10: 144a 55377i bk11: 142a 55367i bk12: 148a 55288i bk13: 133a 55459i bk14: 94a 55304i bk15: 84a 55520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923928
Row_Buffer_Locality_read = 0.923928
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.431602
Bank_Level_Parallism_Col = 1.415033
Bank_Level_Parallism_Ready = 1.078838
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403218 

BW Util details:
bwutil = 0.038925 
total_CMD = 55723 
util_bw = 2169 
Wasted_Col = 1924 
Wasted_Row = 1280 
Idle = 50350 

BW Util Bottlenecks: 
RCDc_limit = 1800 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53257 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 149 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 314 
issued_total_col = 2169 
Row_Bus_Util =  0.005635 
CoL_Bus_Util = 0.038925 
Either_Row_CoL_Bus_Util = 0.044255 
Issued_on_Two_Bus_Simul_Util = 0.000305 
issued_two_Eff = 0.006894 
queue_avg = 0.297759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.297759
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53349 n_act=142 n_pre=126 n_ref_event=0 n_req=2133 n_rd=2133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03828
n_activity=7647 dram_eff=0.2789
bk0: 140a 55361i bk1: 140a 55448i bk2: 140a 55373i bk3: 136a 55493i bk4: 148a 55218i bk5: 142a 55272i bk6: 137a 55446i bk7: 133a 55563i bk8: 147a 55265i bk9: 139a 55383i bk10: 139a 55507i bk11: 137a 55448i bk12: 136a 55468i bk13: 144a 55441i bk14: 89a 55452i bk15: 86a 55518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933427
Row_Buffer_Locality_read = 0.933427
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.406468
Bank_Level_Parallism_Col = 1.393686
Bank_Level_Parallism_Ready = 1.084857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385599 

BW Util details:
bwutil = 0.038279 
total_CMD = 55723 
util_bw = 2133 
Wasted_Col = 1798 
Wasted_Row = 1078 
Idle = 50714 

BW Util Bottlenecks: 
RCDc_limit = 1509 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53349 
Read = 2133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2133 
total_req = 2133 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2133 
Row_Bus_Util =  0.004810 
CoL_Bus_Util = 0.038279 
Either_Row_CoL_Bus_Util = 0.042604 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.011373 
queue_avg = 0.285125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.285125
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53217 n_act=176 n_pre=160 n_ref_event=0 n_req=2197 n_rd=2197 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03943
n_activity=8561 dram_eff=0.2566
bk0: 139a 55329i bk1: 143a 55291i bk2: 149a 55301i bk3: 143a 55473i bk4: 151a 55175i bk5: 148a 55296i bk6: 146a 55421i bk7: 142a 55327i bk8: 142a 55420i bk9: 143a 55371i bk10: 138a 55476i bk11: 144a 55307i bk12: 140a 55431i bk13: 143a 55456i bk14: 97a 55270i bk15: 89a 55469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919891
Row_Buffer_Locality_read = 0.919891
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429445
Bank_Level_Parallism_Col = 1.389090
Bank_Level_Parallism_Ready = 1.068730
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381125 

BW Util details:
bwutil = 0.039427 
total_CMD = 55723 
util_bw = 2197 
Wasted_Col = 2068 
Wasted_Row = 1298 
Idle = 50160 

BW Util Bottlenecks: 
RCDc_limit = 1944 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53217 
Read = 2197 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 2197 
total_req = 2197 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 2197 
Row_Bus_Util =  0.006030 
CoL_Bus_Util = 0.039427 
Either_Row_CoL_Bus_Util = 0.044972 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.010774 
queue_avg = 0.282253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.282253
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53316 n_act=156 n_pre=140 n_ref_event=0 n_req=2136 n_rd=2136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03833
n_activity=7965 dram_eff=0.2682
bk0: 144a 55218i bk1: 133a 55542i bk2: 143a 55354i bk3: 140a 55294i bk4: 149a 55224i bk5: 143a 55245i bk6: 135a 55513i bk7: 134a 55456i bk8: 136a 55546i bk9: 142a 55335i bk10: 136a 55522i bk11: 141a 55403i bk12: 141a 55464i bk13: 141a 55367i bk14: 88a 55462i bk15: 90a 55379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926966
Row_Buffer_Locality_read = 0.926966
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382281
Bank_Level_Parallism_Col = 1.366386
Bank_Level_Parallism_Ready = 1.087547
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362667 

BW Util details:
bwutil = 0.038332 
total_CMD = 55723 
util_bw = 2136 
Wasted_Col = 2011 
Wasted_Row = 1192 
Idle = 50384 

BW Util Bottlenecks: 
RCDc_limit = 1705 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53316 
Read = 2136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2136 
total_req = 2136 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2136 
Row_Bus_Util =  0.005312 
CoL_Bus_Util = 0.038332 
Either_Row_CoL_Bus_Util = 0.043196 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.010386 
queue_avg = 0.264254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.264254
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53210 n_act=188 n_pre=172 n_ref_event=0 n_req=2180 n_rd=2180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03912
n_activity=8469 dram_eff=0.2574
bk0: 146a 55233i bk1: 143a 55291i bk2: 145a 55293i bk3: 146a 55254i bk4: 142a 55303i bk5: 138a 55360i bk6: 146a 55362i bk7: 140a 55452i bk8: 149a 55221i bk9: 142a 55422i bk10: 143a 55367i bk11: 139a 55351i bk12: 140a 55404i bk13: 139a 55367i bk14: 97a 55222i bk15: 85a 55529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913761
Row_Buffer_Locality_read = 0.913761
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445178
Bank_Level_Parallism_Col = 1.400657
Bank_Level_Parallism_Ready = 1.083945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387990 

BW Util details:
bwutil = 0.039122 
total_CMD = 55723 
util_bw = 2180 
Wasted_Col = 2210 
Wasted_Row = 1365 
Idle = 49968 

BW Util Bottlenecks: 
RCDc_limit = 2056 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53210 
Read = 2180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 2180 
total_req = 2180 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 2180 
Row_Bus_Util =  0.006461 
CoL_Bus_Util = 0.039122 
Either_Row_CoL_Bus_Util = 0.045098 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.010744 
queue_avg = 0.304201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.304201
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53219 n_act=187 n_pre=171 n_ref_event=0 n_req=2172 n_rd=2172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03898
n_activity=8640 dram_eff=0.2514
bk0: 140a 55365i bk1: 149a 55240i bk2: 139a 55345i bk3: 145a 55267i bk4: 151a 55193i bk5: 138a 55438i bk6: 136a 55468i bk7: 142a 55348i bk8: 140a 55383i bk9: 144a 55336i bk10: 144a 55287i bk11: 139a 55428i bk12: 145a 55261i bk13: 143a 55320i bk14: 87a 55471i bk15: 90a 55403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913904
Row_Buffer_Locality_read = 0.913904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394957
Bank_Level_Parallism_Col = 1.353596
Bank_Level_Parallism_Ready = 1.094383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.344316 

BW Util details:
bwutil = 0.038979 
total_CMD = 55723 
util_bw = 2172 
Wasted_Col = 2268 
Wasted_Row = 1429 
Idle = 49854 

BW Util Bottlenecks: 
RCDc_limit = 2035 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 568 
rwq = 0 
CCDLc_limit_alone = 568 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53219 
Read = 2172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 2172 
total_req = 2172 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 2172 
Row_Bus_Util =  0.006425 
CoL_Bus_Util = 0.038979 
Either_Row_CoL_Bus_Util = 0.044937 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.010383 
queue_avg = 0.274214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.274214
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53298 n_act=159 n_pre=143 n_ref_event=0 n_req=2147 n_rd=2147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03853
n_activity=8040 dram_eff=0.267
bk0: 143a 55298i bk1: 138a 55436i bk2: 144a 55283i bk3: 147a 55228i bk4: 138a 55449i bk5: 138a 55496i bk6: 144a 55238i bk7: 141a 55419i bk8: 140a 55419i bk9: 136a 55484i bk10: 140a 55393i bk11: 142a 55354i bk12: 142a 55388i bk13: 141a 55278i bk14: 85a 55549i bk15: 88a 55444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925943
Row_Buffer_Locality_read = 0.925943
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397227
Bank_Level_Parallism_Col = 1.393463
Bank_Level_Parallism_Ready = 1.086632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386227 

BW Util details:
bwutil = 0.038530 
total_CMD = 55723 
util_bw = 2147 
Wasted_Col = 1980 
Wasted_Row = 1283 
Idle = 50313 

BW Util Bottlenecks: 
RCDc_limit = 1726 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53298 
Read = 2147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 2147 
total_req = 2147 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 2147 
Row_Bus_Util =  0.005420 
CoL_Bus_Util = 0.038530 
Either_Row_CoL_Bus_Util = 0.043519 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.009897 
queue_avg = 0.282881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.282881
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55723 n_nop=53255 n_act=174 n_pre=158 n_ref_event=0 n_req=2163 n_rd=2163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03882
n_activity=8381 dram_eff=0.2581
bk0: 143a 55292i bk1: 142a 55328i bk2: 138a 55462i bk3: 143a 55324i bk4: 139a 55349i bk5: 138a 55348i bk6: 149a 55238i bk7: 145a 55243i bk8: 136a 55512i bk9: 137a 55458i bk10: 141a 55456i bk11: 140a 55383i bk12: 152a 55127i bk13: 140a 55437i bk14: 88a 55499i bk15: 92a 55370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919556
Row_Buffer_Locality_read = 0.919556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.404584
Bank_Level_Parallism_Col = 1.372032
Bank_Level_Parallism_Ready = 1.081831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363157 

BW Util details:
bwutil = 0.038817 
total_CMD = 55723 
util_bw = 2163 
Wasted_Col = 2131 
Wasted_Row = 1334 
Idle = 50095 

BW Util Bottlenecks: 
RCDc_limit = 1879 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55723 
n_nop = 53255 
Read = 2163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 2163 
total_req = 2163 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 2163 
Row_Bus_Util =  0.005958 
CoL_Bus_Util = 0.038817 
Either_Row_CoL_Bus_Util = 0.044291 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.010940 
queue_avg = 0.287117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.287117

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4519, Miss = 1075, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4565, Miss = 1094, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4532, Miss = 1088, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4545, Miss = 1076, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4508, Miss = 1074, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4545, Miss = 1087, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4529, Miss = 1074, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4536, Miss = 1084, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4511, Miss = 1070, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4533, Miss = 1076, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4531, Miss = 1067, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4529, Miss = 1078, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4527, Miss = 1085, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4499, Miss = 1064, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4545, Miss = 1069, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4499, Miss = 1059, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4556, Miss = 1086, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 4520, Miss = 1066, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4500, Miss = 1065, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4517, Miss = 1073, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4553, Miss = 1087, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 4555, Miss = 1087, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4510, Miss = 1081, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4518, Miss = 1074, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4506, Miss = 1062, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4568, Miss = 1111, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4537, Miss = 1072, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4497, Miss = 1067, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4531, Miss = 1080, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4513, Miss = 1076, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 4537, Miss = 1091, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4507, Miss = 1068, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4527, Miss = 1078, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4535, Miss = 1075, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4520, Miss = 1081, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4539, Miss = 1090, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4599, Miss = 1095, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4528, Miss = 1065, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4606, Miss = 1085, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4558, Miss = 1099, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4527, Miss = 1072, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4560, Miss = 1101, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4515, Miss = 1079, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4548, Miss = 1078, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4518, Miss = 1084, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4545, Miss = 1099, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4514, Miss = 1081, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4530, Miss = 1088, Miss_rate = 0.240, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 4539, Miss = 1095, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4519, Miss = 1074, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4488, Miss = 1055, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4553, Miss = 1078, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4579, Miss = 1107, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4562, Miss = 1090, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4520, Miss = 1063, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4525, Miss = 1073, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4551, Miss = 1100, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4523, Miss = 1080, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4548, Miss = 1088, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4523, Miss = 1084, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4551, Miss = 1072, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4518, Miss = 1075, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4538, Miss = 1090, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4514, Miss = 1073, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 290098
L2_total_cache_misses = 69113
L2_total_cache_miss_rate = 0.2382
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 290098
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=290098
icnt_total_pkts_simt_to_mem=290098
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 290098
Req_Network_cycles = 94861
Req_Network_injected_packets_per_cycle =       3.0581 
Req_Network_conflicts_per_cycle =       0.3697
Req_Network_conflicts_per_cycle_util =       1.2991
Req_Bank_Level_Parallism =      10.7460
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0073
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0478

Reply_Network_injected_packets_num = 290098
Reply_Network_cycles = 94861
Reply_Network_injected_packets_per_cycle =        3.0581
Reply_Network_conflicts_per_cycle =        0.0690
Reply_Network_conflicts_per_cycle_util =       0.2453
Reply_Bank_Level_Parallism =      10.8684
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0012
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0382
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 577874 (inst/sec)
gpgpu_simulation_rate = 581 (cycle/sec)
gpgpu_silicon_slowdown = 2490533x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7828
gpu_sim_insn = 11066682
gpu_ipc =    1413.7305
gpu_tot_sim_cycle = 102689
gpu_tot_sim_insn = 105260304
gpu_tot_ipc =    1025.0397
gpu_tot_issued_cta = 19540
gpu_occupancy = 76.9094% 
gpu_tot_occupancy = 57.6931% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9921
partiton_level_parallism_total  =       3.1293
partiton_level_parallism_util =      12.5200
partiton_level_parallism_util_total  =      10.8961
L2_BW  =     184.8493 GB/Sec
L2_BW_total  =     144.9006 GB/Sec
gpu_total_sim_rate=581548

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4593, Miss = 4181, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4675, Miss = 4253, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4489, Miss = 4158, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4560, Miss = 4198, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4655, Miss = 4218, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4728, Miss = 4242, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4656, Miss = 4300, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4678, Miss = 4235, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4643, Miss = 4217, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4642, Miss = 4163, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4506, Miss = 4084, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4373, Miss = 3975, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4552, Miss = 4203, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4532, Miss = 4143, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4675, Miss = 4300, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4639, Miss = 4240, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4800, Miss = 4355, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4676, Miss = 4291, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4740, Miss = 4340, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4848, Miss = 4398, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4617, Miss = 4204, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4499, Miss = 4169, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4599, Miss = 4136, Miss_rate = 0.899, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4599, Miss = 4186, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4620, Miss = 4147, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4925, Miss = 4354, Miss_rate = 0.884, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4740, Miss = 4330, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4676, Miss = 4273, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4715, Miss = 4253, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4820, Miss = 4438, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4803, Miss = 4372, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4572, Miss = 4154, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4815, Miss = 4331, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4724, Miss = 4354, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 4744, Miss = 4280, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4616, Miss = 4302, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4732, Miss = 4272, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4851, Miss = 4358, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 4799, Miss = 4341, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4760, Miss = 4257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 4731, Miss = 4337, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 4736, Miss = 4274, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 4763, Miss = 4411, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 4529, Miss = 4159, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 4573, Miss = 4086, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 4712, Miss = 4374, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 4671, Miss = 4310, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 4533, Miss = 4105, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 4527, Miss = 4138, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 4609, Miss = 4253, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4757, Miss = 4297, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4593, Miss = 4195, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4678, Miss = 4223, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4896, Miss = 4389, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4702, Miss = 4211, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4658, Miss = 4300, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4718, Miss = 4200, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 4674, Miss = 4236, Miss_rate = 0.906, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4656, Miss = 4332, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 4907, Miss = 4453, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 4698, Miss = 4372, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4650, Miss = 4276, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 4542, Miss = 4188, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 4695, Miss = 4264, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4845, Miss = 4267, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4736, Miss = 4307, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4654, Miss = 4225, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4617, Miss = 4158, Miss_rate = 0.901, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4562, Miss = 4122, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4750, Miss = 4302, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4510, Miss = 4046, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4611, Miss = 4198, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4737, Miss = 4364, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4426, Miss = 4090, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4202, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4581, Miss = 4147, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4555, Miss = 4242, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4481, Miss = 4078, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4721, Miss = 4367, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4723, Miss = 4172, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 373099
	L1D_total_cache_misses = 339675
	L1D_total_cache_miss_rate = 0.9104
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.108
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 235136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 343003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30096

Total_core_cache_fail_stats:
ctas_completed 19540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
850, 961, 780, 780, 795, 825, 780, 780, 780, 889, 780, 810, 780, 765, 765, 765, 777, 762, 958, 762, 792, 777, 967, 777, 777, 762, 777, 777, 822, 762, 777, 777, 871, 738, 753, 783, 877, 877, 753, 738, 738, 949, 738, 738, 934, 738, 753, 768, 768, 753, 753, 738, 934, 753, 753, 768, 738, 753, 1012, 738, 768, 753, 753, 768, 
gpgpu_n_tot_thrd_icount = 105260304
gpgpu_n_tot_w_icount = 4126288
gpgpu_n_stall_shd_mem = 365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 321348
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10031536
gpgpu_n_store_insn = 34161
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 365
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2986908	W0_Idle:1571434	W0_Scoreboard:3871698	W1:181901	W2:27527	W3:887	W4:75	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:5	W29:56	W30:986	W31:4332	W32:3276711
single_issue_nums: WS0:1032509	WS1:1031333	WS2:1031592	WS3:1030854	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2570784 {8:321348,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12853920 {40:321348,}
maxmflatency = 439 
max_icnt2mem_latency = 35 
maxmrqlatency = 110 
max_icnt2sh_latency = 5 
averagemflatency = 220 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:6048 	19547 	9245 	10323 	13267 	10397 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	252232 	69116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	321342 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	321209 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      6030      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7173      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5349      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5538      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      5564      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5535      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      5349      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]: 11.153846 11.916667  9.533334 27.200001 15.444445 11.076923 20.142857 11.230769 13.000000 11.666667 11.000000 47.000000 11.583333 14.100000  7.583333  5.875000 
dram[1]: 13.700000 12.727273 12.818182 11.750000 11.750000 11.833333 12.909091  9.062500 17.625000 11.750000  9.533334  9.733334 10.357142 17.125000  9.777778  7.230769 
dram[2]:  8.411765 17.500000 14.100000  9.600000 18.000000 13.900000 22.666666 45.000000 11.000000  9.733334 13.700000 11.750000 15.888889 11.000000  9.100000  7.916667 
dram[3]:  9.375000 13.800000 22.666666 11.076923 11.916667 19.571428 14.500000 19.714285 10.285714 17.375000  8.588235 27.600000 11.230769 15.555555 29.000000 12.428572 
dram[4]:  7.550000 15.444445 15.555555 23.333334 11.153846 19.285715 13.090909 12.545455 20.142857 17.500000 12.083333 12.818182 15.666667 27.200001 20.750000  9.666667 
dram[5]: 15.444445 27.600000 16.875000 15.666667 10.428572 17.750000 11.666667 14.000000 17.500000 14.000000 46.333332 12.416667 26.799999 16.000000  8.181818  9.777778 
dram[6]: 11.153846 14.000000 15.666667 34.750000  9.466666 22.833334 18.000000 19.714285 10.071428 10.769231 10.846154 27.200001 10.769231 13.363636  8.900000  8.900000 
dram[7]: 20.142857 19.857143 20.285715 27.000000 19.285715 17.125000 12.818182 12.818182 22.666666 19.857143 11.076923  7.190476 15.444445 13.700000 21.250000 14.333333 
dram[8]: 15.111111  8.333333 13.800000 20.285715 15.555555 13.090909 11.384615  9.000000 12.727273 15.222222 27.600000 34.500000 11.000000 16.750000  5.875000 14.333333 
dram[9]: 20.142857 11.750000 12.333333 15.333333 17.625000 12.727273 15.333333 17.000000 16.750000 22.666666 11.153846 22.833334 14.000000 22.666666  5.823529  9.777778 
dram[10]: 17.250000 12.454545 15.777778 20.285715  9.466666 11.916667 27.799999 11.307693  8.705882 16.875000  8.647058 14.400000 19.571428 13.181818  7.750000  5.937500 
dram[11]: 22.166666 11.000000 14.400000 12.727273 19.571428 17.875000 12.909091  8.882353 11.916667  8.937500 20.000000 12.727273 10.846154 27.400000  9.666667  8.272727 
dram[12]: 11.750000 11.153846 13.900000 10.642858 13.000000 15.888889 10.500000 11.750000 11.750000 10.846154 17.000000 10.142858  9.533334 20.428572  7.153846 12.285714 
dram[13]: 13.090909 17.250000 23.166666 11.153846 19.714285 13.900000 17.375000 13.900000 26.600000 14.100000 10.357142 19.428572 16.111111 28.400000 14.500000 11.125000 
dram[14]: 15.555555 17.625000 14.100000 14.200000 12.818182 27.400000 22.666666 14.100000 10.428572 19.571428 14.100000 17.625000  9.187500 17.750000  7.076923 11.375000 
dram[15]: 12.818182 19.714285 11.833333 12.636364 11.230769  9.933333 10.846154 15.888889 19.142857 13.700000 11.833333 11.076923 15.555555 44.666668  7.230769  7.307693 
dram[16]: 12.818182  8.529411 28.000000 13.800000 23.333334 22.333334 10.142858 22.833334 22.666666 15.222222 20.000000 12.333333 14.200000  8.052631  8.454545  9.666667 
dram[17]: 11.076923 10.133333 15.333333  8.529411 15.333333 11.750000 15.555555 12.000000 15.333333  9.125000 11.076923 19.571428 16.875000 17.500000  5.210526  9.000000 
dram[18]: 19.714285 10.357142 26.400000  8.277778 12.818182 12.545455 28.400000 10.357142  9.866667 12.083333 19.714285 45.666668 19.857143 15.222222 13.571428  8.272727 
dram[19]: 20.714285  9.666667 19.428572 10.285714 13.000000 17.750000 15.111111 11.307693 15.777778 12.727273 14.000000 17.125000 11.833333  9.187500  6.294117  7.000000 
dram[20]: 19.428572  8.277778 17.875000 19.857143 15.333333  8.222222  9.666667 45.666668 19.571428 12.727273 12.545455 11.916667 17.625000  8.000000  8.333333 12.428572 
dram[21]: 11.666667 11.000000 12.727273  9.933333 17.125000 12.083333  9.666667 12.909091  9.187500 27.200001 45.666668 17.125000 15.333333 14.000000  9.800000 41.500000 
dram[22]: 19.142857  9.312500  9.933333  7.600000 11.916667 13.000000 15.888889 15.333333 17.500000 27.600000 14.000000 13.900000 13.090909  9.600000  7.916667  7.666667 
dram[23]: 14.200000 10.923077 17.375000 12.636364 11.833333 11.583333 13.636364 11.916667 12.727273 11.916667 11.230769 10.142858 22.833334 11.750000 14.333333  7.000000 
dram[24]: 10.500000 28.400000 36.500000 14.100000 15.555555 19.857143  9.600000 10.428572 12.454545 10.923077 13.090909 14.200000 10.571428 19.000000  6.266667 14.000000 
dram[25]: 14.000000 20.000000 12.727273 27.200001  8.705882 10.142858 17.125000 44.333332  9.800000 13.900000 23.166666 19.571428 19.428572 20.571428  9.888889 14.333333 
dram[26]: 12.636364 11.000000 11.461538 23.833334  7.947369 11.384615 16.222221 11.833333 15.777778 14.300000 19.714285 10.285714 15.555555 20.428572  6.062500 11.125000 
dram[27]:  9.000000 44.333332 11.916667 10.769231  8.764706  9.533334 27.000000 19.142857 34.000000 11.833333 27.200001 15.666667 20.142857 14.100000  9.777778  7.500000 
dram[28]:  9.733334 11.000000 10.357142  9.733334 10.923077 13.800000 13.272727 20.000000  8.764706 17.750000 13.000000 12.636364 15.555555 13.900000  5.388889 14.166667 
dram[29]: 14.000000  9.933333 11.583333  9.666667  8.388889 19.714285 19.428572 11.833333 12.727273 13.090909 10.285714 17.375000  9.666667 11.916667  9.666667  8.181818 
dram[30]: 11.000000 19.714285 11.076923  9.800000 17.250000 27.600000  9.000000 17.625000 15.555555 22.666666 14.000000 12.909091 14.200000 10.071428 17.000000  9.777778 
dram[31]: 11.000000 11.833333 19.714285 11.916667 11.583333 12.545455  9.933333  9.666667 27.200001 19.571428 17.625000 14.000000  7.238095 17.500000 12.571428  8.363636 
average row locality = 69113/5310 = 13.015631
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       143       143       136       139       144       141       146       143       140       143       141       139       141        91        94 
dram[1]:       137       140       141       141       141       142       142       145       141       141       143       146       145       137        88        94 
dram[2]:       143       140       141       144       144       139       136       135       143       146       137       141       143       143        91        95 
dram[3]:       150       138       136       144       143       137       145       138       144       139       146       138       146       140        87        87 
dram[4]:       151       139       140       140       145       135       144       138       141       140       145       141       141       136        83        87 
dram[5]:       139       138       135       141       146       142       140       140       140       140       139       149       134       144        90        88 
dram[6]:       145       140       141       139       142       137       144       138       141       140       141       136       140       147        89        89 
dram[7]:       141       139       142       135       135       137       141       141       136       139       144       151       139       137        85        86 
dram[8]:       136       150       138       142       140       144       148       144       140       137       138       138       143       134        94        86 
dram[9]:       141       141       148       138       141       140       138       136       134       136       145       137       140       136        99        88 
dram[10]:       138       137       142       142       142       143       139       147       148       135       147       144       137       145        93        95 
dram[11]:       133       143       144       140       137       143       142       151       143       143       140       140       141       137        87        91 
dram[12]:       141       145       139       149       143       143       147       141       141       141       136       142       143       143        93        86 
dram[13]:       144       138       139       145       138       139       139       139       133       141       145       136       145       142        87        89 
dram[14]:       140       141       141       142       141       137       136       141       146       137       141       141       147       142        92        91 
dram[15]:       141       138       142       139       146       149       141       143       134       137       142       144       140       134        94        95 
dram[16]:       141       145       140       138       140       134       142       137       136       137       140       148       142       153        93        87 
dram[17]:       144       152       138       145       138       141       140       144       138       146       144       137       135       140        99        90 
dram[18]:       138       145       132       149       141       138       142       145       148       145       138       137       139       137        95        91 
dram[19]:       145       145       136       144       143       142       136       147       142       140       140       137       142       147       107        91 
dram[20]:       136       149       143       139       138       148       145       137       137       140       138       143       141       152       100        87 
dram[21]:       140       143       140       149       137       145       145       142       147       136       137       137       138       140        98        83 
dram[22]:       134       149       149       152       143       143       143       138       140       138       140       139       144       144        95        92 
dram[23]:       142       142       139       139       142       139       150       143       140       143       146       142       137       141        86        98 
dram[24]:       147       142       146       141       140       139       144       146       137       142       144       142       148       133        94        84 
dram[25]:       140       140       140       136       148       142       137       133       147       139       139       137       136       144        89        86 
dram[26]:       139       143       149       143       151       148       146       142       142       143       138       144       140       143        97        89 
dram[27]:       144       133       143       140       149       143       135       134       136       142       136       141       141       141        88        90 
dram[28]:       146       143       145       146       142       138       146       140       149       142       143       139       140       139        97        85 
dram[29]:       140       149       139       145       151       138       136       142       140       144       144       139       145       143        87        90 
dram[30]:       143       138       144       147       138       138       144       141       140       136       140       142       142       141        85        88 
dram[31]:       143       142       138       143       139       138       149       145       136       137       141       140       152       140        88        92 
total dram reads = 69113
bank skew: 153/83 = 1.84
chip skew: 2197/2128 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1036      1028      1020      1050      1037      1001      1021      1004      1007      1021      1013      1020      1022      1019      1000       981
dram[1]:       1071      1042      1021      1033      1016      1019      1015      1004      1014      1012      1002      1004      1036      1032      1018       976
dram[2]:       1045      1043      1021      1011       998      1026      1037      1049      1019      1010      1033      1013      1014      1011      1000       989
dram[3]:       1012      1075      1052      1008      1011      1048      1004      1028      1006      1021       997      1034       990      1017      1018      1030
dram[4]:       1016      1048      1027      1030      1001      1051      1010      1042      1017      1029      1005      1015      1021      1037      1056      1036
dram[5]:       1071      1054      1052      1020       995      1030      1024      1037      1021      1021      1019       986      1047      1001       993      1047
dram[6]:       1031      1042      1028      1038      1013      1044      1010      1037      1014      1021      1014      1039      1021       991      1011      1017
dram[7]:       1062      1046      1019      1052      1049      1042      1017      1046      1032      1027      1028       972      1019      1028      1038      1033
dram[8]:       1077      1005      1039      1038      1029      1010       991      1010      1022      1058      1029      1027      1009      1067       981      1036
dram[9]:       1048      1038       991      1029      1018      1045      1035      1050      1047      1040      1000      1034      1015      1035       953      1020
dram[10]:       1063      1061      1021      1027      1014      1019      1035      1001       996      1046      1018      1007      1034      1013       987       979
dram[11]:       1094      1029      1007      1021      1036      1017      1012       994      1000      1007      1021      1022      1015      1036      1021       993
dram[12]:       1062      1020      1032       990      1008      1019       994      1016      1015      1029      1035      1014      1021      1007       996      1048
dram[13]:       1039      1054      1029      1003      1031      1066      1028      1037      1049      1017       992      1035       990      1003      1021      1023
dram[14]:       1055      1042      1026      1020      1015      1036      1037      1019      1001      1035      1013      1031       984      1016       993      1003
dram[15]:       1059      1048      1023      1036       995      1001      1017      1005      1047      1039      1008      1001      1015      1042       974       984
dram[16]:       1052      1032      1022      1039      1021      1052      1022      1037      1043      1037      1018       983      1011       970      1049      1034
dram[17]:       1040       999      1032      1007      1033      1030      1026      1011      1021       991      1004      1030      1043      1024       941       997
dram[18]:       1065      1024      1066       993      1011      1030      1019      1020      1007      1013      1033      1053      1022      1034      1030      1009
dram[19]:       1034      1024      1037      1014      1039      1024      1069      1002      1022      1021      1024      1041      1006       996       955       998
dram[20]:       1076      1004      1011      1031      1032       983      1002      1055      1035      1021      1026      1005      1020       972      1012      1044
dram[21]:       1056      1033      1025       982      1033      1002      1002      1016       987      1042      1030      1033      1032      1021      1021      1059
dram[22]:       1085      1007       984       977      1005      1006      1006      1041      1014      1034      1014      1020      1001      1003       994      1003
dram[23]:       1050      1034      1029      1029      1010      1031       987      1014      1012      1015       995      1009      1028      1010      1027       946
dram[24]:       1018      1040       998      1031      1027      1033      1000       995      1045      1014      1003      1016       986      1057       980      1048
dram[25]:       1066      1041      1052      1041       991      1031      1039      1073       991      1024      1020      1032      1033      1006      1006      1024
dram[26]:       1082      1029       989      1018       992       989       992      1013      1025      1020      1022      1010      1030      1007       968      1013
dram[27]:       1038      1078      1027      1021       985      1016      1043      1068      1037      1011      1037      1016      1015      1017      1028      1002
dram[28]:       1041      1032      1003      1013      1011      1038       990      1024       988      1024      1003      1023      1017      1030       969      1042
dram[29]:       1055      1006      1030      1007       976      1044      1042      1024      1011      1004       998      1022       997      1029      1021      1006
dram[30]:       1044      1055      1027      1004      1026      1033      1010      1027      1017      1041      1021      1013      1011      1045      1045      1026
dram[31]:       1055      1036      1037      1008      1031      1048       983      1006      1035      1029      1011      1018       973      1020      1015       984
maximum mf latency per bank:
dram[0]:        419       408       408       402       366       368       367       362       360       425       392       377       376       380       368       421
dram[1]:        405       397       394       381       369       389       361       368       361       366       410       394       426       375       364       365
dram[2]:        411       400       413       400       377       383       365       373       370       385       383       382       370       394       382       374
dram[3]:        403       397       394       395       374       409       383       366       369       372       405       359       361       364       362       403
dram[4]:        414       390       405       401       365       407       388       391       373       386       393       391       356       373       388       382
dram[5]:        403       401       401       381       395       410       381       371       368       375       365       374       378       378       365       377
dram[6]:        409       390       433       387       384       387       374       394       361       377       380       386       374       414       417       396
dram[7]:        399       391       397       381       387       388       363       414       357       357       380       368       395       374       361       360
dram[8]:        409       396       406       394       382       379       373       400       372       380       379       394       396       378       419       376
dram[9]:        401       395       409       381       381       400       385       400       367       368       405       373       366       356       385       426
dram[10]:        405       439       405       396       383       421       373       364       372       384       381       404       367       363       384       410
dram[11]:        407       393       403       381       378       396       401       396       371       375       364       373       410       386       391       405
dram[12]:        414       424       411       397       364       389       390       416       378       423       373       391       373       385       393       383
dram[13]:        400       399       405       421       371       393       360       376       364       372       404       359       356       362       365       365
dram[14]:        410       398       415       389       412       391       367       401       379       368       383       385       358       367       378       380
dram[15]:        406       390       412       381       359       417       421       375       383       371       426       365       403       366       384       409
dram[16]:        415       397       401       394       380       368       406       381       364       387       390       408       363       377       370       394
dram[17]:        396       402       407       418       387       400       361       389       367       412       366       364       364       370       371       372
dram[18]:        414       392       386       393       357       363       373       371       374       383       381       386       371       374       373       405
dram[19]:        404       388       394       401       399       390       369       401       370       377       359       373       402       409       359       400
dram[20]:        414       405       406       398       392       389       412       363       372       396       376       377       406       389       391       394
dram[21]:        400       406       406       381       376       438       360       363       403       372       372       424       402       407       365       365
dram[22]:        407       424       413       414       357       375       358       388       365       383       371       370       407       404       396       382
dram[23]:        407       399       394       381       358       371       389       384       358       415       387       365       373       368       369       364
dram[24]:        407       402       411       397       374       388       372       411       419       379       393       379       414       374       391       369
dram[25]:        407       391       394       381       375       413       373       394       384       373       371       371       365       397       366       360
dram[26]:        420       396       403       400       383       400       362       364       395       392       406       392       370       366       402       376
dram[27]:        399       392       399       404       371       408       365       358       369       369       365       373       370       385       369       363
dram[28]:        427       397       415       400       374       396       370       379       374       379       418       381       364       376       395       376
dram[29]:        394       399       407       381       393       394       365       382       366       401       409       366       383       385       369       365
dram[30]:        407       394       395       415       371       376       368       390       408       371       397       397       372       373       379       391
dram[31]:        400       407       417       385       373       386       421       398       367       369       375       369       395       371       359       397
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57835 n_act=176 n_pre=160 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03596
n_activity=8172 dram_eff=0.2654
bk0: 145a 59881i bk1: 143a 59917i bk2: 143a 59854i bk3: 136a 60093i bk4: 139a 60019i bk5: 144a 59890i bk6: 141a 60042i bk7: 146a 59898i bk8: 143a 59966i bk9: 140a 59922i bk10: 143a 59930i bk11: 141a 60154i bk12: 139a 59942i bk13: 141a 59983i bk14: 91a 59982i bk15: 94a 59846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918857
Row_Buffer_Locality_read = 0.918857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466642
Bank_Level_Parallism_Col = 1.422566
Bank_Level_Parallism_Ready = 1.087137
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402655 

BW Util details:
bwutil = 0.035957 
total_CMD = 60322 
util_bw = 2169 
Wasted_Col = 2020 
Wasted_Row = 1267 
Idle = 54866 

BW Util Bottlenecks: 
RCDc_limit = 1916 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57835 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 2169 
Row_Bus_Util =  0.005570 
CoL_Bus_Util = 0.035957 
Either_Row_CoL_Bus_Util = 0.041229 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.007238 
queue_avg = 0.246079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.246079
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57819 n_act=189 n_pre=173 n_ref_event=0 n_req=2164 n_rd=2164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03587
n_activity=8549 dram_eff=0.2531
bk0: 137a 59963i bk1: 140a 59936i bk2: 141a 59980i bk3: 141a 59941i bk4: 141a 59931i bk5: 142a 59923i bk6: 142a 59960i bk7: 145a 59825i bk8: 141a 60048i bk9: 141a 59933i bk10: 143a 59862i bk11: 146a 59848i bk12: 145a 59873i bk13: 137a 60033i bk14: 88a 60044i bk15: 94a 59939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912662
Row_Buffer_Locality_read = 0.912662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.432999
Bank_Level_Parallism_Col = 1.397312
Bank_Level_Parallism_Ready = 1.085490
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389295 

BW Util details:
bwutil = 0.035874 
total_CMD = 60322 
util_bw = 2164 
Wasted_Col = 2208 
Wasted_Row = 1404 
Idle = 54546 

BW Util Bottlenecks: 
RCDc_limit = 2056 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57819 
Read = 2164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 189 
n_pre = 173 
n_ref = 0 
n_req = 2164 
total_req = 2164 

Dual Bus Interface Util: 
issued_total_row = 362 
issued_total_col = 2164 
Row_Bus_Util =  0.006001 
CoL_Bus_Util = 0.035874 
Either_Row_CoL_Bus_Util = 0.041494 
Issued_on_Two_Bus_Simul_Util = 0.000381 
issued_two_Eff = 0.009189 
queue_avg = 0.270117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.270117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57861 n_act=171 n_pre=155 n_ref_event=0 n_req=2161 n_rd=2161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03582
n_activity=8300 dram_eff=0.2604
bk0: 143a 59789i bk1: 140a 60013i bk2: 141a 59988i bk3: 144a 59850i bk4: 144a 60049i bk5: 139a 59983i bk6: 136a 60076i bk7: 135a 60132i bk8: 143a 59908i bk9: 146a 59858i bk10: 137a 60006i bk11: 141a 59926i bk12: 143a 60018i bk13: 143a 59915i bk14: 91a 60026i bk15: 95a 59954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920870
Row_Buffer_Locality_read = 0.920870
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403805
Bank_Level_Parallism_Col = 1.382261
Bank_Level_Parallism_Ready = 1.067561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373584 

BW Util details:
bwutil = 0.035824 
total_CMD = 60322 
util_bw = 2161 
Wasted_Col = 2110 
Wasted_Row = 1301 
Idle = 54750 

BW Util Bottlenecks: 
RCDc_limit = 1867 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57861 
Read = 2161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 2161 
total_req = 2161 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 2161 
Row_Bus_Util =  0.005404 
CoL_Bus_Util = 0.035824 
Either_Row_CoL_Bus_Util = 0.040798 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010565 
queue_avg = 0.280561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.280561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57890 n_act=157 n_pre=141 n_ref_event=0 n_req=2158 n_rd=2158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03577
n_activity=7846 dram_eff=0.275
bk0: 150a 59817i bk1: 138a 59971i bk2: 136a 60100i bk3: 144a 59886i bk4: 143a 59938i bk5: 137a 60053i bk6: 145a 59985i bk7: 138a 60060i bk8: 144a 59898i bk9: 139a 60025i bk10: 146a 59799i bk11: 138a 60101i bk12: 146a 59920i bk13: 140a 60009i bk14: 87a 60205i bk15: 87a 60065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927247
Row_Buffer_Locality_read = 0.927247
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423026
Bank_Level_Parallism_Col = 1.401158
Bank_Level_Parallism_Ready = 1.085728
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392093 

BW Util details:
bwutil = 0.035775 
total_CMD = 60322 
util_bw = 2158 
Wasted_Col = 1923 
Wasted_Row = 1174 
Idle = 55067 

BW Util Bottlenecks: 
RCDc_limit = 1679 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 504 
rwq = 0 
CCDLc_limit_alone = 504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57890 
Read = 2158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 157 
n_pre = 141 
n_ref = 0 
n_req = 2158 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 2158 
Row_Bus_Util =  0.004940 
CoL_Bus_Util = 0.035775 
Either_Row_CoL_Bus_Util = 0.040317 
Issued_on_Two_Bus_Simul_Util = 0.000398 
issued_two_Eff = 0.009868 
queue_avg = 0.246046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.246046
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57920 n_act=151 n_pre=135 n_ref_event=0 n_req=2146 n_rd=2146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03558
n_activity=7874 dram_eff=0.2725
bk0: 151a 59706i bk1: 139a 59991i bk2: 140a 60015i bk3: 140a 60083i bk4: 145a 59911i bk5: 135a 60030i bk6: 144a 59950i bk7: 138a 59949i bk8: 141a 60055i bk9: 140a 60029i bk10: 145a 59960i bk11: 141a 59957i bk12: 141a 60033i bk13: 136a 60102i bk14: 83a 60181i bk15: 87a 60040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929637
Row_Buffer_Locality_read = 0.929637
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429746
Bank_Level_Parallism_Col = 1.397649
Bank_Level_Parallism_Ready = 1.078751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391260 

BW Util details:
bwutil = 0.035576 
total_CMD = 60322 
util_bw = 2146 
Wasted_Col = 1868 
Wasted_Row = 1096 
Idle = 55212 

BW Util Bottlenecks: 
RCDc_limit = 1640 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57920 
Read = 2146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 135 
n_ref = 0 
n_req = 2146 
total_req = 2146 

Dual Bus Interface Util: 
issued_total_row = 286 
issued_total_col = 2146 
Row_Bus_Util =  0.004741 
CoL_Bus_Util = 0.035576 
Either_Row_CoL_Bus_Util = 0.039820 
Issued_on_Two_Bus_Simul_Util = 0.000497 
issued_two_Eff = 0.012490 
queue_avg = 0.275770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.27577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57941 n_act=142 n_pre=126 n_ref_event=0 n_req=2145 n_rd=2145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03556
n_activity=7800 dram_eff=0.275
bk0: 139a 59989i bk1: 138a 60094i bk2: 135a 60056i bk3: 141a 60004i bk4: 146a 59888i bk5: 142a 60024i bk6: 140a 59914i bk7: 140a 59972i bk8: 140a 60039i bk9: 140a 59977i bk10: 139a 60169i bk11: 149a 59935i bk12: 134a 60113i bk13: 144a 59997i bk14: 90a 60020i bk15: 88a 60040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933800
Row_Buffer_Locality_read = 0.933800
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.374441
Bank_Level_Parallism_Col = 1.374200
Bank_Level_Parallism_Ready = 1.082051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369337 

BW Util details:
bwutil = 0.035559 
total_CMD = 60322 
util_bw = 2145 
Wasted_Col = 1862 
Wasted_Row = 1134 
Idle = 55181 

BW Util Bottlenecks: 
RCDc_limit = 1519 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 549 
rwq = 0 
CCDLc_limit_alone = 549 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57941 
Read = 2145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2145 
total_req = 2145 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2145 
Row_Bus_Util =  0.004443 
CoL_Bus_Util = 0.035559 
Either_Row_CoL_Bus_Util = 0.039472 
Issued_on_Two_Bus_Simul_Util = 0.000530 
issued_two_Eff = 0.013440 
queue_avg = 0.257369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.257369
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57886 n_act=161 n_pre=145 n_ref_event=0 n_req=2149 n_rd=2149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03563
n_activity=8088 dram_eff=0.2657
bk0: 145a 59887i bk1: 140a 59965i bk2: 141a 60023i bk3: 139a 60133i bk4: 142a 59891i bk5: 137a 60068i bk6: 144a 60028i bk7: 138a 60042i bk8: 141a 59889i bk9: 140a 59914i bk10: 141a 59929i bk11: 136a 60105i bk12: 140a 59914i bk13: 147a 59936i bk14: 89a 60005i bk15: 89a 60001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925081
Row_Buffer_Locality_read = 0.925081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.390450
Bank_Level_Parallism_Col = 1.375831
Bank_Level_Parallism_Ready = 1.084691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372631 

BW Util details:
bwutil = 0.035625 
total_CMD = 60322 
util_bw = 2149 
Wasted_Col = 2037 
Wasted_Row = 1259 
Idle = 54877 

BW Util Bottlenecks: 
RCDc_limit = 1752 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57886 
Read = 2149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 161 
n_pre = 145 
n_ref = 0 
n_req = 2149 
total_req = 2149 

Dual Bus Interface Util: 
issued_total_row = 306 
issued_total_col = 2149 
Row_Bus_Util =  0.005073 
CoL_Bus_Util = 0.035625 
Either_Row_CoL_Bus_Util = 0.040383 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.007800 
queue_avg = 0.268774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.268774
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57957 n_act=139 n_pre=123 n_ref_event=0 n_req=2128 n_rd=2128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03528
n_activity=7465 dram_eff=0.2851
bk0: 141a 60037i bk1: 139a 60048i bk2: 142a 60073i bk3: 135a 60115i bk4: 135a 60054i bk5: 137a 60027i bk6: 141a 59963i bk7: 141a 59936i bk8: 136a 60113i bk9: 139a 60057i bk10: 144a 59921i bk11: 151a 59710i bk12: 139a 60033i bk13: 137a 59997i bk14: 85a 60181i bk15: 86a 60116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934680
Row_Buffer_Locality_read = 0.934680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.386455
Bank_Level_Parallism_Col = 1.353535
Bank_Level_Parallism_Ready = 1.090696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.351981 

BW Util details:
bwutil = 0.035277 
total_CMD = 60322 
util_bw = 2128 
Wasted_Col = 1836 
Wasted_Row = 1012 
Idle = 55346 

BW Util Bottlenecks: 
RCDc_limit = 1478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57957 
Read = 2128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 2128 
total_req = 2128 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 2128 
Row_Bus_Util =  0.004343 
CoL_Bus_Util = 0.035277 
Either_Row_CoL_Bus_Util = 0.039206 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.010571 
queue_avg = 0.249163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.249163
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57882 n_act=165 n_pre=149 n_ref_event=0 n_req=2152 n_rd=2152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03568
n_activity=8228 dram_eff=0.2615
bk0: 136a 59995i bk1: 150a 59773i bk2: 138a 60002i bk3: 142a 60054i bk4: 140a 60018i bk5: 144a 59962i bk6: 148a 59901i bk7: 144a 59807i bk8: 140a 59948i bk9: 137a 60003i bk10: 138a 60118i bk11: 138a 60128i bk12: 143a 59908i bk13: 134a 60024i bk14: 94a 59839i bk15: 86a 60119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923327
Row_Buffer_Locality_read = 0.923327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419230
Bank_Level_Parallism_Col = 1.387343
Bank_Level_Parallism_Ready = 1.068773
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383403 

BW Util details:
bwutil = 0.035675 
total_CMD = 60322 
util_bw = 2152 
Wasted_Col = 2021 
Wasted_Row = 1256 
Idle = 54893 

BW Util Bottlenecks: 
RCDc_limit = 1803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 504 
rwq = 0 
CCDLc_limit_alone = 504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57882 
Read = 2152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 149 
n_ref = 0 
n_req = 2152 
total_req = 2152 

Dual Bus Interface Util: 
issued_total_row = 314 
issued_total_col = 2152 
Row_Bus_Util =  0.005205 
CoL_Bus_Util = 0.035675 
Either_Row_CoL_Bus_Util = 0.040450 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010656 
queue_avg = 0.279981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.279981
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57923 n_act=151 n_pre=135 n_ref_event=0 n_req=2138 n_rd=2138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03544
n_activity=7945 dram_eff=0.2691
bk0: 141a 60031i bk1: 141a 59924i bk2: 148a 59950i bk3: 138a 60007i bk4: 141a 60038i bk5: 140a 59952i bk6: 138a 60011i bk7: 136a 60018i bk8: 134a 60039i bk9: 136a 60072i bk10: 145a 59877i bk11: 137a 60077i bk12: 140a 59997i bk13: 136a 60075i bk14: 99a 59852i bk15: 88a 60037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929373
Row_Buffer_Locality_read = 0.929373
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384107
Bank_Level_Parallism_Col = 1.374057
Bank_Level_Parallism_Ready = 1.082320
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373806 

BW Util details:
bwutil = 0.035443 
total_CMD = 60322 
util_bw = 2138 
Wasted_Col = 1946 
Wasted_Row = 1214 
Idle = 55024 

BW Util Bottlenecks: 
RCDc_limit = 1643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57923 
Read = 2138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 135 
n_ref = 0 
n_req = 2138 
total_req = 2138 

Dual Bus Interface Util: 
issued_total_row = 286 
issued_total_col = 2138 
Row_Bus_Util =  0.004741 
CoL_Bus_Util = 0.035443 
Either_Row_CoL_Bus_Util = 0.039770 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.010421 
queue_avg = 0.255744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.255744
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57829 n_act=178 n_pre=162 n_ref_event=0 n_req=2174 n_rd=2174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03604
n_activity=8538 dram_eff=0.2546
bk0: 138a 60017i bk1: 137a 59911i bk2: 142a 60022i bk3: 142a 60063i bk4: 142a 59865i bk5: 143a 59917i bk6: 139a 60102i bk7: 147a 59904i bk8: 148a 59803i bk9: 135a 60028i bk10: 147a 59827i bk11: 144a 59977i bk12: 137a 60059i bk13: 145a 59958i bk14: 93a 59967i bk15: 95a 59859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918123
Row_Buffer_Locality_read = 0.918123
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434147
Bank_Level_Parallism_Col = 1.405601
Bank_Level_Parallism_Ready = 1.069457
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393530 

BW Util details:
bwutil = 0.036040 
total_CMD = 60322 
util_bw = 2174 
Wasted_Col = 2089 
Wasted_Row = 1348 
Idle = 54711 

BW Util Bottlenecks: 
RCDc_limit = 1944 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 450 
rwq = 0 
CCDLc_limit_alone = 450 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57829 
Read = 2174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 178 
n_pre = 162 
n_ref = 0 
n_req = 2174 
total_req = 2174 

Dual Bus Interface Util: 
issued_total_row = 340 
issued_total_col = 2174 
Row_Bus_Util =  0.005636 
CoL_Bus_Util = 0.036040 
Either_Row_CoL_Bus_Util = 0.041328 
Issued_on_Two_Bus_Simul_Util = 0.000348 
issued_two_Eff = 0.008424 
queue_avg = 0.277560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.27756
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57875 n_act=167 n_pre=151 n_ref_event=0 n_req=2155 n_rd=2155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03572
n_activity=7847 dram_eff=0.2746
bk0: 133a 60060i bk1: 143a 59886i bk2: 144a 59989i bk3: 140a 59966i bk4: 137a 60054i bk5: 143a 60008i bk6: 142a 59952i bk7: 151a 59783i bk8: 143a 59943i bk9: 143a 59833i bk10: 140a 60078i bk11: 140a 59957i bk12: 141a 59899i bk13: 137a 60094i bk14: 87a 60050i bk15: 91a 59994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922506
Row_Buffer_Locality_read = 0.922506
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446059
Bank_Level_Parallism_Col = 1.391583
Bank_Level_Parallism_Ready = 1.096056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372877 

BW Util details:
bwutil = 0.035725 
total_CMD = 60322 
util_bw = 2155 
Wasted_Col = 2018 
Wasted_Row = 1194 
Idle = 54955 

BW Util Bottlenecks: 
RCDc_limit = 1799 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 565 
rwq = 0 
CCDLc_limit_alone = 565 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57875 
Read = 2155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 167 
n_pre = 151 
n_ref = 0 
n_req = 2155 
total_req = 2155 

Dual Bus Interface Util: 
issued_total_row = 318 
issued_total_col = 2155 
Row_Bus_Util =  0.005272 
CoL_Bus_Util = 0.035725 
Either_Row_CoL_Bus_Util = 0.040566 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010625 
queue_avg = 0.266039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.266039
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57819 n_act=184 n_pre=168 n_ref_event=0 n_req=2173 n_rd=2173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03602
n_activity=8475 dram_eff=0.2564
bk0: 141a 59921i bk1: 145a 59874i bk2: 139a 59973i bk3: 149a 59877i bk4: 143a 59965i bk5: 143a 59984i bk6: 147a 59843i bk7: 141a 59908i bk8: 141a 59954i bk9: 141a 59865i bk10: 136a 60057i bk11: 142a 59858i bk12: 143a 59869i bk13: 143a 60037i bk14: 93a 59952i bk15: 86a 60090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915324
Row_Buffer_Locality_read = 0.915324
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419918
Bank_Level_Parallism_Col = 1.372877
Bank_Level_Parallism_Ready = 1.084676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364503 

BW Util details:
bwutil = 0.036023 
total_CMD = 60322 
util_bw = 2173 
Wasted_Col = 2256 
Wasted_Row = 1415 
Idle = 54478 

BW Util Bottlenecks: 
RCDc_limit = 2023 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 538 
rwq = 0 
CCDLc_limit_alone = 538 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57819 
Read = 2173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 184 
n_pre = 168 
n_ref = 0 
n_req = 2173 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 352 
issued_total_col = 2173 
Row_Bus_Util =  0.005835 
CoL_Bus_Util = 0.036023 
Either_Row_CoL_Bus_Util = 0.041494 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.008789 
queue_avg = 0.278920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.27892
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57949 n_act=137 n_pre=121 n_ref_event=0 n_req=2139 n_rd=2139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03546
n_activity=7832 dram_eff=0.2731
bk0: 144a 59927i bk1: 138a 60025i bk2: 139a 60110i bk3: 145a 59885i bk4: 138a 60052i bk5: 139a 59978i bk6: 139a 60045i bk7: 139a 59985i bk8: 133a 60113i bk9: 141a 59966i bk10: 145a 59886i bk11: 136a 60056i bk12: 145a 60011i bk13: 142a 60100i bk14: 87a 60127i bk15: 89a 60076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935951
Row_Buffer_Locality_read = 0.935951
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.347489
Bank_Level_Parallism_Col = 1.365051
Bank_Level_Parallism_Ready = 1.069191
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361421 

BW Util details:
bwutil = 0.035460 
total_CMD = 60322 
util_bw = 2139 
Wasted_Col = 1819 
Wasted_Row = 1199 
Idle = 55165 

BW Util Bottlenecks: 
RCDc_limit = 1479 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57949 
Read = 2139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 2139 
total_req = 2139 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 2139 
Row_Bus_Util =  0.004277 
CoL_Bus_Util = 0.035460 
Either_Row_CoL_Bus_Util = 0.039339 
Issued_on_Two_Bus_Simul_Util = 0.000398 
issued_two_Eff = 0.010114 
queue_avg = 0.253655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.253655
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57897 n_act=153 n_pre=137 n_ref_event=0 n_req=2156 n_rd=2156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03574
n_activity=7590 dram_eff=0.2841
bk0: 140a 59993i bk1: 141a 60014i bk2: 141a 59987i bk3: 142a 59978i bk4: 141a 59959i bk5: 137a 60106i bk6: 136a 60074i bk7: 141a 59960i bk8: 146a 59894i bk9: 137a 60060i bk10: 141a 59999i bk11: 141a 60033i bk12: 147a 59849i bk13: 142a 60026i bk14: 92a 59959i bk15: 91a 60072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929035
Row_Buffer_Locality_read = 0.929035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434570
Bank_Level_Parallism_Col = 1.398471
Bank_Level_Parallism_Ready = 1.074675
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389554 

BW Util details:
bwutil = 0.035742 
total_CMD = 60322 
util_bw = 2156 
Wasted_Col = 1875 
Wasted_Row = 1089 
Idle = 55202 

BW Util Bottlenecks: 
RCDc_limit = 1647 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57897 
Read = 2156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 137 
n_ref = 0 
n_req = 2156 
total_req = 2156 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 2156 
Row_Bus_Util =  0.004808 
CoL_Bus_Util = 0.035742 
Either_Row_CoL_Bus_Util = 0.040201 
Issued_on_Two_Bus_Simul_Util = 0.000348 
issued_two_Eff = 0.008660 
queue_avg = 0.256789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.256789
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57866 n_act=171 n_pre=155 n_ref_event=0 n_req=2159 n_rd=2159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03579
n_activity=8074 dram_eff=0.2674
bk0: 141a 59930i bk1: 138a 60048i bk2: 142a 59934i bk3: 139a 59959i bk4: 146a 59918i bk5: 149a 59858i bk6: 141a 59888i bk7: 143a 60002i bk8: 134a 60072i bk9: 137a 59974i bk10: 142a 59925i bk11: 144a 59906i bk12: 140a 60000i bk13: 134a 60164i bk14: 94a 59949i bk15: 95a 59946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920797
Row_Buffer_Locality_read = 0.920797
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421215
Bank_Level_Parallism_Col = 1.380501
Bank_Level_Parallism_Ready = 1.075035
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371748 

BW Util details:
bwutil = 0.035791 
total_CMD = 60322 
util_bw = 2159 
Wasted_Col = 2065 
Wasted_Row = 1291 
Idle = 54807 

BW Util Bottlenecks: 
RCDc_limit = 1844 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57866 
Read = 2159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 2159 
total_req = 2159 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 2159 
Row_Bus_Util =  0.005404 
CoL_Bus_Util = 0.035791 
Either_Row_CoL_Bus_Util = 0.040715 
Issued_on_Two_Bus_Simul_Util = 0.000481 
issued_two_Eff = 0.011808 
queue_avg = 0.255446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.255446
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57896 n_act=158 n_pre=142 n_ref_event=0 n_req=2153 n_rd=2153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03569
n_activity=8141 dram_eff=0.2645
bk0: 141a 59929i bk1: 145a 59785i bk2: 140a 60109i bk3: 138a 59974i bk4: 140a 60078i bk5: 134a 60053i bk6: 142a 59875i bk7: 137a 60045i bk8: 136a 60080i bk9: 137a 59999i bk10: 140a 60077i bk11: 148a 59935i bk12: 142a 59984i bk13: 153a 59759i bk14: 93a 59997i bk15: 87a 60040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926614
Row_Buffer_Locality_read = 0.926614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405335
Bank_Level_Parallism_Col = 1.399505
Bank_Level_Parallism_Ready = 1.081282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392574 

BW Util details:
bwutil = 0.035692 
total_CMD = 60322 
util_bw = 2153 
Wasted_Col = 2007 
Wasted_Row = 1238 
Idle = 54924 

BW Util Bottlenecks: 
RCDc_limit = 1720 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57896 
Read = 2153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 2153 
total_req = 2153 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 2153 
Row_Bus_Util =  0.004973 
CoL_Bus_Util = 0.035692 
Either_Row_CoL_Bus_Util = 0.040218 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.011129 
queue_avg = 0.280760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.28076
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57819 n_act=186 n_pre=170 n_ref_event=0 n_req=2171 n_rd=2171 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03599
n_activity=8423 dram_eff=0.2577
bk0: 144a 59884i bk1: 152a 59848i bk2: 138a 60033i bk3: 145a 59804i bk4: 138a 60026i bk5: 141a 59914i bk6: 140a 60004i bk7: 144a 59924i bk8: 138a 60028i bk9: 146a 59832i bk10: 144a 59935i bk11: 137a 60060i bk12: 135a 60034i bk13: 140a 60015i bk14: 99a 59800i bk15: 90a 60023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914325
Row_Buffer_Locality_read = 0.914325
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410615
Bank_Level_Parallism_Col = 1.371503
Bank_Level_Parallism_Ready = 1.081069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354808 

BW Util details:
bwutil = 0.035990 
total_CMD = 60322 
util_bw = 2171 
Wasted_Col = 2209 
Wasted_Row = 1404 
Idle = 54538 

BW Util Bottlenecks: 
RCDc_limit = 2017 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57819 
Read = 2171 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 186 
n_pre = 170 
n_ref = 0 
n_req = 2171 
total_req = 2171 

Dual Bus Interface Util: 
issued_total_row = 356 
issued_total_col = 2171 
Row_Bus_Util =  0.005902 
CoL_Bus_Util = 0.035990 
Either_Row_CoL_Bus_Util = 0.041494 
Issued_on_Two_Bus_Simul_Util = 0.000398 
issued_two_Eff = 0.009588 
queue_avg = 0.245002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.245002
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57889 n_act=156 n_pre=140 n_ref_event=0 n_req=2160 n_rd=2160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03581
n_activity=8007 dram_eff=0.2698
bk0: 138a 60040i bk1: 145a 59870i bk2: 132a 60094i bk3: 149a 59764i bk4: 141a 59979i bk5: 138a 59958i bk6: 142a 60111i bk7: 145a 59877i bk8: 148a 59875i bk9: 145a 59926i bk10: 138a 60074i bk11: 137a 60154i bk12: 139a 60062i bk13: 137a 60008i bk14: 95a 60093i bk15: 91a 59996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927778
Row_Buffer_Locality_read = 0.927778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400754
Bank_Level_Parallism_Col = 1.378157
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370976 

BW Util details:
bwutil = 0.035808 
total_CMD = 60322 
util_bw = 2160 
Wasted_Col = 1989 
Wasted_Row = 1156 
Idle = 55017 

BW Util Bottlenecks: 
RCDc_limit = 1680 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 535 
rwq = 0 
CCDLc_limit_alone = 535 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57889 
Read = 2160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2160 
total_req = 2160 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2160 
Row_Bus_Util =  0.004907 
CoL_Bus_Util = 0.035808 
Either_Row_CoL_Bus_Util = 0.040334 
Issued_on_Two_Bus_Simul_Util = 0.000381 
issued_two_Eff = 0.009453 
queue_avg = 0.259424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.259424
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57816 n_act=180 n_pre=164 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03621
n_activity=8692 dram_eff=0.2513
bk0: 145a 60030i bk1: 145a 59853i bk2: 136a 60072i bk3: 144a 59867i bk4: 143a 59972i bk5: 142a 60020i bk6: 136a 60014i bk7: 147a 59910i bk8: 142a 60018i bk9: 140a 59954i bk10: 140a 60007i bk11: 137a 60030i bk12: 142a 59950i bk13: 147a 59795i bk14: 107a 59855i bk15: 91a 59932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917582
Row_Buffer_Locality_read = 0.917582
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396119
Bank_Level_Parallism_Col = 1.363254
Bank_Level_Parallism_Ready = 1.096612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355540 

BW Util details:
bwutil = 0.036206 
total_CMD = 60322 
util_bw = 2184 
Wasted_Col = 2231 
Wasted_Row = 1356 
Idle = 54551 

BW Util Bottlenecks: 
RCDc_limit = 1970 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57816 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 180 
n_pre = 164 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 2184 
Row_Bus_Util =  0.005703 
CoL_Bus_Util = 0.036206 
Either_Row_CoL_Bus_Util = 0.041544 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.008779 
queue_avg = 0.258761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.258761
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57845 n_act=172 n_pre=156 n_ref_event=0 n_req=2173 n_rd=2173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03602
n_activity=8183 dram_eff=0.2656
bk0: 136a 60043i bk1: 149a 59755i bk2: 143a 60050i bk3: 139a 60057i bk4: 138a 60005i bk5: 148a 59754i bk6: 145a 59772i bk7: 137a 60138i bk8: 137a 60051i bk9: 140a 59941i bk10: 138a 59981i bk11: 143a 59918i bk12: 141a 60025i bk13: 152a 59726i bk14: 100a 59967i bk15: 87a 60079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920847
Row_Buffer_Locality_read = 0.920847
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416301
Bank_Level_Parallism_Col = 1.396837
Bank_Level_Parallism_Ready = 1.078233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392284 

BW Util details:
bwutil = 0.036023 
total_CMD = 60322 
util_bw = 2173 
Wasted_Col = 2124 
Wasted_Row = 1396 
Idle = 54629 

BW Util Bottlenecks: 
RCDc_limit = 1877 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57845 
Read = 2173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 2173 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 2173 
Row_Bus_Util =  0.005437 
CoL_Bus_Util = 0.036023 
Either_Row_CoL_Bus_Util = 0.041063 
Issued_on_Two_Bus_Simul_Util = 0.000398 
issued_two_Eff = 0.009689 
queue_avg = 0.275173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.275173
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57887 n_act=160 n_pre=144 n_ref_event=0 n_req=2157 n_rd=2157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03576
n_activity=8162 dram_eff=0.2643
bk0: 140a 59913i bk1: 143a 59886i bk2: 140a 59974i bk3: 149a 59868i bk4: 137a 60042i bk5: 145a 59896i bk6: 145a 59858i bk7: 142a 59956i bk8: 147a 59836i bk9: 136a 60106i bk10: 137a 60159i bk11: 137a 60022i bk12: 138a 60027i bk13: 140a 59963i bk14: 98a 60022i bk15: 83a 60208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925823
Row_Buffer_Locality_read = 0.925823
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396460
Bank_Level_Parallism_Col = 1.378191
Bank_Level_Parallism_Ready = 1.075568
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372986 

BW Util details:
bwutil = 0.035758 
total_CMD = 60322 
util_bw = 2157 
Wasted_Col = 1994 
Wasted_Row = 1272 
Idle = 54899 

BW Util Bottlenecks: 
RCDc_limit = 1749 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57887 
Read = 2157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 160 
n_pre = 144 
n_ref = 0 
n_req = 2157 
total_req = 2157 

Dual Bus Interface Util: 
issued_total_row = 304 
issued_total_col = 2157 
Row_Bus_Util =  0.005040 
CoL_Bus_Util = 0.035758 
Either_Row_CoL_Bus_Util = 0.040367 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010678 
queue_avg = 0.244554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.244554
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57816 n_act=182 n_pre=166 n_ref_event=0 n_req=2183 n_rd=2183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03619
n_activity=8305 dram_eff=0.2629
bk0: 134a 60044i bk1: 149a 59773i bk2: 149a 59836i bk3: 152a 59716i bk4: 143a 59951i bk5: 143a 59968i bk6: 143a 60009i bk7: 138a 59991i bk8: 140a 60041i bk9: 138a 60101i bk10: 140a 60013i bk11: 139a 59976i bk12: 144a 59954i bk13: 144a 59852i bk14: 95a 59964i bk15: 92a 59972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916628
Row_Buffer_Locality_read = 0.916628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429271
Bank_Level_Parallism_Col = 1.375679
Bank_Level_Parallism_Ready = 1.066880
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365289 

BW Util details:
bwutil = 0.036189 
total_CMD = 60322 
util_bw = 2183 
Wasted_Col = 2175 
Wasted_Row = 1361 
Idle = 54603 

BW Util Bottlenecks: 
RCDc_limit = 1977 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57816 
Read = 2183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 182 
n_pre = 166 
n_ref = 0 
n_req = 2183 
total_req = 2183 

Dual Bus Interface Util: 
issued_total_row = 348 
issued_total_col = 2183 
Row_Bus_Util =  0.005769 
CoL_Bus_Util = 0.036189 
Either_Row_CoL_Bus_Util = 0.041544 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.009976 
queue_avg = 0.251766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.251766
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57840 n_act=177 n_pre=161 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03596
n_activity=8097 dram_eff=0.2679
bk0: 142a 59963i bk1: 142a 59891i bk2: 139a 60045i bk3: 139a 59945i bk4: 142a 59943i bk5: 139a 59928i bk6: 150a 59957i bk7: 143a 59933i bk8: 140a 59981i bk9: 143a 59908i bk10: 146a 59906i bk11: 142a 59892i bk12: 137a 60088i bk13: 141a 59938i bk14: 86a 60134i bk15: 98a 59922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918396
Row_Buffer_Locality_read = 0.918396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463805
Bank_Level_Parallism_Col = 1.400194
Bank_Level_Parallism_Ready = 1.088059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390250 

BW Util details:
bwutil = 0.035957 
total_CMD = 60322 
util_bw = 2169 
Wasted_Col = 2072 
Wasted_Row = 1188 
Idle = 54893 

BW Util Bottlenecks: 
RCDc_limit = 1907 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 499 
rwq = 0 
CCDLc_limit_alone = 499 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57840 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 161 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 2169 
Row_Bus_Util =  0.005603 
CoL_Bus_Util = 0.035957 
Either_Row_CoL_Bus_Util = 0.041146 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.010073 
queue_avg = 0.261347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.261347
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57856 n_act=165 n_pre=149 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03596
n_activity=7988 dram_eff=0.2715
bk0: 147a 59873i bk1: 142a 60085i bk2: 146a 60139i bk3: 141a 59970i bk4: 140a 60013i bk5: 139a 60056i bk6: 144a 59875i bk7: 146a 59861i bk8: 137a 59950i bk9: 142a 59898i bk10: 144a 59976i bk11: 142a 59966i bk12: 148a 59887i bk13: 133a 60058i bk14: 94a 59903i bk15: 84a 60119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923928
Row_Buffer_Locality_read = 0.923928
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.431602
Bank_Level_Parallism_Col = 1.415033
Bank_Level_Parallism_Ready = 1.078838
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403218 

BW Util details:
bwutil = 0.035957 
total_CMD = 60322 
util_bw = 2169 
Wasted_Col = 1924 
Wasted_Row = 1280 
Idle = 54949 

BW Util Bottlenecks: 
RCDc_limit = 1800 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57856 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 149 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 314 
issued_total_col = 2169 
Row_Bus_Util =  0.005205 
CoL_Bus_Util = 0.035957 
Either_Row_CoL_Bus_Util = 0.040881 
Issued_on_Two_Bus_Simul_Util = 0.000282 
issued_two_Eff = 0.006894 
queue_avg = 0.275057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.275057
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57948 n_act=142 n_pre=126 n_ref_event=0 n_req=2133 n_rd=2133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03536
n_activity=7647 dram_eff=0.2789
bk0: 140a 59960i bk1: 140a 60047i bk2: 140a 59972i bk3: 136a 60092i bk4: 148a 59817i bk5: 142a 59871i bk6: 137a 60045i bk7: 133a 60162i bk8: 147a 59864i bk9: 139a 59982i bk10: 139a 60106i bk11: 137a 60047i bk12: 136a 60067i bk13: 144a 60040i bk14: 89a 60051i bk15: 86a 60117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933427
Row_Buffer_Locality_read = 0.933427
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.406468
Bank_Level_Parallism_Col = 1.393686
Bank_Level_Parallism_Ready = 1.084857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385599 

BW Util details:
bwutil = 0.035360 
total_CMD = 60322 
util_bw = 2133 
Wasted_Col = 1798 
Wasted_Row = 1078 
Idle = 55313 

BW Util Bottlenecks: 
RCDc_limit = 1509 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57948 
Read = 2133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2133 
total_req = 2133 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2133 
Row_Bus_Util =  0.004443 
CoL_Bus_Util = 0.035360 
Either_Row_CoL_Bus_Util = 0.039355 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.011373 
queue_avg = 0.263386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.263386
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57816 n_act=176 n_pre=160 n_ref_event=0 n_req=2197 n_rd=2197 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03642
n_activity=8561 dram_eff=0.2566
bk0: 139a 59928i bk1: 143a 59890i bk2: 149a 59900i bk3: 143a 60072i bk4: 151a 59774i bk5: 148a 59895i bk6: 146a 60020i bk7: 142a 59926i bk8: 142a 60019i bk9: 143a 59970i bk10: 138a 60075i bk11: 144a 59906i bk12: 140a 60030i bk13: 143a 60055i bk14: 97a 59869i bk15: 89a 60068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919891
Row_Buffer_Locality_read = 0.919891
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429445
Bank_Level_Parallism_Col = 1.389090
Bank_Level_Parallism_Ready = 1.068730
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381125 

BW Util details:
bwutil = 0.036421 
total_CMD = 60322 
util_bw = 2197 
Wasted_Col = 2068 
Wasted_Row = 1298 
Idle = 54759 

BW Util Bottlenecks: 
RCDc_limit = 1944 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57816 
Read = 2197 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 2197 
total_req = 2197 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 2197 
Row_Bus_Util =  0.005570 
CoL_Bus_Util = 0.036421 
Either_Row_CoL_Bus_Util = 0.041544 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.010774 
queue_avg = 0.260734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.260734
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57915 n_act=156 n_pre=140 n_ref_event=0 n_req=2136 n_rd=2136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03541
n_activity=7965 dram_eff=0.2682
bk0: 144a 59817i bk1: 133a 60141i bk2: 143a 59953i bk3: 140a 59893i bk4: 149a 59823i bk5: 143a 59844i bk6: 135a 60112i bk7: 134a 60055i bk8: 136a 60145i bk9: 142a 59934i bk10: 136a 60121i bk11: 141a 60002i bk12: 141a 60063i bk13: 141a 59966i bk14: 88a 60061i bk15: 90a 59978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926966
Row_Buffer_Locality_read = 0.926966
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382281
Bank_Level_Parallism_Col = 1.366386
Bank_Level_Parallism_Ready = 1.087547
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362667 

BW Util details:
bwutil = 0.035410 
total_CMD = 60322 
util_bw = 2136 
Wasted_Col = 2011 
Wasted_Row = 1192 
Idle = 54983 

BW Util Bottlenecks: 
RCDc_limit = 1705 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57915 
Read = 2136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2136 
total_req = 2136 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2136 
Row_Bus_Util =  0.004907 
CoL_Bus_Util = 0.035410 
Either_Row_CoL_Bus_Util = 0.039903 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.010386 
queue_avg = 0.244107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.244107
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57809 n_act=188 n_pre=172 n_ref_event=0 n_req=2180 n_rd=2180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03614
n_activity=8469 dram_eff=0.2574
bk0: 146a 59832i bk1: 143a 59890i bk2: 145a 59892i bk3: 146a 59853i bk4: 142a 59902i bk5: 138a 59959i bk6: 146a 59961i bk7: 140a 60051i bk8: 149a 59820i bk9: 142a 60021i bk10: 143a 59966i bk11: 139a 59950i bk12: 140a 60003i bk13: 139a 59966i bk14: 97a 59821i bk15: 85a 60128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913761
Row_Buffer_Locality_read = 0.913761
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445178
Bank_Level_Parallism_Col = 1.400657
Bank_Level_Parallism_Ready = 1.083945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387990 

BW Util details:
bwutil = 0.036139 
total_CMD = 60322 
util_bw = 2180 
Wasted_Col = 2210 
Wasted_Row = 1365 
Idle = 54567 

BW Util Bottlenecks: 
RCDc_limit = 2056 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57809 
Read = 2180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 2180 
total_req = 2180 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 2180 
Row_Bus_Util =  0.005968 
CoL_Bus_Util = 0.036139 
Either_Row_CoL_Bus_Util = 0.041660 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.010744 
queue_avg = 0.281009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.281009
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57818 n_act=187 n_pre=171 n_ref_event=0 n_req=2172 n_rd=2172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03601
n_activity=8640 dram_eff=0.2514
bk0: 140a 59964i bk1: 149a 59839i bk2: 139a 59944i bk3: 145a 59866i bk4: 151a 59792i bk5: 138a 60037i bk6: 136a 60067i bk7: 142a 59947i bk8: 140a 59982i bk9: 144a 59935i bk10: 144a 59886i bk11: 139a 60027i bk12: 145a 59860i bk13: 143a 59919i bk14: 87a 60070i bk15: 90a 60002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913904
Row_Buffer_Locality_read = 0.913904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394957
Bank_Level_Parallism_Col = 1.353596
Bank_Level_Parallism_Ready = 1.094383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.344316 

BW Util details:
bwutil = 0.036007 
total_CMD = 60322 
util_bw = 2172 
Wasted_Col = 2268 
Wasted_Row = 1429 
Idle = 54453 

BW Util Bottlenecks: 
RCDc_limit = 2035 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 568 
rwq = 0 
CCDLc_limit_alone = 568 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57818 
Read = 2172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 2172 
total_req = 2172 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 2172 
Row_Bus_Util =  0.005935 
CoL_Bus_Util = 0.036007 
Either_Row_CoL_Bus_Util = 0.041511 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010383 
queue_avg = 0.253307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.253307
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57897 n_act=159 n_pre=143 n_ref_event=0 n_req=2147 n_rd=2147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03559
n_activity=8040 dram_eff=0.267
bk0: 143a 59897i bk1: 138a 60035i bk2: 144a 59882i bk3: 147a 59827i bk4: 138a 60048i bk5: 138a 60095i bk6: 144a 59837i bk7: 141a 60018i bk8: 140a 60018i bk9: 136a 60083i bk10: 140a 59992i bk11: 142a 59953i bk12: 142a 59987i bk13: 141a 59877i bk14: 85a 60148i bk15: 88a 60043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925943
Row_Buffer_Locality_read = 0.925943
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397227
Bank_Level_Parallism_Col = 1.393463
Bank_Level_Parallism_Ready = 1.086632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386227 

BW Util details:
bwutil = 0.035592 
total_CMD = 60322 
util_bw = 2147 
Wasted_Col = 1980 
Wasted_Row = 1283 
Idle = 54912 

BW Util Bottlenecks: 
RCDc_limit = 1726 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57897 
Read = 2147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 2147 
total_req = 2147 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 2147 
Row_Bus_Util =  0.005006 
CoL_Bus_Util = 0.035592 
Either_Row_CoL_Bus_Util = 0.040201 
Issued_on_Two_Bus_Simul_Util = 0.000398 
issued_two_Eff = 0.009897 
queue_avg = 0.261314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.261314
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60322 n_nop=57854 n_act=174 n_pre=158 n_ref_event=0 n_req=2163 n_rd=2163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03586
n_activity=8381 dram_eff=0.2581
bk0: 143a 59891i bk1: 142a 59927i bk2: 138a 60061i bk3: 143a 59923i bk4: 139a 59948i bk5: 138a 59947i bk6: 149a 59837i bk7: 145a 59842i bk8: 136a 60111i bk9: 137a 60057i bk10: 141a 60055i bk11: 140a 59982i bk12: 152a 59726i bk13: 140a 60036i bk14: 88a 60098i bk15: 92a 59969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919556
Row_Buffer_Locality_read = 0.919556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.404584
Bank_Level_Parallism_Col = 1.372032
Bank_Level_Parallism_Ready = 1.081831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363157 

BW Util details:
bwutil = 0.035858 
total_CMD = 60322 
util_bw = 2163 
Wasted_Col = 2131 
Wasted_Row = 1334 
Idle = 54694 

BW Util Bottlenecks: 
RCDc_limit = 1879 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60322 
n_nop = 57854 
Read = 2163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 2163 
total_req = 2163 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 2163 
Row_Bus_Util =  0.005504 
CoL_Bus_Util = 0.035858 
Either_Row_CoL_Bus_Util = 0.040914 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.010940 
queue_avg = 0.265227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.265227

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5007, Miss = 1075, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5053, Miss = 1094, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5020, Miss = 1088, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5033, Miss = 1076, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4996, Miss = 1074, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5033, Miss = 1087, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5017, Miss = 1074, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5024, Miss = 1084, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4999, Miss = 1070, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5021, Miss = 1076, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5019, Miss = 1067, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5017, Miss = 1078, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5015, Miss = 1085, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4987, Miss = 1064, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5033, Miss = 1069, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4987, Miss = 1059, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5044, Miss = 1086, Miss_rate = 0.215, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 5008, Miss = 1066, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4988, Miss = 1065, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5005, Miss = 1073, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5041, Miss = 1087, Miss_rate = 0.216, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 5043, Miss = 1087, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4998, Miss = 1081, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5006, Miss = 1074, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4994, Miss = 1062, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5056, Miss = 1111, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5025, Miss = 1072, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4985, Miss = 1067, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5019, Miss = 1080, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5001, Miss = 1076, Miss_rate = 0.215, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 5025, Miss = 1091, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4995, Miss = 1068, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5015, Miss = 1078, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5023, Miss = 1075, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5008, Miss = 1081, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5027, Miss = 1090, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5087, Miss = 1095, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5016, Miss = 1065, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5094, Miss = 1085, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5046, Miss = 1099, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5015, Miss = 1072, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5056, Miss = 1101, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5003, Miss = 1079, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5044, Miss = 1078, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5006, Miss = 1084, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5035, Miss = 1099, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5002, Miss = 1081, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5018, Miss = 1088, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 5027, Miss = 1095, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5007, Miss = 1074, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4976, Miss = 1055, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5041, Miss = 1078, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5067, Miss = 1107, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5050, Miss = 1090, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5008, Miss = 1063, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5013, Miss = 1073, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5039, Miss = 1100, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5011, Miss = 1080, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5036, Miss = 1088, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5011, Miss = 1084, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5039, Miss = 1072, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5006, Miss = 1075, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5026, Miss = 1090, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5002, Miss = 1073, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 321348
L2_total_cache_misses = 69113
L2_total_cache_miss_rate = 0.2151
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 321348
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=321348
icnt_total_pkts_simt_to_mem=321348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 321348
Req_Network_cycles = 102689
Req_Network_injected_packets_per_cycle =       3.1293 
Req_Network_conflicts_per_cycle =       0.3742
Req_Network_conflicts_per_cycle_util =       1.3029
Req_Bank_Level_Parallism =      10.8961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0073
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0489

Reply_Network_injected_packets_num = 321348
Reply_Network_cycles = 102689
Reply_Network_injected_packets_per_cycle =        3.1293
Reply_Network_conflicts_per_cycle =        0.0654
Reply_Network_conflicts_per_cycle_util =       0.2302
Reply_Bank_Level_Parallism =      11.0096
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0391
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 581548 (inst/sec)
gpgpu_simulation_rate = 567 (cycle/sec)
gpgpu_silicon_slowdown = 2552028x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 32610
gpu_sim_insn = 10731958
gpu_ipc =     329.1002
gpu_tot_sim_cycle = 135299
gpu_tot_sim_insn = 115992262
gpu_tot_ipc =     857.3032
gpu_tot_issued_cta = 21494
gpu_occupancy = 17.5538% 
gpu_tot_occupancy = 41.5098% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2849
partiton_level_parallism_total  =       2.9258
partiton_level_parallism_util =       3.2401
partiton_level_parallism_util_total  =       7.5419
L2_BW  =     102.6810 GB/Sec
L2_BW_total  =     134.7248 GB/Sec
gpu_total_sim_rate=405567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7478, Miss = 5601, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7390, Miss = 5599, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7282, Miss = 5547, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7332, Miss = 5586, Miss_rate = 0.762, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7447, Miss = 5602, Miss_rate = 0.752, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7856, Miss = 5777, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 7725, Miss = 5802, Miss_rate = 0.751, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7228, Miss = 5538, Miss_rate = 0.766, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 7482, Miss = 5626, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7447, Miss = 5536, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7177, Miss = 5441, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 7285, Miss = 5390, Miss_rate = 0.740, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[12]: Access = 7790, Miss = 5791, Miss_rate = 0.743, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7247, Miss = 5526, Miss_rate = 0.763, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 7610, Miss = 5731, Miss_rate = 0.753, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[15]: Access = 7273, Miss = 5599, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 7594, Miss = 5757, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 7527, Miss = 5694, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 7748, Miss = 5811, Miss_rate = 0.750, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 7571, Miss = 5736, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 6971, Miss = 5408, Miss_rate = 0.776, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 7517, Miss = 5652, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 7785, Miss = 5697, Miss_rate = 0.732, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[23]: Access = 7146, Miss = 5484, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 7454, Miss = 5534, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 7750, Miss = 5757, Miss_rate = 0.743, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[26]: Access = 7906, Miss = 5849, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 7380, Miss = 5602, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 7511, Miss = 5628, Miss_rate = 0.749, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[29]: Access = 7592, Miss = 5871, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 7916, Miss = 5923, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 7481, Miss = 5589, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 7792, Miss = 5769, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 7861, Miss = 5874, Miss_rate = 0.747, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 7398, Miss = 5614, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 7624, Miss = 5811, Miss_rate = 0.762, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 7259, Miss = 5525, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 7614, Miss = 5743, Miss_rate = 0.754, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 7904, Miss = 5856, Miss_rate = 0.741, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[39]: Access = 7887, Miss = 5792, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 7399, Miss = 5671, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 7437, Miss = 5607, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 7322, Miss = 5764, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 7280, Miss = 5524, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 6955, Miss = 5275, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 7457, Miss = 5759, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 7743, Miss = 5846, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 7500, Miss = 5565, Miss_rate = 0.742, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[48]: Access = 7661, Miss = 5676, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 7388, Miss = 5655, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 8006, Miss = 5939, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 7069, Miss = 5443, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 7372, Miss = 5617, Miss_rate = 0.762, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[53]: Access = 7568, Miss = 5729, Miss_rate = 0.757, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[54]: Access = 7588, Miss = 5655, Miss_rate = 0.745, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[55]: Access = 7528, Miss = 5738, Miss_rate = 0.762, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[56]: Access = 7376, Miss = 5541, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 7262, Miss = 5526, Miss_rate = 0.761, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[58]: Access = 7534, Miss = 5759, Miss_rate = 0.764, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 7934, Miss = 5959, Miss_rate = 0.751, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[60]: Access = 7629, Miss = 5822, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 7206, Miss = 5597, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 7330, Miss = 5602, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 7465, Miss = 5608, Miss_rate = 0.751, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[64]: Access = 7442, Miss = 5619, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 7584, Miss = 5751, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 7775, Miss = 5770, Miss_rate = 0.742, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[67]: Access = 7745, Miss = 5735, Miss_rate = 0.740, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[68]: Access = 7568, Miss = 5587, Miss_rate = 0.738, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[69]: Access = 7765, Miss = 5824, Miss_rate = 0.750, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[70]: Access = 7949, Miss = 5703, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 7333, Miss = 5575, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 7946, Miss = 5906, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 7353, Miss = 5559, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 7492, Miss = 5747, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 7193, Miss = 5491, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 7158, Miss = 5537, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 7427, Miss = 5535, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 7163, Miss = 5633, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 7736, Miss = 5696, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 600875
	L1D_total_cache_misses = 453213
	L1D_total_cache_miss_rate = 0.7543
	L1D_total_cache_pending_hits = 39
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 122237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 263205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 38
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 515937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84938

Total_core_cache_fail_stats:
ctas_completed 21494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
922, 1214, 985, 1310, 1144, 897, 1033, 852, 852, 961, 852, 882, 852, 1090, 994, 837, 849, 919, 1188, 1111, 1021, 1006, 1473, 849, 982, 991, 849, 849, 1099, 991, 1030, 849, 1100, 1449, 910, 855, 1263, 949, 825, 810, 943, 1227, 810, 992, 1187, 1015, 1054, 1383, 1022, 1116, 825, 810, 1006, 958, 958, 973, 1111, 1006, 1084, 810, 840, 1285, 1006, 997, 
gpgpu_n_tot_thrd_icount = 115992262
gpgpu_n_tot_w_icount = 5177439
gpgpu_n_stall_shd_mem = 3208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393662
gpgpu_n_mem_write_global = 2196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11178778
gpgpu_n_store_insn = 90212
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3208
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3285862	W0_Idle:2608782	W0_Scoreboard:9637395	W1:729689	W2:111717	W3:6218	W4:495	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:10	W29:110	W30:1712	W31:7269	W32:3585573
single_issue_nums: WS0:1294164	WS1:1294718	WS2:1292504	WS3:1296053	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3149296 {8:393662,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 93504 {40:2038,72:141,104:15,136:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15746480 {40:393662,}
maxmflatency = 490 
max_icnt2mem_latency = 35 
maxmrqlatency = 130 
max_icnt2sh_latency = 5 
averagemflatency = 224 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:11800 	36970 	9487 	10681 	14042 	11473 	421 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	298762 	94900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1294 	901 	1 	393656 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	393464 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        43 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      7317      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7914      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5837      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5979      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      6170      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5938      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5632      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      7900      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]:  3.942308  4.478261  4.948718  6.370370  4.658536  4.276596  4.846154  4.850000  3.943396  4.272727  3.343750  6.258065  4.272727  4.800000  3.095238  3.069767 
dram[1]:  4.098039  5.593750  5.781250  3.754717  4.395349  3.740741  4.780488  4.170213  5.210526  4.282609  4.120000  3.979592  4.627907  4.395349  3.139535  2.956522 
dram[2]:  3.474576  5.166667  3.900000  4.081633  4.229167  5.727273  5.562500  5.171429  4.650000  4.627907  4.707317  4.266667  5.470588  4.163265  3.289474  3.195122 
dram[3]:  3.867924  5.305555  6.814815  4.595238  4.595238  4.897436  4.297873  4.767442  5.000000  4.511628  3.763636  4.973684  4.690476  4.636364  4.615385  3.186047 
dram[4]:  3.451613  4.731707  4.789474  5.848485  3.745455  4.717949  4.775000  3.642857  4.775000  5.470588  4.682927  4.581395  3.672727  5.812500  3.870968  3.150000 
dram[5]:  3.722222  4.725000  5.314286  6.629630  4.577778  5.105263  4.304348  5.250000  4.590909  4.347826 11.866667  5.472222  4.894737  5.470588  3.657895  3.457143 
dram[6]:  4.361702  4.104167  5.500000  5.906250  4.239130  6.214286  4.738095  5.741935  3.882353  4.333333  4.523809  4.785714  3.607143  4.545455  3.617647  3.305556 
dram[7]:  5.428571  5.228571  4.585366  5.194445  4.431818  5.514286  4.871795  5.105263  5.606061  4.431818  3.759259  3.370968  5.166667  4.707317  3.514286  2.884615 
dram[8]:  6.653846  4.642857  5.083333  4.355556  5.416667  4.725000  4.142857  5.027027  4.682927  4.850000  5.727273  5.000000  3.400000  5.709677  3.000000  3.170732 
dram[9]:  4.318182  3.942308  4.674418  5.906250  5.371428  4.195652  4.825000  5.750000  5.181818  5.078948  4.829268  3.807692  3.979167  6.653846  2.897959  3.209302 
dram[10]:  5.750000  4.414634  4.369565  5.757576  4.868421  4.282609  4.725000  3.865385  4.173913  4.523809  3.571429  4.295455  6.642857  4.975000  3.250000  3.268293 
dram[11]:  4.666667  4.511111  4.250000  4.682927  4.692307  4.900000  5.142857  3.740741  4.714286  4.355556  5.027027  5.457143  5.135135  7.240000  3.200000  3.200000 
dram[12]:  5.135135  4.488889  3.836735  4.000000  4.148936  4.974359  4.285714  3.716981  5.472222  4.850000  4.318182  3.862745  5.108108  5.969697  2.909091  3.540540 
dram[13]:  3.920000  4.500000  4.395349  4.312500  5.351351  4.642857  6.884615  4.743590  5.485714  5.545455  4.534883  5.111111  5.636364  5.636364  4.068965  3.571429 
dram[14]:  5.000000  4.477273  3.253731  4.743590  4.682927  6.103448  5.176471  3.607143  4.000000  5.200000  5.076923  5.078948  4.111111  6.200000  3.486486  3.473684 
dram[15]:  4.125000  3.940000  4.707317  3.862745  5.054054  3.654546  4.775000  4.769231  3.979592  4.272727  5.866667  4.326087  5.081081  5.250000  3.307692  3.068182 
dram[16]:  4.571429  3.709091  5.750000  4.488372  4.975000  5.935484  5.388889  4.750000  5.222222  4.595238  5.138889  4.080000  4.595238  3.677966  3.500000  3.361111 
dram[17]:  4.409091  4.880952  4.604651  3.941176  4.062500  4.585366  5.250000  4.422222  5.787879  3.888889  3.820000  4.850000  5.806452  5.257143  2.895833  3.823529 
dram[18]:  5.131579  4.511628  4.944445  3.882353  4.522727  4.609756  7.000000  4.000000  4.409091  4.756098  5.470588  6.200000  5.166667  5.593750  3.309524  4.000000 
dram[19]:  4.825000  4.704545  5.055555  4.636364  4.923077  5.781250  3.769231  4.731707  5.000000  4.431818  4.846154  5.026316  4.058824  4.270833  2.943396  2.700000 
dram[20]:  4.163265  3.698113  5.025641  5.812500  3.568965  3.759259  4.140000  6.880000  4.714286  5.000000  5.135135  4.547619  4.794872  3.642857  3.130435  3.315789 
dram[21]:  4.725000  3.672727  4.347826  5.256410  6.000000  4.104167  3.483333  4.595238  4.590909  5.967742  6.366667  4.642857  4.061224  4.040816  3.414634  3.757576 
dram[22]:  4.846154  4.581395  4.212766  3.359375  4.133333  5.514286  4.642857  4.897436  5.153846  5.166667  4.804878  4.651163  4.534883  4.743590  3.292683  3.150000 
dram[23]:  5.812500  4.355556  5.142857  4.355556  4.108696  5.363636  3.905660  4.191489  4.183673  4.488372  3.840000  4.395349  5.787879  5.285714  3.238095  3.209302 
dram[24]:  5.000000  5.529412  7.538462  4.400000  4.234043  4.820513  4.309524  4.255319  4.042553  4.738095  4.122449  4.377778  5.222222  5.085714  3.472222  3.781250 
dram[25]:  5.333333  5.727273  4.173913  4.266667  3.679245  4.875000  4.947369  5.305555  3.807018  5.411765  5.967742  5.277778  6.607143  5.236842  3.179487  3.900000 
dram[26]:  4.825000  4.222222  4.948718  5.000000  4.142857  4.500000  4.800000  5.184210  4.634146  4.086957  5.606061  4.170213  4.080000  4.707317  3.250000  4.000000 
dram[27]:  4.080000  6.555555  4.063830  4.083333  4.276596  3.581818  5.216216  6.629630  6.500000  4.948718  5.757576  5.105263  5.194445  4.842105  3.044445  3.044445 
dram[28]:  3.517241  4.386364  4.714286  3.849057  4.487805  4.187500  4.974359  5.285714  4.020000  6.535714  4.400000  3.921569  4.431818  3.938776  2.820000  3.500000 
dram[29]:  4.595238  5.606061  5.026316  4.060000  3.960784  4.767442  4.897436  4.200000  4.512195  5.078948  3.980000  6.241379  5.257143  4.973684  3.047619  3.657143 
dram[30]:  5.485714  6.000000  3.709091  4.761905  4.868421  5.696970  3.846154  5.454545  4.386364  5.026316  4.125000  5.025641  6.517241  5.382353  4.222222  3.139535 
dram[31]:  3.940000  3.660714  5.083333  3.517241  4.020408  3.788461  4.102041  4.756098  5.000000  5.575758  4.725000  4.609756  3.483333  4.973684  3.500000  2.895833 
average row locality = 94875/21219 = 4.471229
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       205       206       193       172       191       201       189       194       209       188       214       194       188       192       130       132 
dram[1]:       209       179       185       199       189       202       196       196       198       197       206       195       199       189       135       136 
dram[2]:       205       186       195       200       203       189       178       181       186       199       193       192       186       204       125       131 
dram[3]:       205       191       184       193       193       191       202       205       190       194       207       189       197       204       120       137 
dram[4]:       214       194       182       193       206       184       191       204       191       186       192       197       202       186       120       126 
dram[5]:       201       189       186       179       206       194       198       189       202       200       178       197       186       186       139       121 
dram[6]:       205       197       187       189       195       174       199       178       198       195       190       201       202       200       123       119 
dram[7]:       190       183       188       187       195       193       190       194       185       195       203       209       186       193       123       150 
dram[8]:       173       195       183       196       195       189       203       186       192       194       189       180       204       177       135       130 
dram[9]:       190       205       201       189       188       193       193       184       171       193       198       198       191       173       142       138 
dram[10]:       184       181       201       190       185       197       189       201       192       190       200       189       186       199       130       134 
dram[11]:       182       203       204       192       183       196       180       202       198       196       186       191       190       181       128       144 
dram[12]:       190       202       188       204       195       194       210       197       197       194       190       197       189       197       128       131 
dram[13]:       196       198       189       207       198       195       179       185       192       183       195       184       186       186       118       125 
dram[14]:       180       197       218       185       192       177       176       202       200       182       198       193       185       186       129       132 
dram[15]:       198       197       193       197       187       201       191       186       195       188       176       199       188       189       129       135 
dram[16]:       192       204       184       193       199       184       194       190       188       193       185       204       193       217       126       121 
dram[17]:       194       205       198       201       195       188       189       199       191       210       191       194       180       184       139       130 
dram[18]:       195       194       178       198       199       189       182       196       194       195       186       186       186       179       139       124 
dram[19]:       193       207       182       204       192       185       196       194       185       195       189       191       207       205       156       135 
dram[20]:       204       196       196       186       207       203       207       172       198       190       190       191       187       204       144       126 
dram[21]:       189       202       200       205       180       197       209       193       202       185       191       195       199       198       140       124 
dram[22]:       189       197       198       215       186       193       195       191       201       186       197       200       195       185       135       126 
dram[23]:       186       196       180       196       189       177       207       197       205       193       192       189       191       185       136       138 
dram[24]:       200       188       196       198       199       188       181       200       190       199       202       197       188       178       125       121 
dram[25]:       192       189       192       192       195       195       188       191       217       184       185       190       185       199       124       117 
dram[26]:       193       190       193       195       203       198       192       197       190       188       185       196       204       193       130       116 
dram[27]:       204       177       191       196       201       197       193       179       182       193       190       194       187       184       137       137 
dram[28]:       204       193       198       204       184       201       194       185       201       183       198       200       195       193       141       126 
dram[29]:       193       185       191       203       202       205       191       189       185       193       199       181       184       189       128       128 
dram[30]:       192       180       204       200       185       188       200       180       193       191       198       196       189       183       114       135 
dram[31]:       197       205       183       204       197       197       201       195       190       184       189       189       209       189       126       139 
total dram reads = 94875
bank skew: 218/114 = 1.91
chip skew: 3016/2916 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        920       897       939       993       950       903       961       955       892       939       885       938       936       922       913       880
dram[1]:        898       986       956       942       928       908       919       925       927       908       879       929       945       926       868       881
dram[2]:        922       956       925       909       894       932       961       955       959       938       919       928       970       905       908       899
dram[3]:        933       964       962       924       938       933       906       879       950       912       901       941       920       889       917       856
dram[4]:        909       941       968       922       900       951       951       893       932       955       950       928       911       938       917       920
dram[5]:        937       960       932       968       905       935       918       949       906       907       969       930       929       959       846       947
dram[6]:        915       937       964       943       921      1002       913       981       903       914       927       899       892       919       913       940
dram[7]:        977       964       947       944       917       926       930       945       932       917       937       896       935       905       914       808
dram[8]:       1015       948       950       940       922       951       916       962       928       937       943       957       905       972       883       876
dram[9]:        961       911       922       927       951       950       928       948       987       916       918       917       938       977       850       851
dram[10]:        980       974       921       957       953       922       946       929       944       924       939       955       942       929       901       882
dram[11]:        974       911       900       927       951       917       975       931       910       918       965       922       937       960       888       828
dram[12]:        975       921       944       916       929       937       893       913       904       931       913       915       950       911       908       894
dram[13]:        949       926       938       888       915       960       976       957       910       955       919       938       933       939       933       939
dram[14]:        995       952       872       963       920       974       963       902       926       950       910       965       949       949       893       895
dram[15]:        943       919       935       924       965       931       923       952       906       935       972       911       938       925       899       893
dram[16]:        955       935       949       922       912       938       923       931       931       913       962       903       928       883       957       933
dram[17]:        952       922       899       915       915       963       940       923       911       880       938       911       952       948       856       872
dram[18]:        936       953       971       942       908       925       976       949       963       936       944       965       945       961       898       920
dram[19]:        962       905       949       913       971       966       935       937       964       923       944       937       882       899       869       880
dram[20]:        913       943       918       939       886       900       887      1019       905       935       927       935       948       901       908       914
dram[21]:        968       919       900       903       965       919       894       935       899       956       924       903       912       909       912       908
dram[22]:        948       947       913       894       950       930       915       934       895       949       907       898       926       955       907       923
dram[23]:        981       932       979       917       936       980       915       911       880       944       931       925       919       933       860       875
dram[24]:        926       968       938       927       922       955       959       917       940       906       902       925       948       958       921       911
dram[25]:        961       956       951       925       944       946       943       932       876       946       942       928       929       908       902       930
dram[26]:        963       953       941       931       931       919       938       912       969       962       943       932       902       936       902       958
dram[27]:        921       989       960       910       909       926       925       981       966       926       926       922       942       958       867       858
dram[28]:        955       951       919       917       946       908       929       951       928       972       909       903       914       935       859       888
dram[29]:        951       990       937       913       918       904       926       948       944       925       910       954       956       965       897       894
dram[30]:        967       973       931       918       949       939       912       978       918       929       908       926       949       974       948       867
dram[31]:        960       905       952       899       909       923       918       935       925       950       932       930       900       936       910       850
maximum mf latency per bank:
dram[0]:        422       410       408       402       419       422       441       406       403       425       423       380       426       477       380       421
dram[1]:        405       397       411       440       457       417       417       399       399       423       413       412       426       385       475       414
dram[2]:        434       400       418       405       433       406       377       422       423       428       383       387       370       427       418       430
dram[3]:        423       421       394       411       374       409       409       382       379       384       405       399       361       394       416       403
dram[4]:        469       421       405       402       411       475       414       402       404       386       412       415       427       429       410       402
dram[5]:        403       426       413       407       449       410       414       405       401       400       365       420       422       420       428       396
dram[6]:        409       419       433       387       427       412       417       423       417       419       412       445       412       414       417       396
dram[7]:        420       391       401       381       399       405       386       414       404       457       490       406       395       415       413       452
dram[8]:        409       396       416       421       404       406       431       407       412       393       448       422       422       378       419       475
dram[9]:        421       401       445       387       420       421       410       411       367       456       422       425       404       422       465       426
dram[10]:        405       439       405       409       402       440       414       421       413       419       415       404       378       407       387       410
dram[11]:        415       393       422       401       415       396       401       415       403       391       406       405       426       415       391       410
dram[12]:        414       424       411       417       441       410       390       446       378       423       391       444       409       385       408       418
dram[13]:        418       416       420       421       405       418       360       376       401       412       409       376       418       413       420       411
dram[14]:        424       411       418       389       412       403       367       435       433       395       414       414       360       448       429       410
dram[15]:        421       402       412       437       401       454       421       415       438       413       426       402       406       418       384       409
dram[16]:        422       421       401       414       407       389       406       407       415       413       403       428       443       406       414       394
dram[17]:        416       424       443       418       440       417       367       398       405       419       418       417       405       404       372       372
dram[18]:        414       392       446       394       430       422       373       402       438       414       400       402       424       421       420       405
dram[19]:        404       412       394       429       422       443       424       422       393       431       402       473       432       409       430       407
dram[20]:        424       446       406       398       434       405       412       448       423       414       389       413       450       423       435       431
dram[21]:        407       414       446       413       376       441       428       421       422       417       411       424       419       414       485       394
dram[22]:        423       424       437       416       426       410       402       409       372       417       423       417       464       423       396       382
dram[23]:        407       409       402       417       420       417       427       422       417       415       420       410       418       420       431       417
dram[24]:        407       443       415       423       415       423       372       411       419       420       482       422       461       374       391       369
dram[25]:        409       423       430       435       415       418       425       409       403       405       404       409       407       410       411       395
dram[26]:        420       409       411       445       419       404       386       366       414       433       482       392       411       406       402       414
dram[27]:        420       429       407       420       379       429       436       419       393       417       380       401       403       385       429       421
dram[28]:        427       410       415       401       404       418       415       421       414       388       418       477       390       398       397       422
dram[29]:        401       399       407       422       394       417       387       421       410       409       409       366       458       385       413       377
dram[30]:        415       394       412       415       416       412       396       406       433       425       409       414       388       385       379       391
dram[31]:        400       416       422       419       422       410       422       398       425       408       473       376       422       407       380       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75170 n_act=692 n_pre=676 n_ref_event=0 n_req=2998 n_rd=2998 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03772
n_activity=20228 dram_eff=0.1482
bk0: 205a 78060i bk1: 206a 78218i bk2: 193a 78409i bk3: 172a 78703i bk4: 191a 78317i bk5: 201a 78139i bk6: 189a 78352i bk7: 194a 78365i bk8: 209a 78055i bk9: 188a 78212i bk10: 214a 77772i bk11: 194a 78607i bk12: 188a 78287i bk13: 192a 78335i bk14: 130a 78379i bk15: 132a 78347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769179
Row_Buffer_Locality_read = 0.769179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584463
Bank_Level_Parallism_Col = 1.340783
Bank_Level_Parallism_Ready = 1.066044
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.303787 

BW Util details:
bwutil = 0.037721 
total_CMD = 79478 
util_bw = 2998 
Wasted_Col = 6643 
Wasted_Row = 4300 
Idle = 65537 

BW Util Bottlenecks: 
RCDc_limit = 7679 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 588 
rwq = 0 
CCDLc_limit_alone = 588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75170 
Read = 2998 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 692 
n_pre = 676 
n_ref = 0 
n_req = 2998 
total_req = 2998 

Dual Bus Interface Util: 
issued_total_row = 1368 
issued_total_col = 2998 
Row_Bus_Util =  0.017212 
CoL_Bus_Util = 0.037721 
Either_Row_CoL_Bus_Util = 0.054204 
Issued_on_Two_Bus_Simul_Util = 0.000730 
issued_two_Eff = 0.013463 
queue_avg = 0.205290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.20529
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75117 n_act=711 n_pre=695 n_ref_event=0 n_req=3010 n_rd=3010 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03787
n_activity=21185 dram_eff=0.1421
bk0: 209a 78059i bk1: 179a 78569i bk2: 185a 78563i bk3: 199a 78042i bk4: 189a 78301i bk5: 202a 77981i bk6: 196a 78365i bk7: 196a 78194i bk8: 198a 78457i bk9: 197a 78183i bk10: 206a 78145i bk11: 195a 78117i bk12: 199a 78323i bk13: 189a 78311i bk14: 135a 78314i bk15: 136a 78269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763787
Row_Buffer_Locality_read = 0.763787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.512082
Bank_Level_Parallism_Col = 1.317701
Bank_Level_Parallism_Ready = 1.066113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280540 

BW Util details:
bwutil = 0.037872 
total_CMD = 79478 
util_bw = 3010 
Wasted_Col = 7000 
Wasted_Row = 4847 
Idle = 64621 

BW Util Bottlenecks: 
RCDc_limit = 7937 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 627 
rwq = 0 
CCDLc_limit_alone = 627 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75117 
Read = 3010 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 711 
n_pre = 695 
n_ref = 0 
n_req = 3010 
total_req = 3010 

Dual Bus Interface Util: 
issued_total_row = 1406 
issued_total_col = 3010 
Row_Bus_Util =  0.017690 
CoL_Bus_Util = 0.037872 
Either_Row_CoL_Bus_Util = 0.054871 
Issued_on_Two_Bus_Simul_Util = 0.000692 
issued_two_Eff = 0.012612 
queue_avg = 0.221369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.221369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75260 n_act=673 n_pre=657 n_ref_event=0 n_req=2953 n_rd=2953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03715
n_activity=20639 dram_eff=0.1431
bk0: 205a 77813i bk1: 186a 78477i bk2: 195a 78106i bk3: 200a 78132i bk4: 203a 78117i bk5: 189a 78538i bk6: 178a 78578i bk7: 181a 78453i bk8: 186a 78344i bk9: 199a 78293i bk10: 193a 78397i bk11: 192a 78248i bk12: 186a 78553i bk13: 204a 78135i bk14: 125a 78486i bk15: 131a 78356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772096
Row_Buffer_Locality_read = 0.772096
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526569
Bank_Level_Parallism_Col = 1.317277
Bank_Level_Parallism_Ready = 1.052489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.284549 

BW Util details:
bwutil = 0.037155 
total_CMD = 79478 
util_bw = 2953 
Wasted_Col = 6671 
Wasted_Row = 4509 
Idle = 65345 

BW Util Bottlenecks: 
RCDc_limit = 7518 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 587 
rwq = 0 
CCDLc_limit_alone = 587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75260 
Read = 2953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 673 
n_pre = 657 
n_ref = 0 
n_req = 2953 
total_req = 2953 

Dual Bus Interface Util: 
issued_total_row = 1330 
issued_total_col = 2953 
Row_Bus_Util =  0.016734 
CoL_Bus_Util = 0.037155 
Either_Row_CoL_Bus_Util = 0.053071 
Issued_on_Two_Bus_Simul_Util = 0.000818 
issued_two_Eff = 0.015410 
queue_avg = 0.232026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.232026
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75228 n_act=658 n_pre=642 n_ref_event=0 n_req=3002 n_rd=3002 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03777
n_activity=20314 dram_eff=0.1478
bk0: 205a 78013i bk1: 191a 78467i bk2: 184a 78710i bk3: 193a 78281i bk4: 193a 78360i bk5: 191a 78411i bk6: 202a 78186i bk7: 205a 78313i bk8: 190a 78458i bk9: 194a 78316i bk10: 207a 78010i bk11: 189a 78375i bk12: 197a 78366i bk13: 204a 78280i bk14: 120a 78765i bk15: 137a 78284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780813
Row_Buffer_Locality_read = 0.780813
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520217
Bank_Level_Parallism_Col = 1.321515
Bank_Level_Parallism_Ready = 1.065956
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.286060 

BW Util details:
bwutil = 0.037771 
total_CMD = 79478 
util_bw = 3002 
Wasted_Col = 6499 
Wasted_Row = 4349 
Idle = 65628 

BW Util Bottlenecks: 
RCDc_limit = 7302 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 642 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75228 
Read = 3002 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 658 
n_pre = 642 
n_ref = 0 
n_req = 3002 
total_req = 3002 

Dual Bus Interface Util: 
issued_total_row = 1300 
issued_total_col = 3002 
Row_Bus_Util =  0.016357 
CoL_Bus_Util = 0.037771 
Either_Row_CoL_Bus_Util = 0.053474 
Issued_on_Two_Bus_Simul_Util = 0.000654 
issued_two_Eff = 0.012235 
queue_avg = 0.202484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.202484
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75225 n_act=680 n_pre=664 n_ref_event=0 n_req=2968 n_rd=2968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03734
n_activity=20307 dram_eff=0.1462
bk0: 214a 77734i bk1: 194a 78304i bk2: 182a 78455i bk3: 193a 78555i bk4: 206a 77971i bk5: 184a 78316i bk6: 191a 78351i bk7: 204a 77934i bk8: 191a 78331i bk9: 186a 78518i bk10: 192a 78346i bk11: 197a 78306i bk12: 202a 77978i bk13: 186a 78557i bk14: 120a 78668i bk15: 126a 78394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770889
Row_Buffer_Locality_read = 0.770889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550191
Bank_Level_Parallism_Col = 1.313201
Bank_Level_Parallism_Ready = 1.060647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.284944 

BW Util details:
bwutil = 0.037344 
total_CMD = 79478 
util_bw = 2968 
Wasted_Col = 6730 
Wasted_Row = 4428 
Idle = 65352 

BW Util Bottlenecks: 
RCDc_limit = 7633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 599 
rwq = 0 
CCDLc_limit_alone = 599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75225 
Read = 2968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 680 
n_pre = 664 
n_ref = 0 
n_req = 2968 
total_req = 2968 

Dual Bus Interface Util: 
issued_total_row = 1344 
issued_total_col = 2968 
Row_Bus_Util =  0.016910 
CoL_Bus_Util = 0.037344 
Either_Row_CoL_Bus_Util = 0.053512 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.013873 
queue_avg = 0.227233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.227233
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75393 n_act=607 n_pre=591 n_ref_event=0 n_req=2951 n_rd=2951 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03713
n_activity=19829 dram_eff=0.1488
bk0: 201a 78059i bk1: 189a 78364i bk2: 186a 78532i bk3: 179a 78681i bk4: 206a 78239i bk5: 194a 78408i bk6: 198a 78194i bk7: 189a 78453i bk8: 202a 78282i bk9: 200a 78209i bk10: 178a 79026i bk11: 197a 78464i bk12: 186a 78386i bk13: 186a 78486i bk14: 139a 78484i bk15: 121a 78533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794307
Row_Buffer_Locality_read = 0.794307
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466267
Bank_Level_Parallism_Col = 1.282025
Bank_Level_Parallism_Ready = 1.063707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260262 

BW Util details:
bwutil = 0.037130 
total_CMD = 79478 
util_bw = 2951 
Wasted_Col = 6324 
Wasted_Row = 4228 
Idle = 65975 

BW Util Bottlenecks: 
RCDc_limit = 6793 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 666 
rwq = 0 
CCDLc_limit_alone = 666 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75393 
Read = 2951 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 607 
n_pre = 591 
n_ref = 0 
n_req = 2951 
total_req = 2951 

Dual Bus Interface Util: 
issued_total_row = 1198 
issued_total_col = 2951 
Row_Bus_Util =  0.015073 
CoL_Bus_Util = 0.037130 
Either_Row_CoL_Bus_Util = 0.051398 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.015667 
queue_avg = 0.213355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.213355
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75282 n_act=658 n_pre=642 n_ref_event=0 n_req=2952 n_rd=2952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03714
n_activity=20355 dram_eff=0.145
bk0: 205a 78171i bk1: 197a 78142i bk2: 187a 78553i bk3: 189a 78585i bk4: 195a 78197i bk5: 174a 78654i bk6: 199a 78289i bk7: 178a 78578i bk8: 198a 78099i bk9: 195a 78231i bk10: 190a 78314i bk11: 201a 78232i bk12: 202a 77947i bk13: 200a 78237i bk14: 123a 78533i bk15: 119a 78511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777100
Row_Buffer_Locality_read = 0.777100
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493383
Bank_Level_Parallism_Col = 1.298225
Bank_Level_Parallism_Ready = 1.065041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269687 

BW Util details:
bwutil = 0.037142 
total_CMD = 79478 
util_bw = 2952 
Wasted_Col = 6661 
Wasted_Row = 4668 
Idle = 65197 

BW Util Bottlenecks: 
RCDc_limit = 7352 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 598 
rwq = 0 
CCDLc_limit_alone = 598 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75282 
Read = 2952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 658 
n_pre = 642 
n_ref = 0 
n_req = 2952 
total_req = 2952 

Dual Bus Interface Util: 
issued_total_row = 1300 
issued_total_col = 2952 
Row_Bus_Util =  0.016357 
CoL_Bus_Util = 0.037142 
Either_Row_CoL_Bus_Util = 0.052794 
Issued_on_Two_Bus_Simul_Util = 0.000705 
issued_two_Eff = 0.013346 
queue_avg = 0.223081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.223081
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75263 n_act=660 n_pre=644 n_ref_event=0 n_req=2964 n_rd=2964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03729
n_activity=19682 dram_eff=0.1506
bk0: 190a 78448i bk1: 183a 78506i bk2: 188a 78370i bk3: 187a 78513i bk4: 195a 78212i bk5: 193a 78477i bk6: 190a 78385i bk7: 194a 78423i bk8: 185a 78563i bk9: 195a 78284i bk10: 203a 78006i bk11: 209a 77769i bk12: 186a 78534i bk13: 193a 78385i bk14: 123a 78564i bk15: 150a 78066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777328
Row_Buffer_Locality_read = 0.777328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531601
Bank_Level_Parallism_Col = 1.304080
Bank_Level_Parallism_Ready = 1.068488
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265039 

BW Util details:
bwutil = 0.037293 
total_CMD = 79478 
util_bw = 2964 
Wasted_Col = 6550 
Wasted_Row = 4267 
Idle = 65697 

BW Util Bottlenecks: 
RCDc_limit = 7294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 661 
rwq = 0 
CCDLc_limit_alone = 661 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75263 
Read = 2964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 660 
n_pre = 644 
n_ref = 0 
n_req = 2964 
total_req = 2964 

Dual Bus Interface Util: 
issued_total_row = 1304 
issued_total_col = 2964 
Row_Bus_Util =  0.016407 
CoL_Bus_Util = 0.037293 
Either_Row_CoL_Bus_Util = 0.053034 
Issued_on_Two_Bus_Simul_Util = 0.000667 
issued_two_Eff = 0.012574 
queue_avg = 0.206120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.20612
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75353 n_act=638 n_pre=622 n_ref_event=0 n_req=2921 n_rd=2921 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03675
n_activity=20562 dram_eff=0.1421
bk0: 173a 78734i bk1: 195a 78323i bk2: 183a 78503i bk3: 196a 78254i bk4: 195a 78476i bk5: 189a 78383i bk6: 203a 78083i bk7: 186a 78424i bk8: 192a 78341i bk9: 194a 78383i bk10: 189a 78566i bk11: 180a 78481i bk12: 204a 77840i bk13: 177a 78616i bk14: 135a 78269i bk15: 130a 78374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781582
Row_Buffer_Locality_read = 0.781582
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467635
Bank_Level_Parallism_Col = 1.289093
Bank_Level_Parallism_Ready = 1.053749
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267212 

BW Util details:
bwutil = 0.036752 
total_CMD = 79478 
util_bw = 2921 
Wasted_Col = 6557 
Wasted_Row = 4503 
Idle = 65497 

BW Util Bottlenecks: 
RCDc_limit = 7176 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 605 
rwq = 0 
CCDLc_limit_alone = 605 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75353 
Read = 2921 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 638 
n_pre = 622 
n_ref = 0 
n_req = 2921 
total_req = 2921 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 2921 
Row_Bus_Util =  0.015853 
CoL_Bus_Util = 0.036752 
Either_Row_CoL_Bus_Util = 0.051901 
Issued_on_Two_Bus_Simul_Util = 0.000705 
issued_two_Eff = 0.013576 
queue_avg = 0.228025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.228025
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75294 n_act=654 n_pre=638 n_ref_event=0 n_req=2947 n_rd=2947 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03708
n_activity=20241 dram_eff=0.1456
bk0: 190a 78250i bk1: 205a 78029i bk2: 201a 78264i bk3: 189a 78581i bk4: 188a 78489i bk5: 193a 78177i bk6: 193a 78370i bk7: 184a 78571i bk8: 171a 78577i bk9: 193a 78345i bk10: 198a 78290i bk11: 198a 78024i bk12: 191a 78202i bk13: 173a 78710i bk14: 142a 78176i bk15: 138a 78331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778079
Row_Buffer_Locality_read = 0.778079
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506214
Bank_Level_Parallism_Col = 1.303037
Bank_Level_Parallism_Ready = 1.063794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.270804 

BW Util details:
bwutil = 0.037079 
total_CMD = 79478 
util_bw = 2947 
Wasted_Col = 6588 
Wasted_Row = 4546 
Idle = 65397 

BW Util Bottlenecks: 
RCDc_limit = 7298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 679 
rwq = 0 
CCDLc_limit_alone = 679 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75294 
Read = 2947 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 654 
n_pre = 638 
n_ref = 0 
n_req = 2947 
total_req = 2947 

Dual Bus Interface Util: 
issued_total_row = 1292 
issued_total_col = 2947 
Row_Bus_Util =  0.016256 
CoL_Bus_Util = 0.037079 
Either_Row_CoL_Bus_Util = 0.052644 
Issued_on_Two_Bus_Simul_Util = 0.000692 
issued_two_Eff = 0.013145 
queue_avg = 0.213959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.213959
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75257 n_act=665 n_pre=649 n_ref_event=0 n_req=2948 n_rd=2948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03709
n_activity=20671 dram_eff=0.1426
bk0: 184a 78569i bk1: 181a 78327i bk2: 201a 78223i bk3: 190a 78534i bk4: 185a 78448i bk5: 197a 78176i bk6: 189a 78347i bk7: 201a 78021i bk8: 192a 78213i bk9: 190a 78299i bk10: 200a 77911i bk11: 189a 78271i bk12: 186a 78681i bk13: 199a 78387i bk14: 130a 78427i bk15: 134a 78392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774423
Row_Buffer_Locality_read = 0.774423
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488680
Bank_Level_Parallism_Col = 1.296160
Bank_Level_Parallism_Ready = 1.056309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266609 

BW Util details:
bwutil = 0.037092 
total_CMD = 79478 
util_bw = 2948 
Wasted_Col = 6760 
Wasted_Row = 4647 
Idle = 65123 

BW Util Bottlenecks: 
RCDc_limit = 7480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75257 
Read = 2948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 2948 
total_req = 2948 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 2948 
Row_Bus_Util =  0.016533 
CoL_Bus_Util = 0.037092 
Either_Row_CoL_Bus_Util = 0.053109 
Issued_on_Two_Bus_Simul_Util = 0.000516 
issued_two_Eff = 0.009713 
queue_avg = 0.222074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.222074
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75295 n_act=647 n_pre=631 n_ref_event=0 n_req=2956 n_rd=2956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03719
n_activity=19886 dram_eff=0.1486
bk0: 182a 78379i bk1: 203a 78219i bk2: 204a 78139i bk3: 192a 78358i bk4: 183a 78378i bk5: 196a 78377i bk6: 180a 78511i bk7: 202a 77969i bk8: 198a 78335i bk9: 196a 78261i bk10: 186a 78486i bk11: 191a 78510i bk12: 190a 78433i bk13: 181a 78734i bk14: 128a 78437i bk15: 144a 78262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781123
Row_Buffer_Locality_read = 0.781123
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.524870
Bank_Level_Parallism_Col = 1.308843
Bank_Level_Parallism_Ready = 1.075778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271498 

BW Util details:
bwutil = 0.037193 
total_CMD = 79478 
util_bw = 2956 
Wasted_Col = 6477 
Wasted_Row = 4218 
Idle = 65827 

BW Util Bottlenecks: 
RCDc_limit = 7209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 678 
rwq = 0 
CCDLc_limit_alone = 678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75295 
Read = 2956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 647 
n_pre = 631 
n_ref = 0 
n_req = 2956 
total_req = 2956 

Dual Bus Interface Util: 
issued_total_row = 1278 
issued_total_col = 2956 
Row_Bus_Util =  0.016080 
CoL_Bus_Util = 0.037193 
Either_Row_CoL_Bus_Util = 0.052631 
Issued_on_Two_Bus_Simul_Util = 0.000642 
issued_two_Eff = 0.012192 
queue_avg = 0.214890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.21489
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75160 n_act=692 n_pre=676 n_ref_event=0 n_req=3003 n_rd=3003 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03778
n_activity=21053 dram_eff=0.1426
bk0: 190a 78429i bk1: 202a 78251i bk2: 188a 78174i bk3: 204a 78049i bk4: 195a 78135i bk5: 194a 78363i bk6: 210a 78134i bk7: 197a 78014i bk8: 197a 78526i bk9: 194a 78318i bk10: 190a 78301i bk11: 197a 78006i bk12: 189a 78448i bk13: 197a 78553i bk14: 128a 78332i bk15: 131a 78483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769564
Row_Buffer_Locality_read = 0.769564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.504145
Bank_Level_Parallism_Col = 1.296075
Bank_Level_Parallism_Ready = 1.064602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272841 

BW Util details:
bwutil = 0.037784 
total_CMD = 79478 
util_bw = 3003 
Wasted_Col = 7000 
Wasted_Row = 4713 
Idle = 64762 

BW Util Bottlenecks: 
RCDc_limit = 7740 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 645 
rwq = 0 
CCDLc_limit_alone = 645 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75160 
Read = 3003 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 692 
n_pre = 676 
n_ref = 0 
n_req = 3003 
total_req = 3003 

Dual Bus Interface Util: 
issued_total_row = 1368 
issued_total_col = 3003 
Row_Bus_Util =  0.017212 
CoL_Bus_Util = 0.037784 
Either_Row_CoL_Bus_Util = 0.054329 
Issued_on_Two_Bus_Simul_Util = 0.000667 
issued_two_Eff = 0.012274 
queue_avg = 0.227509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.227509
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75430 n_act=606 n_pre=590 n_ref_event=0 n_req=2916 n_rd=2916 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03669
n_activity=19947 dram_eff=0.1462
bk0: 196a 78079i bk1: 198a 78227i bk2: 189a 78305i bk3: 207a 78163i bk4: 198a 78434i bk5: 195a 78285i bk6: 179a 78762i bk7: 185a 78414i bk8: 192a 78513i bk9: 183a 78524i bk10: 195a 78312i bk11: 184a 78497i bk12: 186a 78533i bk13: 186a 78557i bk14: 118a 78698i bk15: 125a 78549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792181
Row_Buffer_Locality_read = 0.792181
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474787
Bank_Level_Parallism_Col = 1.298730
Bank_Level_Parallism_Ready = 1.051440
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273210 

BW Util details:
bwutil = 0.036689 
total_CMD = 79478 
util_bw = 2916 
Wasted_Col = 6126 
Wasted_Row = 4324 
Idle = 66112 

BW Util Bottlenecks: 
RCDc_limit = 6743 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 612 
rwq = 0 
CCDLc_limit_alone = 612 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75430 
Read = 2916 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 2916 
total_req = 2916 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 2916 
Row_Bus_Util =  0.015048 
CoL_Bus_Util = 0.036689 
Either_Row_CoL_Bus_Util = 0.050932 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.015810 
queue_avg = 0.204447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.204447
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75298 n_act=658 n_pre=642 n_ref_event=0 n_req=2932 n_rd=2932 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03689
n_activity=19875 dram_eff=0.1475
bk0: 180a 78455i bk1: 197a 78217i bk2: 218a 77660i bk3: 185a 78401i bk4: 192a 78350i bk5: 177a 78654i bk6: 176a 78545i bk7: 202a 77911i bk8: 200a 78098i bk9: 182a 78514i bk10: 198a 78410i bk11: 193a 78406i bk12: 185a 78300i bk13: 186a 78587i bk14: 129a 78498i bk15: 132a 78450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775580
Row_Buffer_Locality_read = 0.775580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551182
Bank_Level_Parallism_Col = 1.318565
Bank_Level_Parallism_Ready = 1.056617
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.288918 

BW Util details:
bwutil = 0.036891 
total_CMD = 79478 
util_bw = 2932 
Wasted_Col = 6486 
Wasted_Row = 4200 
Idle = 65860 

BW Util Bottlenecks: 
RCDc_limit = 7344 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75298 
Read = 2932 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 658 
n_pre = 642 
n_ref = 0 
n_req = 2932 
total_req = 2932 

Dual Bus Interface Util: 
issued_total_row = 1300 
issued_total_col = 2932 
Row_Bus_Util =  0.016357 
CoL_Bus_Util = 0.036891 
Either_Row_CoL_Bus_Util = 0.052593 
Issued_on_Two_Bus_Simul_Util = 0.000654 
issued_two_Eff = 0.012440 
queue_avg = 0.212977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.212977
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Memory Sub Parition 31: pending memory requests:
  mf: uid=3273157, sid79:w4294967295, part=15, addr=0x7f7247a92500, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (135283), 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75241 n_act=686 n_pre=670 n_ref_event=0 n_req=2949 n_rd=2949 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0371
n_activity=20503 dram_eff=0.1438
bk0: 198a 78118i bk1: 197a 78140i bk2: 193a 78373i bk3: 197a 78099i bk4: 187a 78450i bk5: 201a 77988i bk6: 191a 78357i bk7: 186a 78393i bk8: 195a 78113i bk9: 188a 78268i bk10: 176a 78639i bk11: 199a 78218i bk12: 188a 78458i bk13: 189a 78485i bk14: 129a 78475i bk15: 135a 78311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767379
Row_Buffer_Locality_read = 0.767379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507045
Bank_Level_Parallism_Col = 1.296430
Bank_Level_Parallism_Ready = 1.058325
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.263387 

BW Util details:
bwutil = 0.037105 
total_CMD = 79478 
util_bw = 2949 
Wasted_Col = 6895 
Wasted_Row = 4563 
Idle = 65071 

BW Util Bottlenecks: 
RCDc_limit = 7685 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75241 
Read = 2949 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 2949 
total_req = 2949 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 2949 
Row_Bus_Util =  0.017061 
CoL_Bus_Util = 0.037105 
Either_Row_CoL_Bus_Util = 0.053310 
Issued_on_Two_Bus_Simul_Util = 0.000856 
issued_two_Eff = 0.016049 
queue_avg = 0.210121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.210121
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75292 n_act=656 n_pre=640 n_ref_event=0 n_req=2967 n_rd=2967 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03733
n_activity=20145 dram_eff=0.1473
bk0: 192a 78290i bk1: 204a 77960i bk2: 184a 78578i bk3: 193a 78280i bk4: 199a 78351i bk5: 184a 78587i bk6: 194a 78474i bk7: 190a 78322i bk8: 188a 78442i bk9: 193a 78320i bk10: 185a 78501i bk11: 204a 78085i bk12: 193a 78283i bk13: 217a 77895i bk14: 126a 78519i bk15: 121a 78520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778901
Row_Buffer_Locality_read = 0.778901
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.525975
Bank_Level_Parallism_Col = 1.313434
Bank_Level_Parallism_Ready = 1.064712
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285496 

BW Util details:
bwutil = 0.037331 
total_CMD = 79478 
util_bw = 2967 
Wasted_Col = 6620 
Wasted_Row = 4311 
Idle = 65580 

BW Util Bottlenecks: 
RCDc_limit = 7314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 629 
rwq = 0 
CCDLc_limit_alone = 629 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75292 
Read = 2967 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 656 
n_pre = 640 
n_ref = 0 
n_req = 2967 
total_req = 2967 

Dual Bus Interface Util: 
issued_total_row = 1296 
issued_total_col = 2967 
Row_Bus_Util =  0.016306 
CoL_Bus_Util = 0.037331 
Either_Row_CoL_Bus_Util = 0.052669 
Issued_on_Two_Bus_Simul_Util = 0.000969 
issued_two_Eff = 0.018395 
queue_avg = 0.233964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.233964
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75223 n_act=675 n_pre=659 n_ref_event=0 n_req=2988 n_rd=2988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0376
n_activity=20501 dram_eff=0.1457
bk0: 194a 78248i bk1: 205a 78311i bk2: 198a 78306i bk3: 201a 78118i bk4: 195a 78164i bk5: 188a 78345i bk6: 189a 78499i bk7: 199a 78247i bk8: 191a 78564i bk9: 210a 77982i bk10: 191a 78085i bk11: 194a 78351i bk12: 180a 78610i bk13: 184a 78481i bk14: 139a 78243i bk15: 130a 78597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774096
Row_Buffer_Locality_read = 0.774096
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489945
Bank_Level_Parallism_Col = 1.288130
Bank_Level_Parallism_Ready = 1.064257
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.257286 

BW Util details:
bwutil = 0.037595 
total_CMD = 79478 
util_bw = 2988 
Wasted_Col = 6851 
Wasted_Row = 4581 
Idle = 65058 

BW Util Bottlenecks: 
RCDc_limit = 7560 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 671 
rwq = 0 
CCDLc_limit_alone = 671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75223 
Read = 2988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 675 
n_pre = 659 
n_ref = 0 
n_req = 2988 
total_req = 2988 

Dual Bus Interface Util: 
issued_total_row = 1334 
issued_total_col = 2988 
Row_Bus_Util =  0.016785 
CoL_Bus_Util = 0.037595 
Either_Row_CoL_Bus_Util = 0.053537 
Issued_on_Two_Bus_Simul_Util = 0.000843 
issued_two_Eff = 0.015746 
queue_avg = 0.205478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.205478
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75386 n_act=618 n_pre=602 n_ref_event=0 n_req=2920 n_rd=2920 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03674
n_activity=20001 dram_eff=0.146
bk0: 195a 78428i bk1: 194a 78316i bk2: 178a 78436i bk3: 198a 78066i bk4: 199a 78269i bk5: 189a 78317i bk6: 182a 78756i bk7: 196a 78151i bk8: 194a 78235i bk9: 195a 78358i bk10: 186a 78535i bk11: 186a 78607i bk12: 186a 78479i bk13: 179a 78581i bk14: 139a 78340i bk15: 124a 78660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788356
Row_Buffer_Locality_read = 0.788356
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461802
Bank_Level_Parallism_Col = 1.283701
Bank_Level_Parallism_Ready = 1.058904
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.258306 

BW Util details:
bwutil = 0.036740 
total_CMD = 79478 
util_bw = 2920 
Wasted_Col = 6431 
Wasted_Row = 4354 
Idle = 65773 

BW Util Bottlenecks: 
RCDc_limit = 6938 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75386 
Read = 2920 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 618 
n_pre = 602 
n_ref = 0 
n_req = 2920 
total_req = 2920 

Dual Bus Interface Util: 
issued_total_row = 1220 
issued_total_col = 2920 
Row_Bus_Util =  0.015350 
CoL_Bus_Util = 0.036740 
Either_Row_CoL_Bus_Util = 0.051486 
Issued_on_Two_Bus_Simul_Util = 0.000604 
issued_two_Eff = 0.011730 
queue_avg = 0.214059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.214059
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75159 n_act=688 n_pre=672 n_ref_event=0 n_req=3016 n_rd=3016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03795
n_activity=20883 dram_eff=0.1444
bk0: 193a 78352i bk1: 207a 78271i bk2: 182a 78484i bk3: 204a 78215i bk4: 192a 78388i bk5: 185a 78516i bk6: 196a 78054i bk7: 194a 78350i bk8: 185a 78456i bk9: 195a 78250i bk10: 189a 78385i bk11: 191a 78363i bk12: 207a 78056i bk13: 205a 78133i bk14: 156a 78067i bk15: 135a 78139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771883
Row_Buffer_Locality_read = 0.771883
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519208
Bank_Level_Parallism_Col = 1.299589
Bank_Level_Parallism_Ready = 1.073939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267004 

BW Util details:
bwutil = 0.037948 
total_CMD = 79478 
util_bw = 3016 
Wasted_Col = 6918 
Wasted_Row = 4669 
Idle = 64875 

BW Util Bottlenecks: 
RCDc_limit = 7689 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 653 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75159 
Read = 3016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 688 
n_pre = 672 
n_ref = 0 
n_req = 3016 
total_req = 3016 

Dual Bus Interface Util: 
issued_total_row = 1360 
issued_total_col = 3016 
Row_Bus_Util =  0.017112 
CoL_Bus_Util = 0.037948 
Either_Row_CoL_Bus_Util = 0.054342 
Issued_on_Two_Bus_Simul_Util = 0.000717 
issued_two_Eff = 0.013197 
queue_avg = 0.217180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.21718
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75160 n_act=698 n_pre=682 n_ref_event=0 n_req=3001 n_rd=3001 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03776
n_activity=20958 dram_eff=0.1432
bk0: 204a 78108i bk1: 196a 77990i bk2: 196a 78442i bk3: 186a 78599i bk4: 207a 77897i bk5: 203a 77983i bk6: 207a 78068i bk7: 172a 78728i bk8: 198a 78274i bk9: 190a 78402i bk10: 190a 78457i bk11: 191a 78314i bk12: 187a 78371i bk13: 204a 77885i bk14: 144a 78225i bk15: 126a 78455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767411
Row_Buffer_Locality_read = 0.767411
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528943
Bank_Level_Parallism_Col = 1.317425
Bank_Level_Parallism_Ready = 1.060313
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.283186 

BW Util details:
bwutil = 0.037759 
total_CMD = 79478 
util_bw = 3001 
Wasted_Col = 6938 
Wasted_Row = 4745 
Idle = 64794 

BW Util Bottlenecks: 
RCDc_limit = 7819 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 620 
rwq = 0 
CCDLc_limit_alone = 620 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75160 
Read = 3001 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 698 
n_pre = 682 
n_ref = 0 
n_req = 3001 
total_req = 3001 

Dual Bus Interface Util: 
issued_total_row = 1380 
issued_total_col = 3001 
Row_Bus_Util =  0.017363 
CoL_Bus_Util = 0.037759 
Either_Row_CoL_Bus_Util = 0.054329 
Issued_on_Two_Bus_Simul_Util = 0.000793 
issued_two_Eff = 0.014590 
queue_avg = 0.230340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.23034
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75198 n_act=679 n_pre=663 n_ref_event=0 n_req=3009 n_rd=3009 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03786
n_activity=20451 dram_eff=0.1471
bk0: 189a 78361i bk1: 202a 77963i bk2: 200a 78185i bk3: 205a 78411i bk4: 180a 78658i bk5: 197a 78129i bk6: 209a 77859i bk7: 193a 78311i bk8: 202a 78255i bk9: 185a 78597i bk10: 191a 78591i bk11: 195a 78293i bk12: 199a 78131i bk13: 198a 78109i bk14: 140a 78397i bk15: 124a 78575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774344
Row_Buffer_Locality_read = 0.774344
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519593
Bank_Level_Parallism_Col = 1.304744
Bank_Level_Parallism_Ready = 1.058491
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272620 

BW Util details:
bwutil = 0.037860 
total_CMD = 79478 
util_bw = 3009 
Wasted_Col = 6759 
Wasted_Row = 4599 
Idle = 65111 

BW Util Bottlenecks: 
RCDc_limit = 7592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 592 
rwq = 0 
CCDLc_limit_alone = 592 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75198 
Read = 3009 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 679 
n_pre = 663 
n_ref = 0 
n_req = 3009 
total_req = 3009 

Dual Bus Interface Util: 
issued_total_row = 1342 
issued_total_col = 3009 
Row_Bus_Util =  0.016885 
CoL_Bus_Util = 0.037860 
Either_Row_CoL_Bus_Util = 0.053851 
Issued_on_Two_Bus_Simul_Util = 0.000893 
issued_two_Eff = 0.016589 
queue_avg = 0.204535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.204535
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75207 n_act=676 n_pre=660 n_ref_event=0 n_req=2989 n_rd=2989 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03761
n_activity=20818 dram_eff=0.1436
bk0: 189a 78365i bk1: 197a 78238i bk2: 198a 78169i bk3: 215a 77711i bk4: 186a 78246i bk5: 193a 78510i bk6: 195a 78337i bk7: 191a 78386i bk8: 201a 78431i bk9: 186a 78447i bk10: 197a 78338i bk11: 200a 78255i bk12: 195a 78287i bk13: 185a 78367i bk14: 135a 78409i bk15: 126a 78442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773837
Row_Buffer_Locality_read = 0.773837
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495967
Bank_Level_Parallism_Col = 1.296716
Bank_Level_Parallism_Ready = 1.050853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266125 

BW Util details:
bwutil = 0.037608 
total_CMD = 79478 
util_bw = 2989 
Wasted_Col = 6800 
Wasted_Row = 4716 
Idle = 64973 

BW Util Bottlenecks: 
RCDc_limit = 7589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75207 
Read = 2989 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 676 
n_pre = 660 
n_ref = 0 
n_req = 2989 
total_req = 2989 

Dual Bus Interface Util: 
issued_total_row = 1336 
issued_total_col = 2989 
Row_Bus_Util =  0.016810 
CoL_Bus_Util = 0.037608 
Either_Row_CoL_Bus_Util = 0.053738 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.012643 
queue_avg = 0.209517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.209517
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75243 n_act=674 n_pre=658 n_ref_event=0 n_req=2957 n_rd=2957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03721
n_activity=20372 dram_eff=0.1452
bk0: 186a 78555i bk1: 196a 78239i bk2: 180a 78485i bk3: 196a 78241i bk4: 189a 78240i bk5: 177a 78516i bk6: 207a 78022i bk7: 197a 78172i bk8: 205a 78153i bk9: 193a 78263i bk10: 192a 78097i bk11: 189a 78287i bk12: 191a 78566i bk13: 185a 78488i bk14: 136a 78274i bk15: 138a 78316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772066
Row_Buffer_Locality_read = 0.772066
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520149
Bank_Level_Parallism_Col = 1.297059
Bank_Level_Parallism_Ready = 1.067974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264112 

BW Util details:
bwutil = 0.037205 
total_CMD = 79478 
util_bw = 2957 
Wasted_Col = 6800 
Wasted_Row = 4512 
Idle = 65209 

BW Util Bottlenecks: 
RCDc_limit = 7552 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 613 
rwq = 0 
CCDLc_limit_alone = 613 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75243 
Read = 2957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 674 
n_pre = 658 
n_ref = 0 
n_req = 2957 
total_req = 2957 

Dual Bus Interface Util: 
issued_total_row = 1332 
issued_total_col = 2957 
Row_Bus_Util =  0.016759 
CoL_Bus_Util = 0.037205 
Either_Row_CoL_Bus_Util = 0.053285 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.012751 
queue_avg = 0.213669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.213669
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75309 n_act=642 n_pre=626 n_ref_event=0 n_req=2950 n_rd=2950 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03712
n_activity=20152 dram_eff=0.1464
bk0: 200a 78363i bk1: 188a 78498i bk2: 196a 78720i bk3: 198a 78236i bk4: 199a 78117i bk5: 188a 78374i bk6: 181a 78373i bk7: 200a 78195i bk8: 190a 78206i bk9: 199a 78268i bk10: 202a 78093i bk11: 197a 78235i bk12: 188a 78475i bk13: 178a 78522i bk14: 125a 78533i bk15: 121a 78644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782373
Row_Buffer_Locality_read = 0.782373
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499530
Bank_Level_Parallism_Col = 1.315234
Bank_Level_Parallism_Ready = 1.060678
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.283038 

BW Util details:
bwutil = 0.037117 
total_CMD = 79478 
util_bw = 2950 
Wasted_Col = 6380 
Wasted_Row = 4505 
Idle = 65643 

BW Util Bottlenecks: 
RCDc_limit = 7192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75309 
Read = 2950 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 642 
n_pre = 626 
n_ref = 0 
n_req = 2950 
total_req = 2950 

Dual Bus Interface Util: 
issued_total_row = 1268 
issued_total_col = 2950 
Row_Bus_Util =  0.015954 
CoL_Bus_Util = 0.037117 
Either_Row_CoL_Bus_Util = 0.052455 
Issued_on_Two_Bus_Simul_Util = 0.000617 
issued_two_Eff = 0.011753 
queue_avg = 0.227912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.227912
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75385 n_act=620 n_pre=604 n_ref_event=0 n_req=2935 n_rd=2935 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03693
n_activity=19772 dram_eff=0.1484
bk0: 192a 78432i bk1: 189a 78509i bk2: 192a 78207i bk3: 192a 78230i bk4: 195a 78026i bk5: 195a 78375i bk6: 188a 78451i bk7: 191a 78483i bk8: 217a 77935i bk9: 184a 78530i bk10: 185a 78635i bk11: 190a 78455i bk12: 185a 78697i bk13: 199a 78403i bk14: 124a 78435i bk15: 117a 78671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788756
Row_Buffer_Locality_read = 0.788756
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493871
Bank_Level_Parallism_Col = 1.297940
Bank_Level_Parallism_Ready = 1.063714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269187 

BW Util details:
bwutil = 0.036928 
total_CMD = 79478 
util_bw = 2935 
Wasted_Col = 6295 
Wasted_Row = 4231 
Idle = 66017 

BW Util Bottlenecks: 
RCDc_limit = 6913 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 627 
rwq = 0 
CCDLc_limit_alone = 627 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75385 
Read = 2935 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 2935 
total_req = 2935 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 2935 
Row_Bus_Util =  0.015400 
CoL_Bus_Util = 0.036928 
Either_Row_CoL_Bus_Util = 0.051499 
Issued_on_Two_Bus_Simul_Util = 0.000830 
issued_two_Eff = 0.016125 
queue_avg = 0.218979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.218979
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75266 n_act=661 n_pre=645 n_ref_event=0 n_req=2963 n_rd=2963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03728
n_activity=20482 dram_eff=0.1447
bk0: 193a 78355i bk1: 190a 78209i bk2: 193a 78375i bk3: 195a 78397i bk4: 203a 78154i bk5: 198a 78279i bk6: 192a 78409i bk7: 197a 78442i bk8: 190a 78365i bk9: 188a 78149i bk10: 185a 78526i bk11: 196a 78238i bk12: 204a 78141i bk13: 193a 78356i bk14: 130a 78426i bk15: 116a 78695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776915
Row_Buffer_Locality_read = 0.776915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502065
Bank_Level_Parallism_Col = 1.304929
Bank_Level_Parallism_Ready = 1.053999
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273056 

BW Util details:
bwutil = 0.037281 
total_CMD = 79478 
util_bw = 2963 
Wasted_Col = 6600 
Wasted_Row = 4481 
Idle = 65434 

BW Util Bottlenecks: 
RCDc_limit = 7425 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 538 
rwq = 0 
CCDLc_limit_alone = 538 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75266 
Read = 2963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 661 
n_pre = 645 
n_ref = 0 
n_req = 2963 
total_req = 2963 

Dual Bus Interface Util: 
issued_total_row = 1306 
issued_total_col = 2963 
Row_Bus_Util =  0.016432 
CoL_Bus_Util = 0.037281 
Either_Row_CoL_Bus_Util = 0.052996 
Issued_on_Two_Bus_Simul_Util = 0.000717 
issued_two_Eff = 0.013533 
queue_avg = 0.215066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.215066
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75331 n_act=640 n_pre=624 n_ref_event=0 n_req=2942 n_rd=2942 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03702
n_activity=20033 dram_eff=0.1469
bk0: 204a 78098i bk1: 177a 78688i bk2: 191a 78203i bk3: 196a 78148i bk4: 201a 78236i bk5: 197a 77976i bk6: 193a 78435i bk7: 179a 78705i bk8: 182a 78684i bk9: 193a 78417i bk10: 190a 78567i bk11: 194a 78416i bk12: 187a 78503i bk13: 184a 78431i bk14: 137a 78311i bk15: 137a 78229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782461
Row_Buffer_Locality_read = 0.782461
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.494145
Bank_Level_Parallism_Col = 1.282616
Bank_Level_Parallism_Ready = 1.067981
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262351 

BW Util details:
bwutil = 0.037017 
total_CMD = 79478 
util_bw = 2942 
Wasted_Col = 6609 
Wasted_Row = 4198 
Idle = 65729 

BW Util Bottlenecks: 
RCDc_limit = 7186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 629 
rwq = 0 
CCDLc_limit_alone = 629 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75331 
Read = 2942 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 640 
n_pre = 624 
n_ref = 0 
n_req = 2942 
total_req = 2942 

Dual Bus Interface Util: 
issued_total_row = 1264 
issued_total_col = 2942 
Row_Bus_Util =  0.015904 
CoL_Bus_Util = 0.037017 
Either_Row_CoL_Bus_Util = 0.052178 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.014227 
queue_avg = 0.202358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.202358
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75129 n_act=713 n_pre=697 n_ref_event=0 n_req=3000 n_rd=3000 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03775
n_activity=21112 dram_eff=0.1421
bk0: 204a 77854i bk1: 193a 78240i bk2: 198a 78352i bk3: 204a 78017i bk4: 184a 78362i bk5: 201a 78127i bk6: 194a 78388i bk7: 185a 78511i bk8: 201a 78126i bk9: 183a 78662i bk10: 198a 78218i bk11: 200a 78048i bk12: 195a 78275i bk13: 193a 78129i bk14: 141a 78181i bk15: 126a 78501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762333
Row_Buffer_Locality_read = 0.762333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505149
Bank_Level_Parallism_Col = 1.292404
Bank_Level_Parallism_Ready = 1.066000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272058 

BW Util details:
bwutil = 0.037746 
total_CMD = 79478 
util_bw = 3000 
Wasted_Col = 7246 
Wasted_Row = 4807 
Idle = 64425 

BW Util Bottlenecks: 
RCDc_limit = 8024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 618 
rwq = 0 
CCDLc_limit_alone = 618 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75129 
Read = 3000 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 713 
n_pre = 697 
n_ref = 0 
n_req = 3000 
total_req = 3000 

Dual Bus Interface Util: 
issued_total_row = 1410 
issued_total_col = 3000 
Row_Bus_Util =  0.017741 
CoL_Bus_Util = 0.037746 
Either_Row_CoL_Bus_Util = 0.054720 
Issued_on_Two_Bus_Simul_Util = 0.000768 
issued_two_Eff = 0.014026 
queue_avg = 0.231636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.231636
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75304 n_act=649 n_pre=633 n_ref_event=0 n_req=2946 n_rd=2946 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03707
n_activity=20724 dram_eff=0.1422
bk0: 193a 78305i bk1: 185a 78539i bk2: 191a 78454i bk3: 203a 78078i bk4: 202a 78134i bk5: 205a 78277i bk6: 191a 78395i bk7: 189a 78262i bk8: 185a 78380i bk9: 193a 78401i bk10: 199a 78136i bk11: 181a 78668i bk12: 184a 78473i bk13: 189a 78400i bk14: 128a 78349i bk15: 128a 78559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779701
Row_Buffer_Locality_read = 0.779701
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461501
Bank_Level_Parallism_Col = 1.287201
Bank_Level_Parallism_Ready = 1.071962
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.257068 

BW Util details:
bwutil = 0.037067 
total_CMD = 79478 
util_bw = 2946 
Wasted_Col = 6610 
Wasted_Row = 4665 
Idle = 65257 

BW Util Bottlenecks: 
RCDc_limit = 7252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 683 
rwq = 0 
CCDLc_limit_alone = 683 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75304 
Read = 2946 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 649 
n_pre = 633 
n_ref = 0 
n_req = 2946 
total_req = 2946 

Dual Bus Interface Util: 
issued_total_row = 1282 
issued_total_col = 2946 
Row_Bus_Util =  0.016130 
CoL_Bus_Util = 0.037067 
Either_Row_CoL_Bus_Util = 0.052518 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.012937 
queue_avg = 0.206875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.206875
Memory Partition 30: 
Memory Sub Parition 60: pending memory requests:
  mf: uid=3273156, sid79:w4294967295, part=30, addr=0x7f7247a07180, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (135282), 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75379 n_act=620 n_pre=604 n_ref_event=0 n_req=2928 n_rd=2928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03684
n_activity=19990 dram_eff=0.1465
bk0: 192a 78486i bk1: 180a 78616i bk2: 204a 77948i bk3: 200a 78297i bk4: 185a 78459i bk5: 188a 78537i bk6: 200a 78070i bk7: 180a 78519i bk8: 193a 78280i bk9: 191a 78394i bk10: 198a 78159i bk11: 196a 78390i bk12: 189a 78660i bk13: 183a 78520i bk14: 114a 78759i bk15: 135a 78357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788251
Row_Buffer_Locality_read = 0.788251
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469944
Bank_Level_Parallism_Col = 1.304249
Bank_Level_Parallism_Ready = 1.069331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277054 

BW Util details:
bwutil = 0.036840 
total_CMD = 79478 
util_bw = 2928 
Wasted_Col = 6307 
Wasted_Row = 4456 
Idle = 65787 

BW Util Bottlenecks: 
RCDc_limit = 6942 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 587 
rwq = 0 
CCDLc_limit_alone = 587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75379 
Read = 2928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 2928 
total_req = 2928 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 2928 
Row_Bus_Util =  0.015400 
CoL_Bus_Util = 0.036840 
Either_Row_CoL_Bus_Util = 0.051574 
Issued_on_Two_Bus_Simul_Util = 0.000667 
issued_two_Eff = 0.012930 
queue_avg = 0.211430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.21143
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79478 n_nop=75110 n_act=725 n_pre=709 n_ref_event=0 n_req=2994 n_rd=2994 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03767
n_activity=21279 dram_eff=0.1407
bk0: 197a 78149i bk1: 205a 77952i bk2: 183a 78471i bk3: 204a 77879i bk4: 197a 78170i bk5: 197a 78041i bk6: 201a 78126i bk7: 195a 78345i bk8: 190a 78368i bk9: 184a 78528i bk10: 189a 78356i bk11: 189a 78371i bk12: 209a 77839i bk13: 189a 78437i bk14: 126a 78524i bk15: 139a 78179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757849
Row_Buffer_Locality_read = 0.757849
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526116
Bank_Level_Parallism_Col = 1.293320
Bank_Level_Parallism_Ready = 1.062458
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265579 

BW Util details:
bwutil = 0.037671 
total_CMD = 79478 
util_bw = 2994 
Wasted_Col = 7273 
Wasted_Row = 4743 
Idle = 64468 

BW Util Bottlenecks: 
RCDc_limit = 8109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 633 
rwq = 0 
CCDLc_limit_alone = 633 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79478 
n_nop = 75110 
Read = 2994 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 725 
n_pre = 709 
n_ref = 0 
n_req = 2994 
total_req = 2994 

Dual Bus Interface Util: 
issued_total_row = 1434 
issued_total_col = 2994 
Row_Bus_Util =  0.018043 
CoL_Bus_Util = 0.037671 
Either_Row_CoL_Bus_Util = 0.054959 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.013736 
queue_avg = 0.219595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.219595

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6202, Miss = 1512, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6282, Miss = 1572, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6223, Miss = 1562, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 6236, Miss = 1543, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6115, Miss = 1488, Miss_rate = 0.243, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 6198, Miss = 1525, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 6203, Miss = 1529, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6197, Miss = 1533, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6167, Miss = 1491, Miss_rate = 0.242, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 6207, Miss = 1546, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6164, Miss = 1512, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6204, Miss = 1511, Miss_rate = 0.244, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 6165, Miss = 1520, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 6144, Miss = 1513, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 6195, Miss = 1503, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6135, Miss = 1529, Miss_rate = 0.249, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 6192, Miss = 1512, Miss_rate = 0.244, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 6133, Miss = 1475, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6170, Miss = 1530, Miss_rate = 0.248, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 6141, Miss = 1495, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6210, Miss = 1503, Miss_rate = 0.242, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 6213, Miss = 1508, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6163, Miss = 1517, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 6151, Miss = 1514, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 6134, Miss = 1506, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6273, Miss = 1570, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 6193, Miss = 1493, Miss_rate = 0.241, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 6089, Miss = 1495, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6218, Miss = 1533, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6142, Miss = 1488, Miss_rate = 0.242, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 6157, Miss = 1474, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6165, Miss = 1546, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 6181, Miss = 1520, Miss_rate = 0.246, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[33]: Access = 6195, Miss = 1546, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[34]: Access = 6132, Miss = 1521, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6202, Miss = 1543, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6283, Miss = 1515, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6149, Miss = 1486, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6308, Miss = 1557, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 6259, Miss = 1534, Miss_rate = 0.245, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 6193, Miss = 1538, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 6218, Miss = 1542, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6206, Miss = 1547, Miss_rate = 0.249, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[43]: Access = 6221, Miss = 1536, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6163, Miss = 1518, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6215, Miss = 1529, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 6128, Miss = 1519, Miss_rate = 0.248, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 6191, Miss = 1506, Miss_rate = 0.243, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 6223, Miss = 1538, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6131, Miss = 1479, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6090, Miss = 1490, Miss_rate = 0.245, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[51]: Access = 6231, Miss = 1527, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6255, Miss = 1518, Miss_rate = 0.243, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 6230, Miss = 1519, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6166, Miss = 1526, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6186, Miss = 1491, Miss_rate = 0.241, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[56]: Access = 6220, Miss = 1527, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6204, Miss = 1530, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 6187, Miss = 1500, Miss_rate = 0.242, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 6186, Miss = 1511, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6188, Miss = 1486, Miss_rate = 0.240, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 6137, Miss = 1496, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6190, Miss = 1533, Miss_rate = 0.248, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[63]: Access = 6184, Miss = 1539, Miss_rate = 0.249, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 396033
L2_total_cache_misses = 97215
L2_total_cache_miss_rate = 0.2455
L2_total_cache_pending_hits = 53
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 31
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2167
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 173
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393662
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2371
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=393662
icnt_total_pkts_simt_to_mem=396035
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 395858
Req_Network_cycles = 135299
Req_Network_injected_packets_per_cycle =       2.9258 
Req_Network_conflicts_per_cycle =       0.3032
Req_Network_conflicts_per_cycle_util =       0.7817
Req_Bank_Level_Parallism =       7.5419
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0059
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0457

Reply_Network_injected_packets_num = 393662
Reply_Network_cycles = 135299
Reply_Network_injected_packets_per_cycle =        2.9096
Reply_Network_conflicts_per_cycle =        0.0586
Reply_Network_conflicts_per_cycle_util =       0.1557
Reply_Bank_Level_Parallism =       7.7275
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0364
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 46 sec (286 sec)
gpgpu_simulation_rate = 405567 (inst/sec)
gpgpu_simulation_rate = 473 (cycle/sec)
gpgpu_silicon_slowdown = 3059196x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 8741
gpu_sim_insn = 11358666
gpu_ipc =    1299.4698
gpu_tot_sim_cycle = 144040
gpu_tot_sim_insn = 127350928
gpu_tot_ipc =     884.1359
gpu_tot_issued_cta = 23448
gpu_occupancy = 73.7501% 
gpu_tot_occupancy = 43.2431% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5751
partiton_level_parallism_total  =       2.9652
partiton_level_parallism_util =       9.4754
partiton_level_parallism_util_total  =       7.6562
L2_BW  =     165.5417 GB/Sec
L2_BW_total  =     136.5949 GB/Sec
gpu_total_sim_rate=390647

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8674, Miss = 6392, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 8622, Miss = 6408, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8446, Miss = 6322, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8568, Miss = 6397, Miss_rate = 0.747, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8611, Miss = 6369, Miss_rate = 0.740, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 9064, Miss = 6574, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8901, Miss = 6591, Miss_rate = 0.740, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8448, Miss = 6349, Miss_rate = 0.752, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8734, Miss = 6445, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8679, Miss = 6345, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8369, Miss = 6238, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8493, Miss = 6187, Miss_rate = 0.728, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8926, Miss = 6552, Miss_rate = 0.734, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8455, Miss = 6331, Miss_rate = 0.749, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8766, Miss = 6510, Miss_rate = 0.743, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[15]: Access = 8457, Miss = 6392, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 8738, Miss = 6522, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 8683, Miss = 6457, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 8928, Miss = 6594, Miss_rate = 0.739, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 8803, Miss = 6553, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 8187, Miss = 6201, Miss_rate = 0.757, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 8717, Miss = 6445, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 8969, Miss = 6490, Miss_rate = 0.724, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[23]: Access = 8314, Miss = 6261, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 8646, Miss = 6323, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 8930, Miss = 6548, Miss_rate = 0.733, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[26]: Access = 9070, Miss = 6624, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 8544, Miss = 6385, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 8647, Miss = 6381, Miss_rate = 0.738, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[29]: Access = 8792, Miss = 6672, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 9160, Miss = 6738, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 8693, Miss = 6396, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 9016, Miss = 6582, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 8989, Miss = 6639, Miss_rate = 0.739, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 8606, Miss = 6411, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 8836, Miss = 6618, Miss_rate = 0.749, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 8411, Miss = 6302, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 8774, Miss = 6516, Miss_rate = 0.743, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 9100, Miss = 6647, Miss_rate = 0.730, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[39]: Access = 9055, Miss = 6569, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 8595, Miss = 6462, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 8637, Miss = 6408, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 8510, Miss = 6559, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 8472, Miss = 6321, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 8143, Miss = 6070, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 8685, Miss = 6574, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 8927, Miss = 6639, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 8664, Miss = 6348, Miss_rate = 0.733, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[48]: Access = 8845, Miss = 6461, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 8564, Miss = 6444, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 9178, Miss = 6718, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 8261, Miss = 6240, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 8580, Miss = 6414, Miss_rate = 0.748, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[53]: Access = 8644, Miss = 6460, Miss_rate = 0.747, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[54]: Access = 8840, Miss = 6474, Miss_rate = 0.732, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[55]: Access = 8740, Miss = 6529, Miss_rate = 0.747, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[56]: Access = 8572, Miss = 6340, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 8510, Miss = 6351, Miss_rate = 0.746, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[58]: Access = 8710, Miss = 6548, Miss_rate = 0.752, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 9102, Miss = 6736, Miss_rate = 0.740, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[60]: Access = 8829, Miss = 6623, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 8270, Miss = 6322, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 8514, Miss = 6379, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 8681, Miss = 6417, Miss_rate = 0.739, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[64]: Access = 8642, Miss = 6412, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 8736, Miss = 6520, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 9031, Miss = 6599, Miss_rate = 0.731, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[67]: Access = 8937, Miss = 6524, Miss_rate = 0.730, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[68]: Access = 8744, Miss = 6368, Miss_rate = 0.728, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[69]: Access = 8969, Miss = 6627, Miss_rate = 0.739, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[70]: Access = 9133, Miss = 6496, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 8497, Miss = 6358, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 9130, Miss = 6691, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 8513, Miss = 6332, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 8724, Miss = 6564, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 8377, Miss = 6284, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 8382, Miss = 6350, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 8581, Miss = 6306, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 8415, Miss = 6460, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 8968, Miss = 6513, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 696073
	L1D_total_cache_misses = 516517
	L1D_total_cache_miss_rate = 0.7420
	L1D_total_cache_pending_hits = 39
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.081
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 122237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 138270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 286642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 38
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 547187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148886

Total_core_cache_fail_stats:
ctas_completed 23448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1030, 1352, 1093, 1463, 1282, 1020, 1156, 960, 1005, 1084, 990, 1005, 945, 1198, 1102, 990, 987, 1042, 1281, 1249, 1159, 1144, 1566, 1002, 1135, 1114, 1002, 957, 1237, 1114, 1138, 957, 1193, 1572, 1018, 993, 1401, 1072, 963, 933, 1051, 1320, 963, 1115, 1295, 1153, 1192, 1491, 1175, 1239, 978, 948, 1159, 1096, 1096, 1081, 1249, 1144, 1222, 933, 933, 1393, 1099, 1120, 
gpgpu_n_tot_thrd_icount = 127350928
gpgpu_n_tot_w_icount = 5823592
gpgpu_n_stall_shd_mem = 3208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 424912
gpgpu_n_mem_write_global = 2196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12178778
gpgpu_n_store_insn = 191920
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3208
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3721722	W0_Idle:2637609	W0_Scoreboard:9724065	W1:868889	W2:181242	W3:29318	W4:6885	W5:1320	W6:195	W7:75	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:5	W26:13	W27:88	W28:436	W29:1650	W30:6347	W31:16549	W32:3913420
single_issue_nums: WS0:1456219	WS1:1455618	WS2:1454958	WS3:1456797	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3399296 {8:424912,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 93504 {40:2038,72:141,104:15,136:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16996480 {40:424912,}
maxmflatency = 490 
max_icnt2mem_latency = 35 
maxmrqlatency = 130 
max_icnt2sh_latency = 5 
averagemflatency = 221 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:11885 	37204 	9496 	10697 	14099 	11536 	421 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	329548 	95364 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1294 	901 	1 	424906 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	424710 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        43 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      7317      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7914      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5837      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5979      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      6170      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5938      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5632      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      7900      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]:  3.942308  4.468085  4.948718  6.370370  4.658536  4.270833  4.846154  4.850000  3.943396  4.266667  3.343750  6.258065  4.272727  4.780488  3.095238  3.069767 
dram[1]:  4.098039  5.593750  5.781250  3.754717  4.395349  3.740741  4.780488  4.170213  5.210526  4.282609  4.120000  3.979592  4.627907  4.395349  3.139535  2.956522 
dram[2]:  3.474576  5.166667  3.900000  4.080000  4.229167  5.727273  5.562500  5.138889  4.650000  4.627907  4.707317  4.260870  5.470588  4.163265  3.289474  3.214286 
dram[3]:  3.870370  5.270270  6.814815  4.595238  4.581395  4.875000  4.297873  4.767442  4.974359  4.500000  3.763636  4.973684  4.674418  4.622222  4.615385  3.186047 
dram[4]:  3.451613  4.731707  4.789474  5.848485  3.745455  4.717949  4.775000  3.642857  4.775000  5.470588  4.682927  4.581395  3.672727  5.812500  3.870968  3.150000 
dram[5]:  3.722222  4.725000  5.500000  6.629630  4.577778  5.105263  4.468085  5.250000  4.590909  4.347826 11.875000  5.472222  4.894737  5.470588  3.666667  3.457143 
dram[6]:  4.361702  4.104167  5.500000  6.090909  4.239130  6.214286  4.738095  5.937500  3.882353  4.333333  4.523809  4.953488  3.607143  4.545455  3.617647  3.324324 
dram[7]:  5.428571  5.228571  4.585366  5.162162  4.431818  5.514286  4.871795  5.076923  5.606061  4.431818  3.759259  3.380952  5.166667  4.707317  3.514286  2.884615 
dram[8]:  6.653846  4.642857  5.054054  4.355556  5.416667  4.725000  4.140000  5.027027  4.682927  4.850000  5.676471  5.000000  3.400000  5.709677  3.088889  3.170732 
dram[9]:  4.318182  3.942308  4.674418  5.906250  5.371428  4.195652  4.825000  5.750000  5.181818  5.078948  4.829268  3.807692  3.979167  6.653846  2.897959  3.209302 
dram[10]:  5.750000  4.414634  4.369565  5.757576  4.868421  4.282609  4.725000  3.865385  4.173913  4.523809  3.571429  4.295455  6.642857  4.975000  3.250000  3.268293 
dram[11]:  4.666667  4.511111  4.250000  4.666667  4.692307  4.900000  5.142857  3.745455  4.714286  4.355556  5.027027  5.416667  5.135135  7.240000  3.200000  3.200000 
dram[12]:  5.135135  4.488889  3.920000  4.000000  4.148936  4.974359  4.360000  3.716981  5.472222  4.850000  4.400000  3.862745  5.108108  5.969697  3.022222  3.540540 
dram[13]:  3.920000  4.500000  4.395349  4.312500  5.351351  4.642857  6.884615  4.743590  5.485714  5.545455  4.534883  5.111111  5.636364  5.636364  4.068965  3.571429 
dram[14]:  5.000000  4.477273  3.264706  4.743590  4.682927  6.103448  5.142857  3.607143  4.000000  5.200000  5.050000  5.078948  4.111111  6.200000  3.486486  3.473684 
dram[15]:  4.125000  3.941176  4.707317  3.862745  5.054054  3.660714  4.775000  4.769231  3.979592  4.266667  5.866667  4.326087  5.081081  5.216216  3.307692  3.068182 
dram[16]:  4.571429  3.714286  5.750000  4.488372  4.975000  5.875000  5.388889  4.750000  5.222222  4.581395  5.138889  4.080000  4.595238  3.683333  3.500000  3.361111 
dram[17]:  4.409091  4.880952  4.604651  3.942308  4.062500  4.585366  5.250000  4.413043  5.787879  3.888889  3.820000  4.829268  5.806452  5.257143  2.895833  3.823529 
dram[18]:  5.131579  4.500000  4.944445  3.884615  4.522727  4.595238  7.000000  4.000000  4.409091  4.738095  5.470588  6.129032  5.166667  5.545455  3.309524  4.000000 
dram[19]:  4.825000  4.704545  5.055555  4.636364  4.923077  5.781250  3.769231  4.731707  5.000000  4.431818  4.846154  5.026316  4.058824  4.270833  2.943396  2.700000 
dram[20]:  4.163265  3.703704  5.025641  5.878788  3.568965  3.763636  4.140000  6.923077  4.714286  4.974359  5.135135  4.627907  4.794872  3.649123  3.130435  3.435897 
dram[21]:  4.725000  3.672727  4.347826  5.225000  6.000000  4.104167  3.483333  4.581395  4.590909  5.967742  6.366667  4.627907  4.061224  4.040816  3.414634  3.757576 
dram[22]:  4.846154  4.581395  4.208333  3.359375  4.133333  5.514286  4.627907  4.897436  5.153846  5.166667  4.785714  4.651163  4.534883  4.743590  3.309524  3.150000 
dram[23]:  5.812500  4.355556  5.142857  4.355556  4.108696  5.363636  3.905660  4.191489  4.183673  4.488372  3.840000  4.395349  5.787879  5.285714  3.238095  3.209302 
dram[24]:  5.000000  5.529412  7.538462  4.400000  4.234043  4.820513  4.309524  4.255319  4.042553  4.738095  4.122449  4.377778  5.222222  5.085714  3.472222  3.781250 
dram[25]:  5.333333  5.727273  4.173913  4.260870  3.679245  4.875000  4.947369  5.270270  3.807018  5.411765  5.967742  5.243243  6.607143  5.236842  3.179487  3.903226 
dram[26]:  4.804878  4.222222  4.948718  4.975000  4.140000  4.500000  4.800000  5.153846  4.619048  4.086957  5.606061  4.166667  4.078432  4.707317  3.250000  4.000000 
dram[27]:  4.080000  6.555555  4.062500  4.081633  4.276596  3.581818  5.184210  6.535714  6.500000  4.948718  5.705883  5.076923  5.194445  4.842105  3.044445  3.044445 
dram[28]:  3.517241  4.386364  4.714286  3.849057  4.487805  4.187500  4.974359  5.285714  4.020000  6.535714  4.400000  3.921569  4.431818  3.938776  2.820000  3.500000 
dram[29]:  4.581395  5.606061  5.026316  4.060000  3.961539  4.767442  4.897436  4.200000  4.500000  5.078948  3.980000  6.241379  5.222222  4.973684  3.047619  3.657143 
dram[30]:  5.485714  6.000000  3.709091  4.761905  4.868421  5.696970  3.846154  5.454545  4.386364  5.026316  4.125000  5.025641  6.517241  5.382353  4.222222  3.139535 
dram[31]:  3.940000  3.660714  5.083333  3.517241  4.020408  3.788461  4.102041  4.756098  5.000000  5.575758  4.725000  4.609756  3.483333  4.973684  3.500000  2.895833 
average row locality = 95339/21314 = 4.473069
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       205       210       193       172       191       205       189       194       209       192       214       194       188       196       130       132 
dram[1]:       209       179       185       199       189       202       196       196       198       197       206       195       199       189       135       136 
dram[2]:       205       186       195       204       203       189       178       185       186       199       193       196       186       204       125       135 
dram[3]:       209       195       184       193       197       195       202       205       194       198       207       189       201       208       120       137 
dram[4]:       214       194       182       193       206       184       191       204       191       186       192       197       202       186       120       126 
dram[5]:       201       189       198       179       206       194       210       189       202       200       190       197       186       186       143       121 
dram[6]:       205       197       187       201       195       174       199       190       198       195       190       213       202       200       123       123 
dram[7]:       190       183       188       191       195       193       190       198       185       195       203       213       186       193       123       150 
dram[8]:       173       195       187       196       195       189       207       186       192       194       193       180       204       177       139       130 
dram[9]:       190       205       201       189       188       193       193       184       171       193       198       198       191       173       142       138 
dram[10]:       184       181       201       190       185       197       189       201       192       190       200       189       186       199       130       134 
dram[11]:       182       203       204       196       183       196       180       206       198       196       186       195       190       181       128       144 
dram[12]:       190       202       196       204       195       194       218       197       197       194       198       197       189       197       136       131 
dram[13]:       196       198       189       207       198       195       179       185       192       183       195       184       186       186       118       125 
dram[14]:       180       197       222       185       192       177       180       202       200       182       202       193       185       186       129       132 
dram[15]:       198       201       193       197       187       205       191       186       195       192       176       199       188       193       129       135 
dram[16]:       192       208       184       193       199       188       194       190       188       197       185       204       193       221       126       121 
dram[17]:       194       205       198       205       195       188       189       203       191       210       191       198       180       184       139       130 
dram[18]:       195       198       178       202       199       193       182       200       194       199       186       190       186       183       139       124 
dram[19]:       193       207       182       204       192       185       196       194       185       195       189       191       207       205       156       135 
dram[20]:       204       200       196       194       207       207       207       180       198       194       190       199       187       208       144       134 
dram[21]:       189       202       200       209       180       197       209       197       202       185       191       199       199       198       140       124 
dram[22]:       189       197       202       215       186       193       199       191       201       186       201       200       195       185       139       126 
dram[23]:       186       196       180       196       189       177       207       197       205       193       192       189       191       185       136       138 
dram[24]:       200       188       196       198       199       188       181       200       190       199       202       197       188       178       125       121 
dram[25]:       192       189       192       196       195       195       188       195       217       184       185       194       185       199       124       121 
dram[26]:       197       190       193       199       207       198       192       201       194       188       185       200       208       193       130       120 
dram[27]:       204       177       195       200       201       197       197       183       182       193       194       198       187       184       137       137 
dram[28]:       204       193       198       204       184       201       194       185       201       183       198       200       195       193       141       126 
dram[29]:       197       185       191       203       206       205       191       189       189       193       199       181       188       189       128       128 
dram[30]:       192       180       204       200       185       188       200       180       193       191       198       196       189       183       114       135 
dram[31]:       197       205       183       204       197       197       201       195       190       184       189       189       209       189       126       139 
total dram reads = 95339
bank skew: 222/114 = 1.95
chip skew: 3049/2916 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        979       940      1001      1062      1013       946      1025      1017       949       985       941      1000       999       967       970       937
dram[1]:        956      1053      1021      1002       991       968       980       987       988       969       937       991      1005       989       923       936
dram[2]:        980      1020       986       953       953       996      1028      1003      1023       998       981       973      1034       963       968       932
dram[3]:        976      1009      1027       986       983       978       965       937       995       957       959      1004       964       933       979       911
dram[4]:        965      1003      1034       984       958      1016      1014       951       994      1020      1012       988       970      1002       979       980
dram[5]:        996      1023       944      1035       963       997       930      1012       965       967       979       991       994      1023       879      1009
dram[6]:        974       998      1028       954       982      1070       973       990       964       975       990       912       952       979       973       975
dram[7]:       1041      1030      1010       989       979       988       993       989       997       979       996       938       999       967       975       858
dram[8]:       1084      1010       996      1001       984      1014       959      1026       990       999       989      1024       964      1039       916       934
dram[9]:       1024       970       981       990      1015      1012       990      1013      1057       978       979       977      1001      1046       903       905
dram[10]:       1045      1040       981      1020      1018       983      1009       989      1006       987       999      1018      1006       989       959       938
dram[11]:       1040       970       959       972      1016       978      1042       974       971       979      1029       968      1000      1026       947       880
dram[12]:       1039       981       973       975       991       999       920       973       965       993       942       976      1014       971       918       951
dram[13]:       1010       987      1001       946       975      1021      1042      1022       973      1020       980      1003       997      1004       996       998
dram[14]:       1062      1013       912      1028       982      1042      1011       961       986      1016       954      1027      1013      1014       951       952
dram[15]:       1003       964       997       985      1029       974       986      1017       968       981      1040       971      1002       971       957       948
dram[16]:       1018       978      1014       984       972       985       985       994       995       958      1027       962       990       924      1016       995
dram[17]:       1014       981       960       958       977      1026      1003       967       974       937      1000       955      1018      1013       910       930
dram[18]:        998       998      1038       986       968       971      1042       993      1025       980      1008      1011      1009      1008       952       981
dram[19]:       1024       963      1015       971      1034      1031       997       999      1028       984      1008      1000       940       957       917       935
dram[20]:        972       987       979       968       944       943       945      1046       966       980       990       963      1013       944       971       923
dram[21]:       1031       978       960       946      1032       980       952       980       959      1020       986       948       972       969       976       969
dram[22]:       1011      1008       957       950      1015       992       959       997       954      1013       952       958       987      1020       942       983
dram[23]:       1046       994      1045       978       999      1048       973       972       939      1006       993       989       982       998       915       929
dram[24]:        986      1032       999       987       982      1019      1025       977      1003       966       961       986      1012      1026       981       973
dram[25]:       1024      1019      1014       970      1005      1007      1007       977       932      1011      1006       974       993       968       963       966
dram[26]:       1008      1016      1003       975       974       979      1000       956      1014      1026      1008       977       945       998       960       993
dram[27]:        980      1057      1005       955       969       987       970      1028      1032       988       972       967      1006      1023       922       912
dram[28]:       1014      1014       980       976      1011       967       991      1016       987      1038       969       962       975       997       913       948
dram[29]:        996      1055       999       972       961       962       988      1011       991       987       971      1021      1003      1029       955       952
dram[30]:       1029      1040       990       977      1013      1002       971      1044       980       992       969       987      1012      1039      1014       923
dram[31]:       1021       963      1017       958       970       983       978       997       988      1015       995       993       957      1000       969       903
maximum mf latency per bank:
dram[0]:        422       410       408       402       419       422       441       406       403       425       423       380       426       477       380       421
dram[1]:        405       397       411       440       457       417       417       399       399       423       413       412       426       385       475       414
dram[2]:        434       400       418       405       433       406       377       422       423       428       383       387       370       427       418       430
dram[3]:        423       421       394       411       374       409       409       382       379       384       405       399       361       394       416       403
dram[4]:        469       421       405       402       411       475       414       402       404       386       412       415       427       429       410       402
dram[5]:        403       426       413       407       449       410       414       405       401       400       365       420       422       420       428       396
dram[6]:        409       419       433       387       427       412       417       423       417       419       412       445       412       414       417       396
dram[7]:        420       391       401       381       399       405       386       414       404       457       490       406       395       415       413       452
dram[8]:        409       396       416       421       404       406       431       407       412       393       448       422       422       378       419       475
dram[9]:        421       401       445       387       420       421       410       411       367       456       422       425       404       422       465       426
dram[10]:        405       439       405       409       402       440       414       421       413       419       415       404       378       407       387       410
dram[11]:        415       393       422       401       415       396       401       415       403       391       406       405       426       415       391       410
dram[12]:        414       424       411       417       441       410       390       446       378       423       391       444       409       385       408       418
dram[13]:        418       416       420       421       405       418       360       376       401       412       409       376       418       413       420       411
dram[14]:        424       411       418       389       412       403       367       435       433       395       414       414       360       448       429       410
dram[15]:        421       402       412       437       401       454       421       415       438       413       426       402       406       418       384       409
dram[16]:        422       421       401       414       407       389       406       407       415       413       403       428       443       406       414       394
dram[17]:        416       424       443       418       440       417       367       398       405       419       418       417       405       404       372       372
dram[18]:        414       392       446       394       430       422       373       402       438       414       400       402       424       421       420       405
dram[19]:        404       412       394       429       422       443       424       422       393       431       402       473       432       409       430       407
dram[20]:        424       446       406       398       434       405       412       448       423       414       389       413       450       423       435       431
dram[21]:        407       414       446       413       376       441       428       421       422       417       411       424       419       414       485       394
dram[22]:        423       424       437       416       426       410       402       409       372       417       423       417       464       423       396       382
dram[23]:        407       409       402       417       420       417       427       422       417       415       420       410       418       420       431       417
dram[24]:        407       443       415       423       415       423       372       411       419       420       482       422       461       374       391       369
dram[25]:        409       423       430       435       415       418       425       409       403       405       404       409       407       410       411       395
dram[26]:        420       409       411       445       419       404       386       366       414       433       482       392       411       406       402       414
dram[27]:        420       429       407       420       379       429       436       419       393       417       380       401       403       385       429       421
dram[28]:        427       410       415       401       404       418       415       421       414       388       418       477       390       398       397       422
dram[29]:        401       399       407       422       394       417       387       421       410       409       409       366       458       385       413       377
dram[30]:        415       394       412       415       416       412       396       406       433       425       409       414       388       385       379       391
dram[31]:        400       416       422       419       422       410       422       398       425       408       473       376       422       407       380       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80280 n_act=696 n_pre=680 n_ref_event=0 n_req=3014 n_rd=3014 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03562
n_activity=20485 dram_eff=0.1471
bk0: 205a 83194i bk1: 210a 83325i bk2: 193a 83543i bk3: 172a 83837i bk4: 191a 83451i bk5: 205a 83247i bk6: 189a 83486i bk7: 194a 83499i bk8: 209a 83189i bk9: 192a 83320i bk10: 214a 82906i bk11: 194a 83741i bk12: 188a 83421i bk13: 196a 83444i bk14: 130a 83513i bk15: 132a 83481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769078
Row_Buffer_Locality_read = 0.769078
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579475
Bank_Level_Parallism_Col = 1.338288
Bank_Level_Parallism_Ready = 1.065693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301562 

BW Util details:
bwutil = 0.035621 
total_CMD = 84612 
util_bw = 3014 
Wasted_Col = 6699 
Wasted_Row = 4348 
Idle = 70551 

BW Util Bottlenecks: 
RCDc_limit = 7727 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 596 
rwq = 0 
CCDLc_limit_alone = 596 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80280 
Read = 3014 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 696 
n_pre = 680 
n_ref = 0 
n_req = 3014 
total_req = 3014 

Dual Bus Interface Util: 
issued_total_row = 1376 
issued_total_col = 3014 
Row_Bus_Util =  0.016262 
CoL_Bus_Util = 0.035621 
Either_Row_CoL_Bus_Util = 0.051198 
Issued_on_Two_Bus_Simul_Util = 0.000685 
issued_two_Eff = 0.013389 
queue_avg = 0.194961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.194961
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80251 n_act=711 n_pre=695 n_ref_event=0 n_req=3010 n_rd=3010 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03557
n_activity=21185 dram_eff=0.1421
bk0: 209a 83193i bk1: 179a 83703i bk2: 185a 83697i bk3: 199a 83176i bk4: 189a 83435i bk5: 202a 83115i bk6: 196a 83499i bk7: 196a 83328i bk8: 198a 83591i bk9: 197a 83317i bk10: 206a 83279i bk11: 195a 83251i bk12: 199a 83457i bk13: 189a 83445i bk14: 135a 83448i bk15: 136a 83403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763787
Row_Buffer_Locality_read = 0.763787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.512082
Bank_Level_Parallism_Col = 1.317701
Bank_Level_Parallism_Ready = 1.066113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280540 

BW Util details:
bwutil = 0.035574 
total_CMD = 84612 
util_bw = 3010 
Wasted_Col = 7000 
Wasted_Row = 4847 
Idle = 69755 

BW Util Bottlenecks: 
RCDc_limit = 7937 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 627 
rwq = 0 
CCDLc_limit_alone = 627 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80251 
Read = 3010 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 711 
n_pre = 695 
n_ref = 0 
n_req = 3010 
total_req = 3010 

Dual Bus Interface Util: 
issued_total_row = 1406 
issued_total_col = 3010 
Row_Bus_Util =  0.016617 
CoL_Bus_Util = 0.035574 
Either_Row_CoL_Bus_Util = 0.051541 
Issued_on_Two_Bus_Simul_Util = 0.000650 
issued_two_Eff = 0.012612 
queue_avg = 0.207937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.207937
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80370 n_act=677 n_pre=661 n_ref_event=0 n_req=2969 n_rd=2969 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03509
n_activity=20891 dram_eff=0.1421
bk0: 205a 82947i bk1: 186a 83611i bk2: 195a 83240i bk3: 204a 83240i bk4: 203a 83251i bk5: 189a 83672i bk6: 178a 83712i bk7: 185a 83561i bk8: 186a 83478i bk9: 199a 83427i bk10: 193a 83531i bk11: 196a 83355i bk12: 186a 83687i bk13: 204a 83269i bk14: 125a 83620i bk15: 135a 83466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771977
Row_Buffer_Locality_read = 0.771977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522172
Bank_Level_Parallism_Col = 1.314983
Bank_Level_Parallism_Ready = 1.052206
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282491 

BW Util details:
bwutil = 0.035090 
total_CMD = 84612 
util_bw = 2969 
Wasted_Col = 6726 
Wasted_Row = 4557 
Idle = 70360 

BW Util Bottlenecks: 
RCDc_limit = 7566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 594 
rwq = 0 
CCDLc_limit_alone = 594 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80370 
Read = 2969 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 677 
n_pre = 661 
n_ref = 0 
n_req = 2969 
total_req = 2969 

Dual Bus Interface Util: 
issued_total_row = 1338 
issued_total_col = 2969 
Row_Bus_Util =  0.015813 
CoL_Bus_Util = 0.035090 
Either_Row_CoL_Bus_Util = 0.050135 
Issued_on_Two_Bus_Simul_Util = 0.000768 
issued_two_Eff = 0.015323 
queue_avg = 0.219082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.219082
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80315 n_act=666 n_pre=650 n_ref_event=0 n_req=3034 n_rd=3034 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03586
n_activity=20761 dram_eff=0.1461
bk0: 209a 83120i bk1: 195a 83574i bk2: 184a 83844i bk3: 193a 83415i bk4: 197a 83468i bk5: 195a 83518i bk6: 202a 83320i bk7: 205a 83447i bk8: 194a 83567i bk9: 198a 83426i bk10: 207a 83144i bk11: 189a 83509i bk12: 201a 83474i bk13: 208a 83388i bk14: 120a 83899i bk15: 137a 83418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780488
Row_Buffer_Locality_read = 0.780488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511677
Bank_Level_Parallism_Col = 1.316772
Bank_Level_Parallism_Ready = 1.065260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281840 

BW Util details:
bwutil = 0.035858 
total_CMD = 84612 
util_bw = 3034 
Wasted_Col = 6611 
Wasted_Row = 4442 
Idle = 70525 

BW Util Bottlenecks: 
RCDc_limit = 7398 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 658 
rwq = 0 
CCDLc_limit_alone = 658 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80315 
Read = 3034 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 666 
n_pre = 650 
n_ref = 0 
n_req = 3034 
total_req = 3034 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 3034 
Row_Bus_Util =  0.015553 
CoL_Bus_Util = 0.035858 
Either_Row_CoL_Bus_Util = 0.050785 
Issued_on_Two_Bus_Simul_Util = 0.000626 
issued_two_Eff = 0.012334 
queue_avg = 0.193471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.193471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80359 n_act=680 n_pre=664 n_ref_event=0 n_req=2968 n_rd=2968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03508
n_activity=20307 dram_eff=0.1462
bk0: 214a 82868i bk1: 194a 83438i bk2: 182a 83589i bk3: 193a 83689i bk4: 206a 83105i bk5: 184a 83450i bk6: 191a 83485i bk7: 204a 83068i bk8: 191a 83465i bk9: 186a 83652i bk10: 192a 83480i bk11: 197a 83440i bk12: 202a 83112i bk13: 186a 83691i bk14: 120a 83802i bk15: 126a 83528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770889
Row_Buffer_Locality_read = 0.770889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550191
Bank_Level_Parallism_Col = 1.313201
Bank_Level_Parallism_Ready = 1.060647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.284944 

BW Util details:
bwutil = 0.035078 
total_CMD = 84612 
util_bw = 2968 
Wasted_Col = 6730 
Wasted_Row = 4428 
Idle = 70486 

BW Util Bottlenecks: 
RCDc_limit = 7633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 599 
rwq = 0 
CCDLc_limit_alone = 599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80359 
Read = 2968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 680 
n_pre = 664 
n_ref = 0 
n_req = 2968 
total_req = 2968 

Dual Bus Interface Util: 
issued_total_row = 1344 
issued_total_col = 2968 
Row_Bus_Util =  0.015884 
CoL_Bus_Util = 0.035078 
Either_Row_CoL_Bus_Util = 0.050265 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.013873 
queue_avg = 0.213445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.213445
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80479 n_act=611 n_pre=595 n_ref_event=0 n_req=2991 n_rd=2991 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03535
n_activity=20338 dram_eff=0.1471
bk0: 201a 83193i bk1: 189a 83498i bk2: 198a 83641i bk3: 179a 83815i bk4: 206a 83373i bk5: 194a 83542i bk6: 210a 83302i bk7: 189a 83587i bk8: 202a 83416i bk9: 200a 83343i bk10: 190a 84134i bk11: 197a 83598i bk12: 186a 83520i bk13: 186a 83620i bk14: 143a 83593i bk15: 121a 83667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795721
Row_Buffer_Locality_read = 0.795721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461414
Bank_Level_Parallism_Col = 1.279192
Bank_Level_Parallism_Ready = 1.062855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.257647 

BW Util details:
bwutil = 0.035350 
total_CMD = 84612 
util_bw = 2991 
Wasted_Col = 6378 
Wasted_Row = 4276 
Idle = 70967 

BW Util Bottlenecks: 
RCDc_limit = 6841 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 672 
rwq = 0 
CCDLc_limit_alone = 672 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80479 
Read = 2991 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 611 
n_pre = 595 
n_ref = 0 
n_req = 2991 
total_req = 2991 

Dual Bus Interface Util: 
issued_total_row = 1206 
issued_total_col = 2991 
Row_Bus_Util =  0.014253 
CoL_Bus_Util = 0.035350 
Either_Row_CoL_Bus_Util = 0.048846 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.015485 
queue_avg = 0.201154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.201154
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80368 n_act=662 n_pre=646 n_ref_event=0 n_req=2992 n_rd=2992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03536
n_activity=20811 dram_eff=0.1438
bk0: 205a 83305i bk1: 197a 83276i bk2: 187a 83687i bk3: 201a 83692i bk4: 195a 83331i bk5: 174a 83788i bk6: 199a 83423i bk7: 190a 83686i bk8: 198a 83233i bk9: 195a 83365i bk10: 190a 83448i bk11: 213a 83340i bk12: 202a 83081i bk13: 200a 83371i bk14: 123a 83667i bk15: 123a 83618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778743
Row_Buffer_Locality_read = 0.778743
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488390
Bank_Level_Parallism_Col = 1.295202
Bank_Level_Parallism_Ready = 1.064171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266954 

BW Util details:
bwutil = 0.035361 
total_CMD = 84612 
util_bw = 2992 
Wasted_Col = 6719 
Wasted_Row = 4716 
Idle = 70185 

BW Util Bottlenecks: 
RCDc_limit = 7400 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 608 
rwq = 0 
CCDLc_limit_alone = 608 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80368 
Read = 2992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 2992 
total_req = 2992 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 2992 
Row_Bus_Util =  0.015459 
CoL_Bus_Util = 0.035361 
Either_Row_CoL_Bus_Util = 0.050158 
Issued_on_Two_Bus_Simul_Util = 0.000662 
issued_two_Eff = 0.013195 
queue_avg = 0.210490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.21049
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80379 n_act=663 n_pre=647 n_ref_event=0 n_req=2976 n_rd=2976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03517
n_activity=19865 dram_eff=0.1498
bk0: 190a 83582i bk1: 183a 83640i bk2: 188a 83504i bk3: 191a 83623i bk4: 195a 83346i bk5: 193a 83611i bk6: 190a 83519i bk7: 198a 83531i bk8: 185a 83697i bk9: 195a 83418i bk10: 203a 83140i bk11: 213a 82877i bk12: 186a 83668i bk13: 193a 83519i bk14: 123a 83698i bk15: 150a 83200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777218
Row_Buffer_Locality_read = 0.777218
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528228
Bank_Level_Parallism_Col = 1.302450
Bank_Level_Parallism_Ready = 1.068212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.263618 

BW Util details:
bwutil = 0.035172 
total_CMD = 84612 
util_bw = 2976 
Wasted_Col = 6590 
Wasted_Row = 4303 
Idle = 70743 

BW Util Bottlenecks: 
RCDc_limit = 7330 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 665 
rwq = 0 
CCDLc_limit_alone = 665 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80379 
Read = 2976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 663 
n_pre = 647 
n_ref = 0 
n_req = 2976 
total_req = 2976 

Dual Bus Interface Util: 
issued_total_row = 1310 
issued_total_col = 2976 
Row_Bus_Util =  0.015482 
CoL_Bus_Util = 0.035172 
Either_Row_CoL_Bus_Util = 0.050028 
Issued_on_Two_Bus_Simul_Util = 0.000626 
issued_two_Eff = 0.012521 
queue_avg = 0.194192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.194192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80465 n_act=641 n_pre=625 n_ref_event=0 n_req=2937 n_rd=2937 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03471
n_activity=20761 dram_eff=0.1415
bk0: 173a 83868i bk1: 195a 83457i bk2: 187a 83613i bk3: 196a 83388i bk4: 195a 83610i bk5: 189a 83517i bk6: 207a 83191i bk7: 186a 83558i bk8: 192a 83475i bk9: 194a 83517i bk10: 193a 83673i bk11: 180a 83615i bk12: 204a 82974i bk13: 177a 83750i bk14: 139a 83403i bk15: 130a 83508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781750
Row_Buffer_Locality_read = 0.781750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464545
Bank_Level_Parallism_Col = 1.287378
Bank_Level_Parallism_Ready = 1.053456
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265627 

BW Util details:
bwutil = 0.034711 
total_CMD = 84612 
util_bw = 2937 
Wasted_Col = 6598 
Wasted_Row = 4539 
Idle = 70538 

BW Util Bottlenecks: 
RCDc_limit = 7212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 610 
rwq = 0 
CCDLc_limit_alone = 610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80465 
Read = 2937 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 641 
n_pre = 625 
n_ref = 0 
n_req = 2937 
total_req = 2937 

Dual Bus Interface Util: 
issued_total_row = 1266 
issued_total_col = 2937 
Row_Bus_Util =  0.014962 
CoL_Bus_Util = 0.034711 
Either_Row_CoL_Bus_Util = 0.049012 
Issued_on_Two_Bus_Simul_Util = 0.000662 
issued_two_Eff = 0.013504 
queue_avg = 0.215052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.215052
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80428 n_act=654 n_pre=638 n_ref_event=0 n_req=2947 n_rd=2947 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03483
n_activity=20241 dram_eff=0.1456
bk0: 190a 83384i bk1: 205a 83163i bk2: 201a 83398i bk3: 189a 83715i bk4: 188a 83623i bk5: 193a 83311i bk6: 193a 83504i bk7: 184a 83705i bk8: 171a 83711i bk9: 193a 83479i bk10: 198a 83424i bk11: 198a 83158i bk12: 191a 83336i bk13: 173a 83844i bk14: 142a 83310i bk15: 138a 83465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778079
Row_Buffer_Locality_read = 0.778079
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506214
Bank_Level_Parallism_Col = 1.303037
Bank_Level_Parallism_Ready = 1.063794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.270804 

BW Util details:
bwutil = 0.034830 
total_CMD = 84612 
util_bw = 2947 
Wasted_Col = 6588 
Wasted_Row = 4546 
Idle = 70531 

BW Util Bottlenecks: 
RCDc_limit = 7298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 679 
rwq = 0 
CCDLc_limit_alone = 679 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80428 
Read = 2947 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 654 
n_pre = 638 
n_ref = 0 
n_req = 2947 
total_req = 2947 

Dual Bus Interface Util: 
issued_total_row = 1292 
issued_total_col = 2947 
Row_Bus_Util =  0.015270 
CoL_Bus_Util = 0.034830 
Either_Row_CoL_Bus_Util = 0.049449 
Issued_on_Two_Bus_Simul_Util = 0.000650 
issued_two_Eff = 0.013145 
queue_avg = 0.200976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.200976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80391 n_act=665 n_pre=649 n_ref_event=0 n_req=2948 n_rd=2948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03484
n_activity=20671 dram_eff=0.1426
bk0: 184a 83703i bk1: 181a 83461i bk2: 201a 83357i bk3: 190a 83668i bk4: 185a 83582i bk5: 197a 83310i bk6: 189a 83481i bk7: 201a 83155i bk8: 192a 83347i bk9: 190a 83433i bk10: 200a 83045i bk11: 189a 83405i bk12: 186a 83815i bk13: 199a 83521i bk14: 130a 83561i bk15: 134a 83526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774423
Row_Buffer_Locality_read = 0.774423
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488680
Bank_Level_Parallism_Col = 1.296160
Bank_Level_Parallism_Ready = 1.056309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266609 

BW Util details:
bwutil = 0.034841 
total_CMD = 84612 
util_bw = 2948 
Wasted_Col = 6760 
Wasted_Row = 4647 
Idle = 70257 

BW Util Bottlenecks: 
RCDc_limit = 7480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80391 
Read = 2948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 2948 
total_req = 2948 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 2948 
Row_Bus_Util =  0.015530 
CoL_Bus_Util = 0.034841 
Either_Row_CoL_Bus_Util = 0.049887 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.009713 
queue_avg = 0.208599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.208599
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80411 n_act=650 n_pre=634 n_ref_event=0 n_req=2968 n_rd=2968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03508
n_activity=20099 dram_eff=0.1477
bk0: 182a 83513i bk1: 203a 83353i bk2: 204a 83273i bk3: 196a 83467i bk4: 183a 83512i bk5: 196a 83511i bk6: 180a 83645i bk7: 206a 83079i bk8: 198a 83469i bk9: 196a 83395i bk10: 186a 83620i bk11: 195a 83618i bk12: 190a 83567i bk13: 181a 83868i bk14: 128a 83571i bk15: 144a 83396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780997
Row_Buffer_Locality_read = 0.780997
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.521546
Bank_Level_Parallism_Col = 1.307209
Bank_Level_Parallism_Ready = 1.075472
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.270062 

BW Util details:
bwutil = 0.035078 
total_CMD = 84612 
util_bw = 2968 
Wasted_Col = 6516 
Wasted_Row = 4254 
Idle = 70874 

BW Util Bottlenecks: 
RCDc_limit = 7245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 681 
rwq = 0 
CCDLc_limit_alone = 681 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80411 
Read = 2968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 650 
n_pre = 634 
n_ref = 0 
n_req = 2968 
total_req = 2968 

Dual Bus Interface Util: 
issued_total_row = 1284 
issued_total_col = 2968 
Row_Bus_Util =  0.015175 
CoL_Bus_Util = 0.035078 
Either_Row_CoL_Bus_Util = 0.049650 
Issued_on_Two_Bus_Simul_Util = 0.000603 
issued_two_Eff = 0.012140 
queue_avg = 0.202347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.202347
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80254 n_act=696 n_pre=680 n_ref_event=0 n_req=3035 n_rd=3035 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03587
n_activity=21444 dram_eff=0.1415
bk0: 190a 83563i bk1: 202a 83385i bk2: 196a 83278i bk3: 204a 83183i bk4: 195a 83269i bk5: 194a 83497i bk6: 218a 83244i bk7: 197a 83148i bk8: 197a 83660i bk9: 194a 83452i bk10: 198a 83409i bk11: 197a 83140i bk12: 189a 83582i bk13: 197a 83687i bk14: 136a 83440i bk15: 131a 83617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770675
Row_Buffer_Locality_read = 0.770675
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499461
Bank_Level_Parallism_Col = 1.293434
Bank_Level_Parallism_Ready = 1.063921
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.270408 

BW Util details:
bwutil = 0.035870 
total_CMD = 84612 
util_bw = 3035 
Wasted_Col = 7058 
Wasted_Row = 4761 
Idle = 69758 

BW Util Bottlenecks: 
RCDc_limit = 7788 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 655 
rwq = 0 
CCDLc_limit_alone = 655 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80254 
Read = 3035 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 696 
n_pre = 680 
n_ref = 0 
n_req = 3035 
total_req = 3035 

Dual Bus Interface Util: 
issued_total_row = 1376 
issued_total_col = 3035 
Row_Bus_Util =  0.016262 
CoL_Bus_Util = 0.035870 
Either_Row_CoL_Bus_Util = 0.051506 
Issued_on_Two_Bus_Simul_Util = 0.000626 
issued_two_Eff = 0.012162 
queue_avg = 0.214780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.21478
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80564 n_act=606 n_pre=590 n_ref_event=0 n_req=2916 n_rd=2916 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03446
n_activity=19947 dram_eff=0.1462
bk0: 196a 83213i bk1: 198a 83361i bk2: 189a 83439i bk3: 207a 83297i bk4: 198a 83568i bk5: 195a 83419i bk6: 179a 83896i bk7: 185a 83548i bk8: 192a 83647i bk9: 183a 83658i bk10: 195a 83446i bk11: 184a 83631i bk12: 186a 83667i bk13: 186a 83691i bk14: 118a 83832i bk15: 125a 83683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792181
Row_Buffer_Locality_read = 0.792181
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474787
Bank_Level_Parallism_Col = 1.298730
Bank_Level_Parallism_Ready = 1.051440
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273210 

BW Util details:
bwutil = 0.034463 
total_CMD = 84612 
util_bw = 2916 
Wasted_Col = 6126 
Wasted_Row = 4324 
Idle = 71246 

BW Util Bottlenecks: 
RCDc_limit = 6743 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 612 
rwq = 0 
CCDLc_limit_alone = 612 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80564 
Read = 2916 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 2916 
total_req = 2916 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 2916 
Row_Bus_Util =  0.014135 
CoL_Bus_Util = 0.034463 
Either_Row_CoL_Bus_Util = 0.047842 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.015810 
queue_avg = 0.192041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.192041
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80414 n_act=661 n_pre=645 n_ref_event=0 n_req=2944 n_rd=2944 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03479
n_activity=20092 dram_eff=0.1465
bk0: 180a 83589i bk1: 197a 83351i bk2: 222a 82770i bk3: 185a 83535i bk4: 192a 83484i bk5: 177a 83788i bk6: 180a 83654i bk7: 202a 83045i bk8: 200a 83232i bk9: 182a 83648i bk10: 202a 83520i bk11: 193a 83540i bk12: 185a 83434i bk13: 186a 83721i bk14: 129a 83632i bk15: 132a 83584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775476
Row_Buffer_Locality_read = 0.775476
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.547763
Bank_Level_Parallism_Col = 1.316947
Bank_Level_Parallism_Ready = 1.056386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287450 

BW Util details:
bwutil = 0.034794 
total_CMD = 84612 
util_bw = 2944 
Wasted_Col = 6523 
Wasted_Row = 4236 
Idle = 70909 

BW Util Bottlenecks: 
RCDc_limit = 7380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 591 
rwq = 0 
CCDLc_limit_alone = 591 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80414 
Read = 2944 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 661 
n_pre = 645 
n_ref = 0 
n_req = 2944 
total_req = 2944 

Dual Bus Interface Util: 
issued_total_row = 1306 
issued_total_col = 2944 
Row_Bus_Util =  0.015435 
CoL_Bus_Util = 0.034794 
Either_Row_CoL_Bus_Util = 0.049615 
Issued_on_Two_Bus_Simul_Util = 0.000615 
issued_two_Eff = 0.012387 
queue_avg = 0.200267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.200267
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80351 n_act=690 n_pre=674 n_ref_event=0 n_req=2965 n_rd=2965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03504
n_activity=20752 dram_eff=0.1429
bk0: 198a 83252i bk1: 201a 83247i bk2: 193a 83507i bk3: 197a 83233i bk4: 187a 83584i bk5: 205a 83096i bk6: 191a 83491i bk7: 186a 83527i bk8: 195a 83247i bk9: 192a 83376i bk10: 176a 83773i bk11: 199a 83352i bk12: 188a 83592i bk13: 193a 83594i bk14: 129a 83609i bk15: 135a 83445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767285
Row_Buffer_Locality_read = 0.767285
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502857
Bank_Level_Parallism_Col = 1.294304
Bank_Level_Parallism_Ready = 1.058010
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261498 

BW Util details:
bwutil = 0.035042 
total_CMD = 84612 
util_bw = 2965 
Wasted_Col = 6951 
Wasted_Row = 4611 
Idle = 70085 

BW Util Bottlenecks: 
RCDc_limit = 7733 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 658 
rwq = 0 
CCDLc_limit_alone = 658 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80351 
Read = 2965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 690 
n_pre = 674 
n_ref = 0 
n_req = 2965 
total_req = 2965 

Dual Bus Interface Util: 
issued_total_row = 1364 
issued_total_col = 2965 
Row_Bus_Util =  0.016121 
CoL_Bus_Util = 0.035042 
Either_Row_CoL_Bus_Util = 0.050359 
Issued_on_Two_Bus_Simul_Util = 0.000804 
issued_two_Eff = 0.015959 
queue_avg = 0.198707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.198707
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80402 n_act=660 n_pre=644 n_ref_event=0 n_req=2983 n_rd=2983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03526
n_activity=20381 dram_eff=0.1464
bk0: 192a 83424i bk1: 208a 83067i bk2: 184a 83712i bk3: 193a 83414i bk4: 199a 83485i bk5: 188a 83697i bk6: 194a 83608i bk7: 190a 83456i bk8: 188a 83576i bk9: 197a 83429i bk10: 185a 83635i bk11: 204a 83219i bk12: 193a 83417i bk13: 221a 83004i bk14: 126a 83653i bk15: 121a 83654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778746
Row_Buffer_Locality_read = 0.778746
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.521584
Bank_Level_Parallism_Col = 1.311227
Bank_Level_Parallism_Ready = 1.064365
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.283485 

BW Util details:
bwutil = 0.035255 
total_CMD = 84612 
util_bw = 2983 
Wasted_Col = 6673 
Wasted_Row = 4359 
Idle = 70597 

BW Util Bottlenecks: 
RCDc_limit = 7362 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 634 
rwq = 0 
CCDLc_limit_alone = 634 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80402 
Read = 2983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 660 
n_pre = 644 
n_ref = 0 
n_req = 2983 
total_req = 2983 

Dual Bus Interface Util: 
issued_total_row = 1304 
issued_total_col = 2983 
Row_Bus_Util =  0.015412 
CoL_Bus_Util = 0.035255 
Either_Row_CoL_Bus_Util = 0.049757 
Issued_on_Two_Bus_Simul_Util = 0.000910 
issued_two_Eff = 0.018290 
queue_avg = 0.220855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.220855
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80339 n_act=678 n_pre=662 n_ref_event=0 n_req=3000 n_rd=3000 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03546
n_activity=20681 dram_eff=0.1451
bk0: 194a 83382i bk1: 205a 83445i bk2: 198a 83440i bk3: 205a 83226i bk4: 195a 83298i bk5: 188a 83479i bk6: 189a 83633i bk7: 203a 83354i bk8: 191a 83698i bk9: 210a 83116i bk10: 191a 83219i bk11: 198a 83459i bk12: 180a 83744i bk13: 184a 83615i bk14: 139a 83377i bk15: 130a 83731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774000
Row_Buffer_Locality_read = 0.774000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486872
Bank_Level_Parallism_Col = 1.286545
Bank_Level_Parallism_Ready = 1.064000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.255871 

BW Util details:
bwutil = 0.035456 
total_CMD = 84612 
util_bw = 3000 
Wasted_Col = 6894 
Wasted_Row = 4617 
Idle = 70101 

BW Util Bottlenecks: 
RCDc_limit = 7596 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 678 
rwq = 0 
CCDLc_limit_alone = 678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80339 
Read = 3000 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 678 
n_pre = 662 
n_ref = 0 
n_req = 3000 
total_req = 3000 

Dual Bus Interface Util: 
issued_total_row = 1340 
issued_total_col = 3000 
Row_Bus_Util =  0.015837 
CoL_Bus_Util = 0.035456 
Either_Row_CoL_Bus_Util = 0.050501 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.015680 
queue_avg = 0.194039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.194039
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80478 n_act=625 n_pre=609 n_ref_event=0 n_req=2948 n_rd=2948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03484
n_activity=20475 dram_eff=0.144
bk0: 195a 83562i bk1: 198a 83423i bk2: 178a 83570i bk3: 202a 83175i bk4: 199a 83403i bk5: 193a 83425i bk6: 182a 83890i bk7: 200a 83261i bk8: 194a 83369i bk9: 199a 83466i bk10: 186a 83669i bk11: 190a 83716i bk12: 186a 83613i bk13: 183a 83688i bk14: 139a 83474i bk15: 124a 83794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787992
Row_Buffer_Locality_read = 0.787992
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454898
Bank_Level_Parallism_Col = 1.280035
Bank_Level_Parallism_Ready = 1.058345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254969 

BW Util details:
bwutil = 0.034841 
total_CMD = 84612 
util_bw = 2948 
Wasted_Col = 6527 
Wasted_Row = 4438 
Idle = 70699 

BW Util Bottlenecks: 
RCDc_limit = 7022 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 662 
rwq = 0 
CCDLc_limit_alone = 662 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80478 
Read = 2948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 2948 
total_req = 2948 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 2948 
Row_Bus_Util =  0.014584 
CoL_Bus_Util = 0.034841 
Either_Row_CoL_Bus_Util = 0.048858 
Issued_on_Two_Bus_Simul_Util = 0.000567 
issued_two_Eff = 0.011611 
queue_avg = 0.203411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.203411
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80293 n_act=688 n_pre=672 n_ref_event=0 n_req=3016 n_rd=3016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03565
n_activity=20883 dram_eff=0.1444
bk0: 193a 83486i bk1: 207a 83405i bk2: 182a 83618i bk3: 204a 83349i bk4: 192a 83522i bk5: 185a 83650i bk6: 196a 83188i bk7: 194a 83484i bk8: 185a 83590i bk9: 195a 83384i bk10: 189a 83519i bk11: 191a 83497i bk12: 207a 83190i bk13: 205a 83267i bk14: 156a 83201i bk15: 135a 83273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771883
Row_Buffer_Locality_read = 0.771883
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519208
Bank_Level_Parallism_Col = 1.299589
Bank_Level_Parallism_Ready = 1.073939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267004 

BW Util details:
bwutil = 0.035645 
total_CMD = 84612 
util_bw = 3016 
Wasted_Col = 6918 
Wasted_Row = 4669 
Idle = 70009 

BW Util Bottlenecks: 
RCDc_limit = 7689 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 653 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80293 
Read = 3016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 688 
n_pre = 672 
n_ref = 0 
n_req = 3016 
total_req = 3016 

Dual Bus Interface Util: 
issued_total_row = 1360 
issued_total_col = 3016 
Row_Bus_Util =  0.016073 
CoL_Bus_Util = 0.035645 
Either_Row_CoL_Bus_Util = 0.051045 
Issued_on_Two_Bus_Simul_Util = 0.000674 
issued_two_Eff = 0.013197 
queue_avg = 0.204002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.204002
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80230 n_act=706 n_pre=690 n_ref_event=0 n_req=3049 n_rd=3049 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03604
n_activity=21651 dram_eff=0.1408
bk0: 204a 83242i bk1: 200a 83100i bk2: 196a 83576i bk3: 194a 83704i bk4: 207a 83031i bk5: 207a 83090i bk6: 207a 83202i bk7: 180a 83836i bk8: 198a 83408i bk9: 194a 83512i bk10: 190a 83591i bk11: 199a 83423i bk12: 187a 83505i bk13: 208a 82995i bk14: 144a 83359i bk15: 134a 83565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768449
Row_Buffer_Locality_read = 0.768449
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520054
Bank_Level_Parallism_Col = 1.312584
Bank_Level_Parallism_Ready = 1.059364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278867 

BW Util details:
bwutil = 0.036035 
total_CMD = 84612 
util_bw = 3049 
Wasted_Col = 7045 
Wasted_Row = 4841 
Idle = 69677 

BW Util Bottlenecks: 
RCDc_limit = 7915 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 631 
rwq = 0 
CCDLc_limit_alone = 631 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80230 
Read = 3049 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 706 
n_pre = 690 
n_ref = 0 
n_req = 3049 
total_req = 3049 

Dual Bus Interface Util: 
issued_total_row = 1396 
issued_total_col = 3049 
Row_Bus_Util =  0.016499 
CoL_Bus_Util = 0.036035 
Either_Row_CoL_Bus_Util = 0.051789 
Issued_on_Two_Bus_Simul_Util = 0.000745 
issued_two_Eff = 0.014377 
queue_avg = 0.218350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.21835
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80314 n_act=682 n_pre=666 n_ref_event=0 n_req=3021 n_rd=3021 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0357
n_activity=20646 dram_eff=0.1463
bk0: 189a 83495i bk1: 202a 83097i bk2: 200a 83319i bk3: 209a 83519i bk4: 180a 83792i bk5: 197a 83263i bk6: 209a 82993i bk7: 197a 83420i bk8: 202a 83389i bk9: 185a 83731i bk10: 191a 83725i bk11: 199a 83402i bk12: 199a 83265i bk13: 198a 83243i bk14: 140a 83531i bk15: 124a 83709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774247
Row_Buffer_Locality_read = 0.774247
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516430
Bank_Level_Parallism_Col = 1.303153
Bank_Level_Parallism_Ready = 1.058259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271197 

BW Util details:
bwutil = 0.035704 
total_CMD = 84612 
util_bw = 3021 
Wasted_Col = 6799 
Wasted_Row = 4635 
Idle = 70157 

BW Util Bottlenecks: 
RCDc_limit = 7628 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 596 
rwq = 0 
CCDLc_limit_alone = 596 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80314 
Read = 3021 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 682 
n_pre = 666 
n_ref = 0 
n_req = 3021 
total_req = 3021 

Dual Bus Interface Util: 
issued_total_row = 1348 
issued_total_col = 3021 
Row_Bus_Util =  0.015932 
CoL_Bus_Util = 0.035704 
Either_Row_CoL_Bus_Util = 0.050797 
Issued_on_Two_Bus_Simul_Util = 0.000839 
issued_two_Eff = 0.016519 
queue_avg = 0.193164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.193164
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80317 n_act=680 n_pre=664 n_ref_event=0 n_req=3005 n_rd=3005 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03552
n_activity=21058 dram_eff=0.1427
bk0: 189a 83499i bk1: 197a 83372i bk2: 202a 83277i bk3: 215a 82845i bk4: 186a 83380i bk5: 193a 83644i bk6: 199a 83445i bk7: 191a 83520i bk8: 201a 83565i bk9: 186a 83581i bk10: 201a 83446i bk11: 200a 83389i bk12: 195a 83421i bk13: 185a 83501i bk14: 139a 83517i bk15: 126a 83576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773710
Row_Buffer_Locality_read = 0.773710
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491897
Bank_Level_Parallism_Col = 1.294574
Bank_Level_Parallism_Ready = 1.050582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264203 

BW Util details:
bwutil = 0.035515 
total_CMD = 84612 
util_bw = 3005 
Wasted_Col = 6856 
Wasted_Row = 4764 
Idle = 69987 

BW Util Bottlenecks: 
RCDc_limit = 7637 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 608 
rwq = 0 
CCDLc_limit_alone = 608 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80317 
Read = 3005 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 680 
n_pre = 664 
n_ref = 0 
n_req = 3005 
total_req = 3005 

Dual Bus Interface Util: 
issued_total_row = 1344 
issued_total_col = 3005 
Row_Bus_Util =  0.015884 
CoL_Bus_Util = 0.035515 
Either_Row_CoL_Bus_Util = 0.050761 
Issued_on_Two_Bus_Simul_Util = 0.000638 
issued_two_Eff = 0.012573 
queue_avg = 0.197762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.197762
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80377 n_act=674 n_pre=658 n_ref_event=0 n_req=2957 n_rd=2957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03495
n_activity=20372 dram_eff=0.1452
bk0: 186a 83689i bk1: 196a 83373i bk2: 180a 83619i bk3: 196a 83375i bk4: 189a 83374i bk5: 177a 83650i bk6: 207a 83156i bk7: 197a 83306i bk8: 205a 83287i bk9: 193a 83397i bk10: 192a 83231i bk11: 189a 83421i bk12: 191a 83700i bk13: 185a 83622i bk14: 136a 83408i bk15: 138a 83450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772066
Row_Buffer_Locality_read = 0.772066
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520149
Bank_Level_Parallism_Col = 1.297059
Bank_Level_Parallism_Ready = 1.067974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264112 

BW Util details:
bwutil = 0.034948 
total_CMD = 84612 
util_bw = 2957 
Wasted_Col = 6800 
Wasted_Row = 4512 
Idle = 70343 

BW Util Bottlenecks: 
RCDc_limit = 7552 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 613 
rwq = 0 
CCDLc_limit_alone = 613 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80377 
Read = 2957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 674 
n_pre = 658 
n_ref = 0 
n_req = 2957 
total_req = 2957 

Dual Bus Interface Util: 
issued_total_row = 1332 
issued_total_col = 2957 
Row_Bus_Util =  0.015742 
CoL_Bus_Util = 0.034948 
Either_Row_CoL_Bus_Util = 0.050052 
Issued_on_Two_Bus_Simul_Util = 0.000638 
issued_two_Eff = 0.012751 
queue_avg = 0.200704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.200704
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80443 n_act=642 n_pre=626 n_ref_event=0 n_req=2950 n_rd=2950 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03487
n_activity=20152 dram_eff=0.1464
bk0: 200a 83497i bk1: 188a 83632i bk2: 196a 83854i bk3: 198a 83370i bk4: 199a 83251i bk5: 188a 83508i bk6: 181a 83507i bk7: 200a 83329i bk8: 190a 83340i bk9: 199a 83402i bk10: 202a 83227i bk11: 197a 83369i bk12: 188a 83609i bk13: 178a 83656i bk14: 125a 83667i bk15: 121a 83778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782373
Row_Buffer_Locality_read = 0.782373
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499530
Bank_Level_Parallism_Col = 1.315234
Bank_Level_Parallism_Ready = 1.060678
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.283038 

BW Util details:
bwutil = 0.034865 
total_CMD = 84612 
util_bw = 2950 
Wasted_Col = 6380 
Wasted_Row = 4505 
Idle = 70777 

BW Util Bottlenecks: 
RCDc_limit = 7192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80443 
Read = 2950 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 642 
n_pre = 626 
n_ref = 0 
n_req = 2950 
total_req = 2950 

Dual Bus Interface Util: 
issued_total_row = 1268 
issued_total_col = 2950 
Row_Bus_Util =  0.014986 
CoL_Bus_Util = 0.034865 
Either_Row_CoL_Bus_Util = 0.049272 
Issued_on_Two_Bus_Simul_Util = 0.000579 
issued_two_Eff = 0.011753 
queue_avg = 0.214083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.214083
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80495 n_act=624 n_pre=608 n_ref_event=0 n_req=2951 n_rd=2951 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03488
n_activity=20018 dram_eff=0.1474
bk0: 192a 83566i bk1: 189a 83643i bk2: 192a 83341i bk3: 196a 83340i bk4: 195a 83160i bk5: 195a 83509i bk6: 188a 83585i bk7: 195a 83592i bk8: 217a 83069i bk9: 184a 83664i bk10: 185a 83769i bk11: 194a 83564i bk12: 185a 83831i bk13: 199a 83537i bk14: 124a 83569i bk15: 121a 83779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788546
Row_Buffer_Locality_read = 0.788546
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489652
Bank_Level_Parallism_Col = 1.295797
Bank_Level_Parallism_Ready = 1.063368
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267251 

BW Util details:
bwutil = 0.034877 
total_CMD = 84612 
util_bw = 2951 
Wasted_Col = 6347 
Wasted_Row = 4279 
Idle = 71035 

BW Util Bottlenecks: 
RCDc_limit = 6961 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 631 
rwq = 0 
CCDLc_limit_alone = 631 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80495 
Read = 2951 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 624 
n_pre = 608 
n_ref = 0 
n_req = 2951 
total_req = 2951 

Dual Bus Interface Util: 
issued_total_row = 1232 
issued_total_col = 2951 
Row_Bus_Util =  0.014561 
CoL_Bus_Util = 0.034877 
Either_Row_CoL_Bus_Util = 0.048657 
Issued_on_Two_Bus_Simul_Util = 0.000780 
issued_two_Eff = 0.016031 
queue_avg = 0.206543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.206543
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80352 n_act=669 n_pre=653 n_ref_event=0 n_req=2995 n_rd=2995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0354
n_activity=20958 dram_eff=0.1429
bk0: 197a 83462i bk1: 190a 83343i bk2: 193a 83509i bk3: 199a 83507i bk4: 207a 83263i bk5: 198a 83413i bk6: 192a 83543i bk7: 201a 83552i bk8: 194a 83473i bk9: 188a 83283i bk10: 185a 83660i bk11: 200a 83345i bk12: 208a 83249i bk13: 193a 83490i bk14: 130a 83560i bk15: 120a 83803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776628
Row_Buffer_Locality_read = 0.776628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493837
Bank_Level_Parallism_Col = 1.300691
Bank_Level_Parallism_Ready = 1.053756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269272 

BW Util details:
bwutil = 0.035397 
total_CMD = 84612 
util_bw = 2995 
Wasted_Col = 6708 
Wasted_Row = 4577 
Idle = 70332 

BW Util Bottlenecks: 
RCDc_limit = 7521 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80352 
Read = 2995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 669 
n_pre = 653 
n_ref = 0 
n_req = 2995 
total_req = 2995 

Dual Bus Interface Util: 
issued_total_row = 1322 
issued_total_col = 2995 
Row_Bus_Util =  0.015624 
CoL_Bus_Util = 0.035397 
Either_Row_CoL_Bus_Util = 0.050347 
Issued_on_Two_Bus_Simul_Util = 0.000674 
issued_two_Eff = 0.013380 
queue_avg = 0.203907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.203907
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80429 n_act=646 n_pre=630 n_ref_event=0 n_req=2966 n_rd=2966 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03505
n_activity=20337 dram_eff=0.1458
bk0: 204a 83232i bk1: 177a 83822i bk2: 195a 83311i bk3: 200a 83257i bk4: 201a 83370i bk5: 197a 83110i bk6: 197a 83543i bk7: 183a 83813i bk8: 182a 83818i bk9: 193a 83551i bk10: 194a 83675i bk11: 198a 83525i bk12: 187a 83637i bk13: 184a 83565i bk14: 137a 83445i bk15: 137a 83363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782198
Row_Buffer_Locality_read = 0.782198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.490719
Bank_Level_Parallism_Col = 1.280525
Bank_Level_Parallism_Ready = 1.067431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260464 

BW Util details:
bwutil = 0.035054 
total_CMD = 84612 
util_bw = 2966 
Wasted_Col = 6683 
Wasted_Row = 4251 
Idle = 70712 

BW Util Bottlenecks: 
RCDc_limit = 7256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 639 
rwq = 0 
CCDLc_limit_alone = 639 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80429 
Read = 2966 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 646 
n_pre = 630 
n_ref = 0 
n_req = 2966 
total_req = 2966 

Dual Bus Interface Util: 
issued_total_row = 1276 
issued_total_col = 2966 
Row_Bus_Util =  0.015081 
CoL_Bus_Util = 0.035054 
Either_Row_CoL_Bus_Util = 0.049437 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.014105 
queue_avg = 0.191155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.191155
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80263 n_act=713 n_pre=697 n_ref_event=0 n_req=3000 n_rd=3000 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03546
n_activity=21112 dram_eff=0.1421
bk0: 204a 82988i bk1: 193a 83374i bk2: 198a 83486i bk3: 204a 83151i bk4: 184a 83496i bk5: 201a 83261i bk6: 194a 83522i bk7: 185a 83645i bk8: 201a 83260i bk9: 183a 83796i bk10: 198a 83352i bk11: 200a 83182i bk12: 195a 83409i bk13: 193a 83263i bk14: 141a 83315i bk15: 126a 83635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762333
Row_Buffer_Locality_read = 0.762333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505149
Bank_Level_Parallism_Col = 1.292404
Bank_Level_Parallism_Ready = 1.066000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272058 

BW Util details:
bwutil = 0.035456 
total_CMD = 84612 
util_bw = 3000 
Wasted_Col = 7246 
Wasted_Row = 4807 
Idle = 69559 

BW Util Bottlenecks: 
RCDc_limit = 8024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 618 
rwq = 0 
CCDLc_limit_alone = 618 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80263 
Read = 3000 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 713 
n_pre = 697 
n_ref = 0 
n_req = 3000 
total_req = 3000 

Dual Bus Interface Util: 
issued_total_row = 1410 
issued_total_col = 3000 
Row_Bus_Util =  0.016664 
CoL_Bus_Util = 0.035456 
Either_Row_CoL_Bus_Util = 0.051399 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.014026 
queue_avg = 0.217581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.217581
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80414 n_act=653 n_pre=637 n_ref_event=0 n_req=2962 n_rd=2962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03501
n_activity=20945 dram_eff=0.1414
bk0: 197a 83412i bk1: 185a 83673i bk2: 191a 83588i bk3: 203a 83212i bk4: 206a 83241i bk5: 205a 83411i bk6: 191a 83529i bk7: 189a 83396i bk8: 189a 83488i bk9: 193a 83535i bk10: 199a 83270i bk11: 181a 83802i bk12: 188a 83581i bk13: 189a 83534i bk14: 128a 83483i bk15: 128a 83693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779541
Row_Buffer_Locality_read = 0.779541
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457575
Bank_Level_Parallism_Col = 1.285015
Bank_Level_Parallism_Ready = 1.071573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.255111 

BW Util details:
bwutil = 0.035007 
total_CMD = 84612 
util_bw = 2962 
Wasted_Col = 6668 
Wasted_Row = 4713 
Idle = 70269 

BW Util Bottlenecks: 
RCDc_limit = 7300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 693 
rwq = 0 
CCDLc_limit_alone = 693 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80414 
Read = 2962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 653 
n_pre = 637 
n_ref = 0 
n_req = 2962 
total_req = 2962 

Dual Bus Interface Util: 
issued_total_row = 1290 
issued_total_col = 2962 
Row_Bus_Util =  0.015246 
CoL_Bus_Util = 0.035007 
Either_Row_CoL_Bus_Util = 0.049615 
Issued_on_Two_Bus_Simul_Util = 0.000638 
issued_two_Eff = 0.012863 
queue_avg = 0.196544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.196544
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80513 n_act=620 n_pre=604 n_ref_event=0 n_req=2928 n_rd=2928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03461
n_activity=19990 dram_eff=0.1465
bk0: 192a 83620i bk1: 180a 83750i bk2: 204a 83082i bk3: 200a 83431i bk4: 185a 83593i bk5: 188a 83671i bk6: 200a 83204i bk7: 180a 83653i bk8: 193a 83414i bk9: 191a 83528i bk10: 198a 83293i bk11: 196a 83524i bk12: 189a 83794i bk13: 183a 83654i bk14: 114a 83893i bk15: 135a 83491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788251
Row_Buffer_Locality_read = 0.788251
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469944
Bank_Level_Parallism_Col = 1.304249
Bank_Level_Parallism_Ready = 1.069331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277054 

BW Util details:
bwutil = 0.034605 
total_CMD = 84612 
util_bw = 2928 
Wasted_Col = 6307 
Wasted_Row = 4456 
Idle = 70921 

BW Util Bottlenecks: 
RCDc_limit = 6942 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 587 
rwq = 0 
CCDLc_limit_alone = 587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80513 
Read = 2928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 2928 
total_req = 2928 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 2928 
Row_Bus_Util =  0.014466 
CoL_Bus_Util = 0.034605 
Either_Row_CoL_Bus_Util = 0.048445 
Issued_on_Two_Bus_Simul_Util = 0.000626 
issued_two_Eff = 0.012930 
queue_avg = 0.198601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.198601
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84612 n_nop=80244 n_act=725 n_pre=709 n_ref_event=0 n_req=2994 n_rd=2994 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03539
n_activity=21279 dram_eff=0.1407
bk0: 197a 83283i bk1: 205a 83086i bk2: 183a 83605i bk3: 204a 83013i bk4: 197a 83304i bk5: 197a 83175i bk6: 201a 83260i bk7: 195a 83479i bk8: 190a 83502i bk9: 184a 83662i bk10: 189a 83490i bk11: 189a 83505i bk12: 209a 82973i bk13: 189a 83571i bk14: 126a 83658i bk15: 139a 83313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757849
Row_Buffer_Locality_read = 0.757849
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526116
Bank_Level_Parallism_Col = 1.293320
Bank_Level_Parallism_Ready = 1.062458
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265579 

BW Util details:
bwutil = 0.035385 
total_CMD = 84612 
util_bw = 2994 
Wasted_Col = 7273 
Wasted_Row = 4743 
Idle = 69602 

BW Util Bottlenecks: 
RCDc_limit = 8109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 633 
rwq = 0 
CCDLc_limit_alone = 633 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84612 
n_nop = 80244 
Read = 2994 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 725 
n_pre = 709 
n_ref = 0 
n_req = 2994 
total_req = 2994 

Dual Bus Interface Util: 
issued_total_row = 1434 
issued_total_col = 2994 
Row_Bus_Util =  0.016948 
CoL_Bus_Util = 0.035385 
Either_Row_CoL_Bus_Util = 0.051624 
Issued_on_Two_Bus_Simul_Util = 0.000709 
issued_two_Eff = 0.013736 
queue_avg = 0.206271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.206271

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6690, Miss = 1528, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6770, Miss = 1572, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6711, Miss = 1562, Miss_rate = 0.233, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 6724, Miss = 1543, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6603, Miss = 1504, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 6686, Miss = 1525, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 6691, Miss = 1561, Miss_rate = 0.233, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6685, Miss = 1533, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6655, Miss = 1491, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 6695, Miss = 1546, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6652, Miss = 1524, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6692, Miss = 1539, Miss_rate = 0.230, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 6653, Miss = 1548, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 6632, Miss = 1525, Miss_rate = 0.230, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 6683, Miss = 1515, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6623, Miss = 1529, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 6680, Miss = 1528, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 6621, Miss = 1475, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6658, Miss = 1530, Miss_rate = 0.230, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 6629, Miss = 1495, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6698, Miss = 1503, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 6701, Miss = 1508, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6651, Miss = 1529, Miss_rate = 0.230, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 6639, Miss = 1514, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 6622, Miss = 1522, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6761, Miss = 1586, Miss_rate = 0.235, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 6681, Miss = 1493, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 6577, Miss = 1495, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6706, Miss = 1545, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6630, Miss = 1488, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 6645, Miss = 1474, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6654, Miss = 1563, Miss_rate = 0.235, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 6669, Miss = 1520, Miss_rate = 0.228, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[33]: Access = 6683, Miss = 1562, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[34]: Access = 6620, Miss = 1521, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6690, Miss = 1555, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6771, Miss = 1531, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6637, Miss = 1498, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6796, Miss = 1557, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 6747, Miss = 1534, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 6681, Miss = 1554, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 6714, Miss = 1574, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6694, Miss = 1559, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[43]: Access = 6717, Miss = 1536, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6651, Miss = 1534, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6705, Miss = 1529, Miss_rate = 0.228, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 6616, Miss = 1519, Miss_rate = 0.230, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 6679, Miss = 1506, Miss_rate = 0.225, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 6711, Miss = 1538, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6619, Miss = 1479, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6578, Miss = 1490, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[51]: Access = 6719, Miss = 1543, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6743, Miss = 1534, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 6718, Miss = 1535, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6654, Miss = 1550, Miss_rate = 0.233, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6674, Miss = 1491, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[56]: Access = 6708, Miss = 1527, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6692, Miss = 1530, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 6675, Miss = 1500, Miss_rate = 0.225, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 6674, Miss = 1527, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6677, Miss = 1487, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 6625, Miss = 1496, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6678, Miss = 1533, Miss_rate = 0.230, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[63]: Access = 6672, Miss = 1539, Miss_rate = 0.231, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 427285
L2_total_cache_misses = 97681
L2_total_cache_miss_rate = 0.2286
L2_total_cache_pending_hits = 53
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 329520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 31
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2169
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 173
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 424912
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2373
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=424912
icnt_total_pkts_simt_to_mem=427285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 427108
Req_Network_cycles = 144040
Req_Network_injected_packets_per_cycle =       2.9652 
Req_Network_conflicts_per_cycle =       0.3048
Req_Network_conflicts_per_cycle_util =       0.7871
Req_Bank_Level_Parallism =       7.6562
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0059
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0463

Reply_Network_injected_packets_num = 424912
Reply_Network_cycles = 144040
Reply_Network_injected_packets_per_cycle =        2.9500
Reply_Network_conflicts_per_cycle =        0.0561
Reply_Network_conflicts_per_cycle_util =       0.1491
Reply_Bank_Level_Parallism =       7.8336
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0369
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 26 sec (326 sec)
gpgpu_simulation_rate = 390647 (inst/sec)
gpgpu_simulation_rate = 441 (cycle/sec)
gpgpu_silicon_slowdown = 3281179x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 78 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 79 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 52668
gpu_sim_insn = 14041818
gpu_ipc =     266.6100
gpu_tot_sim_cycle = 196708
gpu_tot_sim_insn = 141392746
gpu_tot_ipc =     718.7951
gpu_tot_issued_cta = 25402
gpu_occupancy = 39.3700% 
gpu_tot_occupancy = 41.6773% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.1688
partiton_level_parallism_total  =       4.3584
partiton_level_parallism_util =       9.6028
partiton_level_parallism_util_total  =       8.5232
L2_BW  =     221.8931 GB/Sec
L2_BW_total  =     159.4332 GB/Sec
gpu_total_sim_rate=156581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 22322, Miss = 12342, Miss_rate = 0.553, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[1]: Access = 20821, Miss = 11729, Miss_rate = 0.563, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 20939, Miss = 11773, Miss_rate = 0.562, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 22078, Miss = 12283, Miss_rate = 0.556, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 22716, Miss = 12560, Miss_rate = 0.553, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 23512, Miss = 12833, Miss_rate = 0.546, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[6]: Access = 22699, Miss = 12526, Miss_rate = 0.552, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[7]: Access = 20619, Miss = 11632, Miss_rate = 0.564, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 22383, Miss = 12397, Miss_rate = 0.554, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[9]: Access = 21622, Miss = 12020, Miss_rate = 0.556, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20997, Miss = 11769, Miss_rate = 0.561, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 23652, Miss = 12771, Miss_rate = 0.540, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 22568, Miss = 12402, Miss_rate = 0.550, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[13]: Access = 21251, Miss = 11942, Miss_rate = 0.562, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[14]: Access = 20268, Miss = 11544, Miss_rate = 0.570, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[15]: Access = 20881, Miss = 11778, Miss_rate = 0.564, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[16]: Access = 22738, Miss = 12717, Miss_rate = 0.559, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 22498, Miss = 12492, Miss_rate = 0.555, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[18]: Access = 22918, Miss = 12667, Miss_rate = 0.553, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 24009, Miss = 13105, Miss_rate = 0.546, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[20]: Access = 21629, Miss = 12049, Miss_rate = 0.557, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[21]: Access = 22897, Miss = 12639, Miss_rate = 0.552, Pending_hits = 5, Reservation_fails = 3
	L1D_cache_core[22]: Access = 24021, Miss = 13067, Miss_rate = 0.544, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 22959, Miss = 12590, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 22098, Miss = 12186, Miss_rate = 0.551, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 21475, Miss = 12089, Miss_rate = 0.563, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[26]: Access = 23026, Miss = 12704, Miss_rate = 0.552, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[27]: Access = 22236, Miss = 12347, Miss_rate = 0.555, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[28]: Access = 21940, Miss = 12175, Miss_rate = 0.555, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[29]: Access = 22726, Miss = 12737, Miss_rate = 0.560, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[30]: Access = 22432, Miss = 12484, Miss_rate = 0.557, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[31]: Access = 22152, Miss = 12267, Miss_rate = 0.554, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[32]: Access = 22005, Miss = 12283, Miss_rate = 0.558, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[33]: Access = 22012, Miss = 12321, Miss_rate = 0.560, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[34]: Access = 21486, Miss = 12016, Miss_rate = 0.559, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[35]: Access = 21871, Miss = 12292, Miss_rate = 0.562, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[36]: Access = 20782, Miss = 11766, Miss_rate = 0.566, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[37]: Access = 21433, Miss = 11991, Miss_rate = 0.559, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[38]: Access = 23992, Miss = 13166, Miss_rate = 0.549, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[39]: Access = 21992, Miss = 12210, Miss_rate = 0.555, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[40]: Access = 23269, Miss = 12836, Miss_rate = 0.552, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[41]: Access = 22744, Miss = 12596, Miss_rate = 0.554, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[42]: Access = 23044, Miss = 12929, Miss_rate = 0.561, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[43]: Access = 22886, Miss = 12592, Miss_rate = 0.550, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[44]: Access = 22160, Miss = 12185, Miss_rate = 0.550, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[45]: Access = 21393, Miss = 12124, Miss_rate = 0.567, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[46]: Access = 23097, Miss = 12788, Miss_rate = 0.554, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[47]: Access = 22762, Miss = 12503, Miss_rate = 0.549, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[48]: Access = 20901, Miss = 11758, Miss_rate = 0.563, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[49]: Access = 22075, Miss = 12308, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[50]: Access = 22331, Miss = 12435, Miss_rate = 0.557, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[51]: Access = 21998, Miss = 12235, Miss_rate = 0.556, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[52]: Access = 22972, Miss = 12603, Miss_rate = 0.549, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[53]: Access = 22075, Miss = 12297, Miss_rate = 0.557, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[54]: Access = 22649, Miss = 12598, Miss_rate = 0.556, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[55]: Access = 22147, Miss = 12368, Miss_rate = 0.558, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[56]: Access = 22468, Miss = 12357, Miss_rate = 0.550, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[57]: Access = 20919, Miss = 11755, Miss_rate = 0.562, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[58]: Access = 23590, Miss = 13057, Miss_rate = 0.553, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[59]: Access = 21771, Miss = 12239, Miss_rate = 0.562, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[60]: Access = 22830, Miss = 12691, Miss_rate = 0.556, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[61]: Access = 21742, Miss = 12139, Miss_rate = 0.558, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[62]: Access = 23038, Miss = 12718, Miss_rate = 0.552, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[63]: Access = 23224, Miss = 12718, Miss_rate = 0.548, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[64]: Access = 21453, Miss = 12043, Miss_rate = 0.561, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[65]: Access = 21642, Miss = 12133, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[66]: Access = 22194, Miss = 12339, Miss_rate = 0.556, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[67]: Access = 21424, Miss = 11885, Miss_rate = 0.555, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[68]: Access = 21410, Miss = 11938, Miss_rate = 0.558, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[69]: Access = 23061, Miss = 12800, Miss_rate = 0.555, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[70]: Access = 21075, Miss = 11707, Miss_rate = 0.555, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[71]: Access = 22400, Miss = 12388, Miss_rate = 0.553, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[72]: Access = 23455, Miss = 12920, Miss_rate = 0.551, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[73]: Access = 21196, Miss = 11908, Miss_rate = 0.562, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[74]: Access = 21653, Miss = 12225, Miss_rate = 0.565, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[75]: Access = 21223, Miss = 11914, Miss_rate = 0.561, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[76]: Access = 21540, Miss = 12129, Miss_rate = 0.563, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[77]: Access = 22728, Miss = 12455, Miss_rate = 0.548, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[78]: Access = 20915, Miss = 11889, Miss_rate = 0.568, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[79]: Access = 23066, Miss = 12626, Miss_rate = 0.547, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1775175
	L1D_total_cache_misses = 986789
	L1D_total_cache_miss_rate = 0.5559
	L1D_total_cache_pending_hits = 408
	L1D_total_cache_reservation_fails = 3
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 661283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 328753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 348549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 126695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 273257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 36230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1338977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 436198

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
ctas_completed 25402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1778, 1906, 1990, 2198, 2031, 1987, 1891, 1552, 1971, 1907, 1764, 1597, 1537, 1729, 1742, 1376, 1603, 1598, 1776, 1502, 2162, 1796, 2521, 1413, 1670, 1417, 1714, 1621, 2445, 1548, 1658, 1788, 2126, 2417, 1319, 1561, 2208, 1760, 1991, 1986, 1413, 2094, 1665, 2036, 1658, 1733, 2209, 2193, 1889, 1893, 1581, 1648, 2274, 1859, 2064, 1915, 1721, 1823, 2031, 1404, 1633, 1610, 1885, 1929, 
gpgpu_n_tot_thrd_icount = 141392746
gpgpu_n_tot_w_icount = 9229222
gpgpu_n_stall_shd_mem = 51825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 677302
gpgpu_n_mem_write_global = 180040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13991376
gpgpu_n_store_insn = 498683
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51626
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4385520	W0_Idle:3011718	W0_Scoreboard:19823860	W1:2842679	W2:849869	W3:209205	W4:48521	W5:9012	W6:1189	W7:487	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:10	W26:26	W27:176	W28:862	W29:3190	W30:10982	W31:25829	W32:4210017
single_issue_nums: WS0:2311300	WS1:2299688	WS2:2316364	WS3:2301870	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5418416 {8:677302,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 7934880 {40:163710,72:10854,104:4367,136:1109,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27092080 {40:677302,}
maxmflatency = 1692 
max_icnt2mem_latency = 41 
maxmrqlatency = 1299 
max_icnt2sh_latency = 9 
averagemflatency = 269 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 103 
avg_icnt2sh_latency = 2 
mrq_lat_table:27035 	82118 	17486 	18421 	29322 	45818 	45945 	61823 	46125 	6846 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	438593 	193892 	44000 	817 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	70220 	104477 	5318 	676865 	462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	675987 	1313 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        43 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      7317      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7914      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5837      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5979      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      6170      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5938      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5632      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      7900      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]:  2.002703  2.000000  2.038997  1.989041  2.020618  2.128686  2.245125  2.189189  2.202899  2.248603  2.150794  2.139130  2.165192  2.171271  1.894928  1.857143 
dram[1]:  2.021108  2.110795  1.936288  2.024194  2.057065  2.070652  2.233038  2.188235  2.175202  2.243169  2.118598  2.252841  2.287926  2.084270  1.934783  2.006896 
dram[2]:  1.992462  1.981481  2.066116  2.047745  2.129214  2.180516  2.074380  2.156863  2.235465  2.227642  2.083565  2.048913  2.231746  2.145714  1.921147  1.892256 
dram[3]:  2.018617  1.974490  2.031429  2.089514  2.077121  2.134831  2.132964  2.229462  2.243169  2.276139  2.182609  2.157459  2.123595  2.230114  1.988000  2.003559 
dram[4]:  1.957394  2.041096  1.980822  2.205202  2.132076  2.178977  2.114058  2.218329  2.232955  2.194520  2.152000  2.193548  2.147826  2.138973  1.888136  1.855769 
dram[5]:  1.892857  2.043988  2.114846  1.989101  2.152354  2.063712  2.271505  2.252101  2.174387  2.235450  2.263844  2.159292  2.133903  2.276074  2.059441  1.890365 
dram[6]:  2.053333  1.958442  2.101877  2.143275  2.053619  2.034210  2.152000  2.284457  2.222222  2.206897  2.186486  2.251366  2.096859  2.208459  2.032609  1.836538 
dram[7]:  2.156425  1.992147  2.021333  2.054795  2.189702  2.244382  2.307246  2.239130  2.157609  2.303030  2.056701  2.074270  2.173021  2.179412  1.930909  1.893082 
dram[8]:  2.027108  2.092697  2.034301  1.991892  2.135638  2.079235  2.098237  2.195966  2.333333  2.250000  2.113260  2.163324  2.018817  2.166667  1.887097  1.857143 
dram[9]:  2.008197  1.934211  2.072423  2.057803  2.133515  2.038265  2.222841  2.207493  2.197260  2.290698  2.222552  1.969620  2.245614  2.123167  1.958621  1.915584 
dram[10]:  2.041209  2.054201  2.062162  2.074928  2.090164  2.134409  2.181818  2.171582  2.178273  2.229110  2.186352  2.130081  2.284281  2.202346  1.835570  1.930464 
dram[11]:  2.087671  2.013550  2.010753  2.020833  2.076517  2.106849  2.219780  2.119593  2.177898  2.145078  2.140110  2.148368  2.201754  2.227129  1.896552  1.913621 
dram[12]:  2.002703  2.142076  2.023560  2.154930  2.125341  2.223496  2.221918  2.187668  2.328530  2.171429  2.153846  2.185083  2.244514  2.264095  1.926056  1.996337 
dram[13]:  1.904255  2.063492  2.108466  2.021053  2.156863  2.136986  2.192878  2.221574  2.144670  2.219101  2.052219  2.010582  2.199387  2.135977  1.807692  1.981481 
dram[14]:  2.062992  1.975343  1.992593  1.983240  2.221932  2.118310  2.144044  2.257979  2.125000  2.135359  2.245614  2.210227  2.094556  2.253086  1.962329  1.936027 
dram[15]:  2.042781  2.039165  2.142857  2.080780  2.155313  2.182320  2.338235  2.168975  2.255435  2.330484  2.255193  2.152542  2.146814  2.214286  1.889273  2.047458 
dram[16]:  2.108466  2.030075  1.976127  1.948925  2.146214  2.192737  2.315341  2.137741  2.239247  2.279452  2.174785  2.194286  2.347003  2.156069  1.886986  2.007246 
dram[17]:  2.023747  2.039788  2.080214  2.126685  2.202631  2.276353  2.310541  2.379121  2.160221  2.270655  2.225352  2.145946  2.254019  2.124646  1.890675  1.985612 
dram[18]:  1.986376  1.987310  2.123626  1.973684  2.064171  2.234463  2.364431  2.093264  2.203343  2.323034  2.274286  2.195531  2.218563  2.209440  1.955975  1.940351 
dram[19]:  1.994536  1.979592  2.044737  2.071809  2.197260  2.204420  2.105691  2.196850  2.236152  2.208443  2.131507  2.115169  2.124294  2.172515  1.918919  1.894366 
dram[20]:  2.068063  1.982005  2.166667  2.088571  1.984925  2.133676  2.261580  2.233038  2.187500  2.164021  2.163380  2.237822  2.225519  2.147583  1.896875  1.919014 
dram[21]:  2.010695  1.984615  1.945946  2.122016  2.129412  2.026110  2.183727  2.303207  2.239316  2.220930  2.127219  2.192635  1.951872  2.126075  1.985455  1.861842 
dram[22]:  2.084795  2.107955  2.005450  1.975669  2.108635  2.167131  2.218329  2.106383  2.241848  2.216524  2.150418  2.177285  2.233533  2.116477  1.906452  2.014706 
dram[23]:  2.063014  2.049738  2.156069  2.061828  2.145408  2.081006  2.120105  2.279883  2.120419  2.252125  2.113513  2.107955  2.204334  2.222222  1.873377  1.885246 
dram[24]:  2.042735  2.020057  2.091445  1.967655  2.095891  2.255072  2.181564  2.203857  2.039894  2.315315  2.127717  2.152738  2.179567  2.135135  1.796491  1.981481 
dram[25]:  2.185185  2.034384  2.067935  2.033942  2.038168  2.126027  2.195055  2.161202  2.218232  2.328358  2.157593  2.109290  2.309816  2.186391  1.873288  1.908088 
dram[26]:  2.109589  1.966234  1.935065  2.070381  2.054201  2.128940  2.141304  2.163435  2.274336  2.097368  2.273312  2.104987  2.112948  2.273885  1.871886  1.945946 
dram[27]:  2.063361  2.005917  2.108696  2.039660  2.168022  1.922500  2.262570  2.261128  2.201754  2.222535  2.156425  2.144444  2.286174  2.181548  1.903846  1.920415 
dram[28]:  2.052910  2.075362  1.997355  1.984925  1.907895  2.132275  2.249275  2.354938  2.241758  2.234973  2.195906  2.041667  2.140718  2.137640  1.861111  1.908127 
dram[29]:  2.049608  2.085470  1.994550  2.076294  2.144737  2.153639  2.158038  2.078481  2.136986  2.188679  2.194595  2.115274  2.090361  2.216049  1.938931  1.845638 
dram[30]:  2.174286  1.963068  2.000000  2.176966  2.108938  2.076023  2.162602  2.236842  2.147850  2.262712  2.170868  2.229412  2.320513  2.222222  1.960938  1.873065 
dram[31]:  2.093151  2.015345  2.050992  2.017157  2.101036  2.112245  2.149051  2.308157  2.169492  2.213699  2.150273  2.144847  2.180055  2.218130  2.069767  1.897611 
average row locality = 380960/180226 = 2.113791
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       437       424       422       428       489       482       479       512       512       503       541       480       503       517       346       373 
dram[1]:       460       402       424       450       454       464       466       452       535       527       527       517       485       518       357       387 
dram[2]:       472       418       452       486       470       462       477       469       469       501       504       490       462       499       343       369 
dram[3]:       458       457       421       498       475       472       505       509       515       532       507       512       509       518       312       384 
dram[4]:       471       411       437       439       496       447       523       523       499       505       502       487       492       464       357       358 
dram[5]:       442       423       467       411       508       451       542       486       503       528       444       469       494       481       395       361 
dram[6]:       454       474       435       420       478       458       504       492       538       530       543       539       538       494       356       364 
dram[7]:       458       446       449       465       482       489       492       502       506       517       525       530       491       503       358       421 
dram[8]:       383       447       460       434       490       478       527       468       510       503       509       472       522       472       359       379 
dram[9]:       431       432       440       432       477       498       516       457       494       492       481       515       509       466       378       391 
dram[10]:       420       449       455       415       454       478       462       507       506       507       540       492       449       489       337       391 
dram[11]:       449       438       450       451       486       474       494       521       505       545       492       466       508       456       364       403 
dram[12]:       437       459       466       451       474       478       505       507       489       485       519       513       460       513       366       357 
dram[13]:       410       467       461       470       470       453       464       462       524       480       494       491       454       488       325       351 
dram[14]:       446       429       491       412       522       462       457       527       498       459       496       505       479       490       372       384 
dram[15]:       443       474       460       424       452       478       511       487       519       513       474       494       505       494       339       404 
dram[16]:       458       485       438       429       487       474       518       491       517       523       474       510       471       499       378       359 
dram[17]:       454       453       456       451       535       484       503       519       506       498       476       524       472       478       400       359 
dram[18]:       434       446       438       443       484       483       475       486       458       520       514       491       490       488       419       371 
dram[19]:       411       451       457       483       482       470       500       506       471       520       494       485       521       514       392       367 
dram[20]:       461       466       447       413       499       514       530       463       504       503       485       512       473       547       391       361 
dram[21]:       464       454       429       477       448       499       514       484       509       477       457       484       468       488       365       383 
dram[22]:       423       441       448       478       459       464       526       483       512       496       494       508       502       480       380       361 
dram[23]:       432       470       432       456       536       444       497       487       546       481       512       500       478       473       379       386 
dram[24]:       413       402       406       446       466       472       472       488       497       487       509       492       473       472       326       356 
dram[25]:       429       400       456       463       497       469       502       485       521       484       484       509       497       494       364       327 
dram[26]:       441       427       424       412       458       463       476       494       470       483       466       541       507       468       346       325 
dram[27]:       464       377       459       424       470       482       497       461       485       495       480       494       471       489       407       384 
dram[28]:       461       433       460       470       439       485       486       473       501       505       493       492       471       509       375       358 
dram[29]:       461       405       458       455       525       510       504       488       475       506       530       467       456       474       327       344 
dram[30]:       412       396       439       450       472       435       508       461       523       484       516       491       492       501       329       410 
dram[31]:       439       473       424       493       509       504       487       478       488       492       503       498       540       524       360       371 
total dram reads = 237957
bank skew: 547/312 = 1.75
chip skew: 7634/7177 = 1.06
number of total write accesses:
dram[0]:       353       403       371       343       345       370       371       346       302       357       305       297       248       282       183       211 
dram[1]:       361       404       319       343       366       361       349       333       328       344       276       296       271       232       189       206 
dram[2]:       368       380       351       327       349       352       320       348       358       350       262       301       250       266       205       205 
dram[3]:       347       375       338       367       387       333       318       315       371       353       274       292       266       285       196       195 
dram[4]:       347       383       322       385       364       387       322       348       344       339       331       286       270       256       212       235 
dram[5]:       355       336       347       376       327       339       352       372       360       379       277       293       272       277       202       218 
dram[6]:       379       330       422       364       362       369       348       341       340       352       286       313       285       247       214       214 
dram[7]:       374       371       377       330       388       367       349       371       337       368       300       269       261       254       186       194 
dram[8]:       358       346       364       353       369       336       348       346       344       354       274       308       241       253       239       193 
dram[9]:       349       372       345       329       360       360       337       358       360       361       298       302       273       276       208       213 
dram[10]:       360       378       351       357       351       372       333       340       321       377       317       315       251       278       217       197 
dram[11]:       383       368       352       375       338       347       358       377       347       324       307       273       255       262       191       179 
dram[12]:       346       383       382       375       351       346       355       361       378       310       297       295       270       261       190       195 
dram[13]:       349       375       399       348       346       386       310       344       378       364       320       296       269       280       203       195 
dram[14]:       394       328       380       343       393       345       380       378       332       365       292       292       261       253       215       200 
dram[15]:       370       368       352       398       392       359       331       354       361       360       312       288       282       261       214       214 
dram[16]:       406       378       362       331       390       374       338       349       362       365       316       287       284       258       184       205 
dram[17]:       377       374       374       390       342       382       352       418       317       362       344       304       244       276       201       203 
dram[18]:       349       396       380       359       340       361       384       384       386       354       307       310       263       273       220       188 
dram[19]:       364       388       368       351       381       370       316       398       336       365       306       295       247       242       184       182 
dram[20]:       388       361       348       364       330       367       358       340       368       368       314       296       294       316       229       189 
dram[21]:       352       397       338       383       319       323       390       365       331       320       282       307       275       271       192       188 
dram[22]:       360       353       342       383       353       368       339       360       375       312       312       302       256       272       221       196 
dram[23]:       381       371       378       356       359       345       365       347       304       375       290       259       251       276       206       196 
dram[24]:       359       366       358       346       350       367       359       376       317       334       298       273       252       252       202       193 
dram[25]:       399       357       352       371       343       346       356       347       329       343       283       288       266       256       198       203 
dram[26]:       376       388       371       337       364       332       401       326       344       374       255       281       273       265       192       191 
dram[27]:       330       357       381       340       386       349       371       358       309       352       315       307       252       252       205       177 
dram[28]:       371       345       357       364       332       384       340       347       385       355       287       262       265       263       165       186 
dram[29]:       386       378       324       368       338       350       349       408       333       362       300       290       250       266       190       217 
dram[30]:       411       339       345       379       336       324       338       354       319       372       280       289       246       258       182       207 
dram[31]:       387       362       351       388       351       380       351       335       333       356       313       292       253       278       185       201 
total dram writes = 163030
bank skew: 422/165 = 2.56
chip skew: 5260/4978 = 1.06
average mf latency per bank:
dram[0]:        457       429       435       444       439       440       439       444       474       441       483       489       490       469       463       446
dram[1]:        451       428       458       468       417       435       449       449       473       439       492       470       489       500       447       446
dram[2]:        452       445       442       454       442       428       452       437       445       452       468       466       515       499       442       448
dram[3]:        464       447       450       434       420       441       449       456       439       452       501       493       496       479       441       445
dram[4]:        456       433       473       430       430       425       452       444       448       455       470       491       489       488       415       425
dram[5]:        455       460       445       432       458       444       455       431       446       447       489       501       473       481       433       412
dram[6]:        442       462       418       453       422       428       433       436       453       451       500       473       465       503       438       446
dram[7]:        454       440       439       456       430       426       438       437       448       449       493       494       488       484       458       426
dram[8]:        449       466       438       463       440       446       448       432       453       459       487       470       519       496       421       443
dram[9]:        469       441       475       450       452       427       429       429       437       447       476       467       487       478       426       423
dram[10]:        460       434       465       455       439       439       459       472       453       436       479       476       482       487       457       439
dram[11]:        435       447       461       434       442       431       441       444       440       451       487       475       487       495       461       462
dram[12]:        465       443       424       455       437       439       449       432       431       457       455       478       491       477       433       449
dram[13]:        457       440       432       440       442       433       459       452       426       444       458       471       490       473       429       450
dram[14]:        437       478       436       452       417       421       412       433       458       435       480       491       484       498       432       448
dram[15]:        459       438       457       430       443       443       439       446       434       436       473       479       491       490       434       435
dram[16]:        439       465       441       460       418       418       447       433       442       439       466       501       501       516       456       449
dram[17]:        453       454       441       442       435       439       460       432       450       454       472       459       509       488       439       450
dram[18]:        449       441       444       468       443       424       420       425       457       464       481       478       506       491       453       445
dram[19]:        479       433       425       457       439       445       445       424       451       442       474       477       484       504       488       448
dram[20]:        438       460       463       440       442       445       434       448       434       443       464       490       482       476       444       451
dram[21]:        448       440       448       437       441       452       420       437       444       475       491       463       481       502       453       455
dram[22]:        446       464       466       452       429       436       460       439       430       467       471       483       504       493       450       450
dram[23]:        447       451       441       442       440       439       447       438       475       454       482       481       492       490       428       453
dram[24]:        455       454       455       455       440       452       423       427       450       453       487       501       510       470       447       440
dram[25]:        432       466       456       451       452       443       424       445       477       452       484       464       482       505       434       438
dram[26]:        431       427       439       466       438       451       422       436       466       458       497       479       495       515       442       434
dram[27]:        460       448       445       451       426       441       424       430       474       448       475       461       509       498       424       443
dram[28]:        460       464       434       442       441       415       449       451       442       451       476       505       487       494       469       448
dram[29]:        442       450       448       446       456       430       443       408       448       438       467       456       494       500       443       425
dram[30]:        427       463       473       446       446       445       451       441       463       435       523       490       524       505       451       441
dram[31]:        438       454       451       455       426       420       451       452       455       450       468       462       505       491       456       451
maximum mf latency per bank:
dram[0]:        900      1088      1098      1171       948       977      1158       873      1092      1132      1029       991       927       962       848       962
dram[1]:       1024      1077       901       969      1038      1150      1008      1033      1258       971      1017       944       856       844       699       676
dram[2]:       1220       974      1139       965      1190       885       947      1072      1032      1058       796       928       880       913       869       789
dram[3]:        970      1094       908       999      1176      1052       991      1126      1078      1010      1106       985      1045      1009       884       868
dram[4]:        997      1000      1045       995      1133      1210       862       962      1076       926      1125      1115       950       819       836       783
dram[5]:        916      1011      1105      1114      1036      1260       963       882      1004      1190       816      1034       806      1183       841       814
dram[6]:        976      1024       982       952       844      1135       844       985      1219      1204      1217       976       902       872       994      1070
dram[7]:       1122      1144       939      1261      1094      1357      1052      1000      1008      1055       974      1067       870       869       790       756
dram[8]:        981       930      1578      1155       981      1210       908       787      1192      1138       897       943      1071       884       908       779
dram[9]:       1136      1025      1151      1038      1088       987      1001      1080      1184      1096       860      1050       897       813       892       768
dram[10]:       1041       910      1112       977      1036      1031       987      1107      1101      1122       946       936       966       909       957       753
dram[11]:       1238       899      1039      1022      1055       826      1160      1214       929      1098       979       934      1041      1069       969       881
dram[12]:       1100      1095      1015      1184      1129      1099       975       963       963      1022      1011      1010      1033       958       855       933
dram[13]:        848       962      1154      1064      1115      1065       911       993       945      1113       903       795       900      1100       796       814
dram[14]:       1042       974      1185       898      1088      1032      1108      1135      1050      1105       951       876       909       845       838       958
dram[15]:       1050      1040       983      1047      1076      1123       976       991      1005      1320       956       978      1165      1075       747       771
dram[16]:       1066      1204       839      1038      1166      1040      1061       843      1140       984      1040      1029      1309      1067       806       970
dram[17]:       1126       947      1230      1413       995      1250      1155      1216       836      1182       997       964      1247       942      1000       990
dram[18]:       1096      1262      1161      1266      1012      1190      1135       911      1188      1692      1058      1010       976       906       824       879
dram[19]:       1047      1019       901       939       981      1051      1005      1062      1042      1005      1109       989       806      1170       792       742
dram[20]:        951      1307      1193      1340      1169      1405      1309      1239      1121       966      1048       996       959      1122       833       950
dram[21]:       1226      1041      1001      1468       820       849      1078      1240      1022       985       925       966       961       879       776       932
dram[22]:       1224      1084      1176      1084      1056      1270      1120       925      1062      1111      1095      1225       995       843       800       873
dram[23]:       1084       974      1007       998      1154      1014       948      1112      1030      1086       920       999       956       892       831       860
dram[24]:        976       870      1121      1013       937      1311      1128      1050       891      1427      1066      1006       963       807       794       887
dram[25]:       1210      1156      1354      1052      1083       973       914       944      1264      1053      1041       848       918       991       860       876
dram[26]:       1153      1132       860      1012       930       873      1097       848      1042      1203      1031      1162      1045       987       704       632
dram[27]:        943       821      1621      1216      1164      1261       906       908      1007       974      1313      1052       964       982       851       762
dram[28]:       1176      1041       909      1005       895      1006      1406      1208      1326      1242       855      1154       749      1093       932       754
dram[29]:       1016       908       867       986      1061       865      1020       921      1076      1077      1007       850       834      1018       661       731
dram[30]:       1229       945       904      1131      1046       991      1193       976       929       983      1348       989      1230       850       776       787
dram[31]:       1119      1401      1131      1077      1052      1242      1128      1039      1150      1024       954       941       902       931       965       804
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95626 n_act=5675 n_pre=5659 n_ref_event=0 n_req=11884 n_rd=7448 n_rd_L2_A=0 n_write=0 n_wr_bk=5087 bw_util=0.1085
n_activity=46587 dram_eff=0.2691
bk0: 437a 97940i bk1: 424a 96916i bk2: 422a 98351i bk3: 428a 97621i bk4: 489a 96648i bk5: 482a 97362i bk6: 479a 97626i bk7: 512a 97539i bk8: 512a 98883i bk9: 503a 97300i bk10: 541a 97701i bk11: 480a 98761i bk12: 503a 99825i bk13: 517a 98375i bk14: 346a 103542i bk15: 373a 101450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522467
Row_Buffer_Locality_read = 0.624731
Row_Buffer_Locality_write = 0.350766
Bank_Level_Parallism = 7.232336
Bank_Level_Parallism_Col = 4.289101
Bank_Level_Parallism_Ready = 1.990746
write_to_read_ratio_blp_rw_average = 0.413906
GrpLevelPara = 2.529461 

BW Util details:
bwutil = 0.108480 
total_CMD = 115551 
util_bw = 12535 
Wasted_Col = 21255 
Wasted_Row = 5597 
Idle = 76164 

BW Util Bottlenecks: 
RCDc_limit = 24005 
RCDWRc_limit = 15587 
WTRc_limit = 8135 
RTWc_limit = 47502 
CCDLc_limit = 6219 
rwq = 0 
CCDLc_limit_alone = 3522 
WTRc_limit_alone = 7472 
RTWc_limit_alone = 45468 

Commands details: 
total_CMD = 115551 
n_nop = 95626 
Read = 7448 
Write = 0 
L2_Alloc = 0 
L2_WB = 5087 
n_act = 5675 
n_pre = 5659 
n_ref = 0 
n_req = 11884 
total_req = 12535 

Dual Bus Interface Util: 
issued_total_row = 11334 
issued_total_col = 12535 
Row_Bus_Util =  0.098087 
CoL_Bus_Util = 0.108480 
Either_Row_CoL_Bus_Util = 0.172435 
Issued_on_Two_Bus_Simul_Util = 0.034132 
issued_two_Eff = 0.197942 
queue_avg = 6.090185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.09019
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95741 n_act=5584 n_pre=5568 n_ref_event=0 n_req=11785 n_rd=7425 n_rd_L2_A=0 n_write=0 n_wr_bk=4978 bw_util=0.1073
n_activity=47462 dram_eff=0.2613
bk0: 460a 96993i bk1: 402a 97849i bk2: 424a 99042i bk3: 450a 98014i bk4: 454a 98009i bk5: 464a 97949i bk6: 466a 98970i bk7: 452a 99301i bk8: 535a 98042i bk9: 527a 97882i bk10: 527a 98793i bk11: 517a 98831i bk12: 485a 100588i bk13: 518a 99325i bk14: 357a 102839i bk15: 387a 102113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526177
Row_Buffer_Locality_read = 0.620471
Row_Buffer_Locality_write = 0.365596
Bank_Level_Parallism = 6.840643
Bank_Level_Parallism_Col = 4.129589
Bank_Level_Parallism_Ready = 1.970007
write_to_read_ratio_blp_rw_average = 0.410655
GrpLevelPara = 2.463646 

BW Util details:
bwutil = 0.107338 
total_CMD = 115551 
util_bw = 12403 
Wasted_Col = 21825 
Wasted_Row = 6128 
Idle = 75195 

BW Util Bottlenecks: 
RCDc_limit = 24407 
RCDWRc_limit = 15201 
WTRc_limit = 8144 
RTWc_limit = 46240 
CCDLc_limit = 5915 
rwq = 0 
CCDLc_limit_alone = 3456 
WTRc_limit_alone = 7593 
RTWc_limit_alone = 44332 

Commands details: 
total_CMD = 115551 
n_nop = 95741 
Read = 7425 
Write = 0 
L2_Alloc = 0 
L2_WB = 4978 
n_act = 5584 
n_pre = 5568 
n_ref = 0 
n_req = 11785 
total_req = 12403 

Dual Bus Interface Util: 
issued_total_row = 11152 
issued_total_col = 12403 
Row_Bus_Util =  0.096511 
CoL_Bus_Util = 0.107338 
Either_Row_CoL_Bus_Util = 0.171439 
Issued_on_Two_Bus_Simul_Util = 0.032410 
issued_two_Eff = 0.189046 
queue_avg = 5.804935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.80493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95767 n_act=5622 n_pre=5606 n_ref_event=0 n_req=11751 n_rd=7343 n_rd_L2_A=0 n_write=0 n_wr_bk=4992 bw_util=0.1067
n_activity=47235 dram_eff=0.2611
bk0: 472a 96390i bk1: 418a 97279i bk2: 452a 99013i bk3: 486a 97601i bk4: 470a 98795i bk5: 462a 98170i bk6: 477a 97806i bk7: 469a 98238i bk8: 469a 98623i bk9: 501a 97938i bk10: 504a 99470i bk11: 490a 98831i bk12: 462a 100579i bk13: 499a 99149i bk14: 343a 102790i bk15: 369a 101798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521573
Row_Buffer_Locality_read = 0.623587
Row_Buffer_Locality_write = 0.351633
Bank_Level_Parallism = 6.969326
Bank_Level_Parallism_Col = 4.139169
Bank_Level_Parallism_Ready = 1.958979
write_to_read_ratio_blp_rw_average = 0.411092
GrpLevelPara = 2.469623 

BW Util details:
bwutil = 0.106749 
total_CMD = 115551 
util_bw = 12335 
Wasted_Col = 21619 
Wasted_Row = 5949 
Idle = 75648 

BW Util Bottlenecks: 
RCDc_limit = 23961 
RCDWRc_limit = 15517 
WTRc_limit = 8201 
RTWc_limit = 44740 
CCDLc_limit = 6099 
rwq = 0 
CCDLc_limit_alone = 3551 
WTRc_limit_alone = 7540 
RTWc_limit_alone = 42853 

Commands details: 
total_CMD = 115551 
n_nop = 95767 
Read = 7343 
Write = 0 
L2_Alloc = 0 
L2_WB = 4992 
n_act = 5622 
n_pre = 5606 
n_ref = 0 
n_req = 11751 
total_req = 12335 

Dual Bus Interface Util: 
issued_total_row = 11228 
issued_total_col = 12335 
Row_Bus_Util =  0.097169 
CoL_Bus_Util = 0.106749 
Either_Row_CoL_Bus_Util = 0.171214 
Issued_on_Two_Bus_Simul_Util = 0.032704 
issued_two_Eff = 0.191013 
queue_avg = 5.672768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95560 n_act=5653 n_pre=5637 n_ref_event=0 n_req=11991 n_rd=7584 n_rd_L2_A=0 n_write=0 n_wr_bk=5012 bw_util=0.109
n_activity=47091 dram_eff=0.2675
bk0: 458a 97038i bk1: 457a 96884i bk2: 421a 98955i bk3: 498a 97374i bk4: 475a 96849i bk5: 472a 97590i bk6: 505a 98775i bk7: 509a 98978i bk8: 515a 98042i bk9: 532a 97580i bk10: 507a 99645i bk11: 512a 97957i bk12: 509a 98368i bk13: 518a 98840i bk14: 312a 103811i bk15: 384a 102297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528563
Row_Buffer_Locality_read = 0.625659
Row_Buffer_Locality_write = 0.361470
Bank_Level_Parallism = 7.110304
Bank_Level_Parallism_Col = 4.199976
Bank_Level_Parallism_Ready = 1.914576
write_to_read_ratio_blp_rw_average = 0.403340
GrpLevelPara = 2.507118 

BW Util details:
bwutil = 0.109008 
total_CMD = 115551 
util_bw = 12596 
Wasted_Col = 21293 
Wasted_Row = 5747 
Idle = 75915 

BW Util Bottlenecks: 
RCDc_limit = 24231 
RCDWRc_limit = 14925 
WTRc_limit = 9050 
RTWc_limit = 44311 
CCDLc_limit = 6387 
rwq = 0 
CCDLc_limit_alone = 3773 
WTRc_limit_alone = 8302 
RTWc_limit_alone = 42445 

Commands details: 
total_CMD = 115551 
n_nop = 95560 
Read = 7584 
Write = 0 
L2_Alloc = 0 
L2_WB = 5012 
n_act = 5653 
n_pre = 5637 
n_ref = 0 
n_req = 11991 
total_req = 12596 

Dual Bus Interface Util: 
issued_total_row = 11290 
issued_total_col = 12596 
Row_Bus_Util =  0.097706 
CoL_Bus_Util = 0.109008 
Either_Row_CoL_Bus_Util = 0.173006 
Issued_on_Two_Bus_Simul_Util = 0.033708 
issued_two_Eff = 0.194838 
queue_avg = 6.254122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25412
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95660 n_act=5662 n_pre=5646 n_ref_event=0 n_req=11917 n_rd=7411 n_rd_L2_A=0 n_write=0 n_wr_bk=5131 bw_util=0.1085
n_activity=46522 dram_eff=0.2696
bk0: 471a 96823i bk1: 411a 97886i bk2: 437a 98331i bk3: 439a 98289i bk4: 496a 97855i bk5: 447a 97693i bk6: 523a 98173i bk7: 523a 97940i bk8: 499a 98318i bk9: 505a 98440i bk10: 502a 97566i bk11: 487a 99104i bk12: 492a 100307i bk13: 464a 100035i bk14: 357a 101550i bk15: 358a 101065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524880
Row_Buffer_Locality_read = 0.623398
Row_Buffer_Locality_write = 0.362850
Bank_Level_Parallism = 7.113623
Bank_Level_Parallism_Col = 4.206968
Bank_Level_Parallism_Ready = 1.975363
write_to_read_ratio_blp_rw_average = 0.402939
GrpLevelPara = 2.501174 

BW Util details:
bwutil = 0.108541 
total_CMD = 115551 
util_bw = 12542 
Wasted_Col = 21267 
Wasted_Row = 5743 
Idle = 75999 

BW Util Bottlenecks: 
RCDc_limit = 23941 
RCDWRc_limit = 15314 
WTRc_limit = 8726 
RTWc_limit = 44213 
CCDLc_limit = 6305 
rwq = 0 
CCDLc_limit_alone = 3710 
WTRc_limit_alone = 8065 
RTWc_limit_alone = 42279 

Commands details: 
total_CMD = 115551 
n_nop = 95660 
Read = 7411 
Write = 0 
L2_Alloc = 0 
L2_WB = 5131 
n_act = 5662 
n_pre = 5646 
n_ref = 0 
n_req = 11917 
total_req = 12542 

Dual Bus Interface Util: 
issued_total_row = 11308 
issued_total_col = 12542 
Row_Bus_Util =  0.097862 
CoL_Bus_Util = 0.108541 
Either_Row_CoL_Bus_Util = 0.172140 
Issued_on_Two_Bus_Simul_Util = 0.034262 
issued_two_Eff = 0.199035 
queue_avg = 6.175697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.1757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95885 n_act=5563 n_pre=5547 n_ref_event=0 n_req=11814 n_rd=7405 n_rd_L2_A=0 n_write=0 n_wr_bk=5082 bw_util=0.1081
n_activity=46752 dram_eff=0.2671
bk0: 442a 97127i bk1: 423a 98716i bk2: 467a 97944i bk3: 411a 97895i bk4: 508a 98102i bk5: 451a 98877i bk6: 542a 97401i bk7: 486a 97931i bk8: 503a 97929i bk9: 528a 97466i bk10: 444a 100775i bk11: 469a 99353i bk12: 494a 98949i bk13: 481a 99511i bk14: 395a 101982i bk15: 361a 102107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529118
Row_Buffer_Locality_read = 0.634976
Row_Buffer_Locality_write = 0.351327
Bank_Level_Parallism = 7.115325
Bank_Level_Parallism_Col = 4.201314
Bank_Level_Parallism_Ready = 1.963322
write_to_read_ratio_blp_rw_average = 0.411295
GrpLevelPara = 2.487224 

BW Util details:
bwutil = 0.108065 
total_CMD = 115551 
util_bw = 12487 
Wasted_Col = 20988 
Wasted_Row = 5675 
Idle = 76401 

BW Util Bottlenecks: 
RCDc_limit = 22862 
RCDWRc_limit = 15533 
WTRc_limit = 8578 
RTWc_limit = 44647 
CCDLc_limit = 6267 
rwq = 0 
CCDLc_limit_alone = 3671 
WTRc_limit_alone = 7888 
RTWc_limit_alone = 42741 

Commands details: 
total_CMD = 115551 
n_nop = 95885 
Read = 7405 
Write = 0 
L2_Alloc = 0 
L2_WB = 5082 
n_act = 5563 
n_pre = 5547 
n_ref = 0 
n_req = 11814 
total_req = 12487 

Dual Bus Interface Util: 
issued_total_row = 11110 
issued_total_col = 12487 
Row_Bus_Util =  0.096148 
CoL_Bus_Util = 0.108065 
Either_Row_CoL_Bus_Util = 0.170193 
Issued_on_Two_Bus_Simul_Util = 0.034020 
issued_two_Eff = 0.199888 
queue_avg = 5.985521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.98552
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95378 n_act=5727 n_pre=5711 n_ref_event=0 n_req=12117 n_rd=7617 n_rd_L2_A=0 n_write=0 n_wr_bk=5166 bw_util=0.1106
n_activity=47402 dram_eff=0.2697
bk0: 454a 97467i bk1: 474a 97496i bk2: 435a 97550i bk3: 420a 98460i bk4: 478a 97752i bk5: 458a 97000i bk6: 504a 97547i bk7: 492a 98365i bk8: 538a 98523i bk9: 530a 97286i bk10: 543a 97533i bk11: 539a 98322i bk12: 538a 98226i bk13: 494a 99363i bk14: 356a 102355i bk15: 364a 100794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527358
Row_Buffer_Locality_read = 0.629382
Row_Buffer_Locality_write = 0.354667
Bank_Level_Parallism = 7.115956
Bank_Level_Parallism_Col = 4.233691
Bank_Level_Parallism_Ready = 1.945944
write_to_read_ratio_blp_rw_average = 0.407908
GrpLevelPara = 2.497310 

BW Util details:
bwutil = 0.110626 
total_CMD = 115551 
util_bw = 12783 
Wasted_Col = 21476 
Wasted_Row = 6058 
Idle = 75234 

BW Util Bottlenecks: 
RCDc_limit = 23821 
RCDWRc_limit = 15324 
WTRc_limit = 9004 
RTWc_limit = 45164 
CCDLc_limit = 6384 
rwq = 0 
CCDLc_limit_alone = 3694 
WTRc_limit_alone = 8232 
RTWc_limit_alone = 43246 

Commands details: 
total_CMD = 115551 
n_nop = 95378 
Read = 7617 
Write = 0 
L2_Alloc = 0 
L2_WB = 5166 
n_act = 5727 
n_pre = 5711 
n_ref = 0 
n_req = 12117 
total_req = 12783 

Dual Bus Interface Util: 
issued_total_row = 11438 
issued_total_col = 12783 
Row_Bus_Util =  0.098987 
CoL_Bus_Util = 0.110626 
Either_Row_CoL_Bus_Util = 0.174581 
Issued_on_Two_Bus_Simul_Util = 0.035032 
issued_two_Eff = 0.200664 
queue_avg = 6.488217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.48822
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95530 n_act=5688 n_pre=5672 n_ref_event=0 n_req=12093 n_rd=7634 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.1102
n_activity=46008 dram_eff=0.2767
bk0: 458a 97596i bk1: 446a 96580i bk2: 449a 97391i bk3: 465a 97112i bk4: 482a 97231i bk5: 489a 97741i bk6: 492a 98829i bk7: 502a 97201i bk8: 506a 97767i bk9: 517a 97292i bk10: 525a 96925i bk11: 530a 97723i bk12: 491a 99009i bk13: 503a 100023i bk14: 358a 102474i bk15: 421a 101724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529645
Row_Buffer_Locality_read = 0.620251
Row_Buffer_Locality_write = 0.374523
Bank_Level_Parallism = 7.323536
Bank_Level_Parallism_Col = 4.328386
Bank_Level_Parallism_Ready = 1.976669
write_to_read_ratio_blp_rw_average = 0.402916
GrpLevelPara = 2.532530 

BW Util details:
bwutil = 0.110168 
total_CMD = 115551 
util_bw = 12730 
Wasted_Col = 21202 
Wasted_Row = 5433 
Idle = 76186 

BW Util Bottlenecks: 
RCDc_limit = 24534 
RCDWRc_limit = 14708 
WTRc_limit = 8644 
RTWc_limit = 46397 
CCDLc_limit = 6513 
rwq = 0 
CCDLc_limit_alone = 3764 
WTRc_limit_alone = 7988 
RTWc_limit_alone = 44304 

Commands details: 
total_CMD = 115551 
n_nop = 95530 
Read = 7634 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 5688 
n_pre = 5672 
n_ref = 0 
n_req = 12093 
total_req = 12730 

Dual Bus Interface Util: 
issued_total_row = 11360 
issued_total_col = 12730 
Row_Bus_Util =  0.098312 
CoL_Bus_Util = 0.110168 
Either_Row_CoL_Bus_Util = 0.173265 
Issued_on_Two_Bus_Simul_Util = 0.035214 
issued_two_Eff = 0.203237 
queue_avg = 6.696229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.69623
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95772 n_act=5645 n_pre=5629 n_ref_event=0 n_req=11814 n_rd=7413 n_rd_L2_A=0 n_write=0 n_wr_bk=5026 bw_util=0.1076
n_activity=47161 dram_eff=0.2638
bk0: 383a 99312i bk1: 447a 98837i bk2: 460a 97411i bk3: 434a 97361i bk4: 490a 96822i bk5: 478a 98342i bk6: 527a 97400i bk7: 468a 99340i bk8: 510a 98786i bk9: 503a 98435i bk10: 509a 98010i bk11: 472a 98789i bk12: 522a 98580i bk13: 472a 99528i bk14: 359a 101474i bk15: 379a 102180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522177
Row_Buffer_Locality_read = 0.621206
Row_Buffer_Locality_write = 0.355374
Bank_Level_Parallism = 7.050280
Bank_Level_Parallism_Col = 4.173828
Bank_Level_Parallism_Ready = 1.939625
write_to_read_ratio_blp_rw_average = 0.406796
GrpLevelPara = 2.477105 

BW Util details:
bwutil = 0.107649 
total_CMD = 115551 
util_bw = 12439 
Wasted_Col = 21490 
Wasted_Row = 5789 
Idle = 75833 

BW Util Bottlenecks: 
RCDc_limit = 23903 
RCDWRc_limit = 15098 
WTRc_limit = 8205 
RTWc_limit = 45027 
CCDLc_limit = 6204 
rwq = 0 
CCDLc_limit_alone = 3655 
WTRc_limit_alone = 7582 
RTWc_limit_alone = 43101 

Commands details: 
total_CMD = 115551 
n_nop = 95772 
Read = 7413 
Write = 0 
L2_Alloc = 0 
L2_WB = 5026 
n_act = 5645 
n_pre = 5629 
n_ref = 0 
n_req = 11814 
total_req = 12439 

Dual Bus Interface Util: 
issued_total_row = 11274 
issued_total_col = 12439 
Row_Bus_Util =  0.097567 
CoL_Bus_Util = 0.107649 
Either_Row_CoL_Bus_Util = 0.171171 
Issued_on_Two_Bus_Simul_Util = 0.034046 
issued_two_Eff = 0.198898 
queue_avg = 5.917188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91719
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95695 n_act=5638 n_pre=5622 n_ref_event=0 n_req=11839 n_rd=7409 n_rd_L2_A=0 n_write=0 n_wr_bk=5101 bw_util=0.1083
n_activity=46389 dram_eff=0.2697
bk0: 431a 97430i bk1: 432a 97789i bk2: 440a 98135i bk3: 432a 99311i bk4: 477a 97567i bk5: 498a 96635i bk6: 516a 98304i bk7: 457a 98487i bk8: 494a 97854i bk9: 492a 98548i bk10: 481a 99359i bk11: 515a 97552i bk12: 509a 99665i bk13: 466a 98792i bk14: 378a 102590i bk15: 391a 102152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523777
Row_Buffer_Locality_read = 0.622351
Row_Buffer_Locality_write = 0.358916
Bank_Level_Parallism = 7.111689
Bank_Level_Parallism_Col = 4.217674
Bank_Level_Parallism_Ready = 1.949880
write_to_read_ratio_blp_rw_average = 0.402563
GrpLevelPara = 2.497415 

BW Util details:
bwutil = 0.108264 
total_CMD = 115551 
util_bw = 12510 
Wasted_Col = 21142 
Wasted_Row = 5788 
Idle = 76111 

BW Util Bottlenecks: 
RCDc_limit = 23807 
RCDWRc_limit = 15154 
WTRc_limit = 9294 
RTWc_limit = 44312 
CCDLc_limit = 6281 
rwq = 0 
CCDLc_limit_alone = 3789 
WTRc_limit_alone = 8556 
RTWc_limit_alone = 42558 

Commands details: 
total_CMD = 115551 
n_nop = 95695 
Read = 7409 
Write = 0 
L2_Alloc = 0 
L2_WB = 5101 
n_act = 5638 
n_pre = 5622 
n_ref = 0 
n_req = 11839 
total_req = 12510 

Dual Bus Interface Util: 
issued_total_row = 11260 
issued_total_col = 12510 
Row_Bus_Util =  0.097446 
CoL_Bus_Util = 0.108264 
Either_Row_CoL_Bus_Util = 0.171838 
Issued_on_Two_Bus_Simul_Util = 0.033872 
issued_two_Eff = 0.197119 
queue_avg = 5.952852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.95285
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95726 n_act=5622 n_pre=5606 n_ref_event=0 n_req=11889 n_rd=7351 n_rd_L2_A=0 n_write=0 n_wr_bk=5115 bw_util=0.1079
n_activity=47085 dram_eff=0.2648
bk0: 420a 96879i bk1: 449a 97083i bk2: 455a 97011i bk3: 415a 98177i bk4: 454a 97320i bk5: 478a 96384i bk6: 462a 98280i bk7: 507a 96851i bk8: 506a 98691i bk9: 507a 97983i bk10: 540a 97285i bk11: 492a 97401i bk12: 449a 100462i bk13: 489a 99309i bk14: 337a 101041i bk15: 391a 101613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527126
Row_Buffer_Locality_read = 0.625493
Row_Buffer_Locality_write = 0.367783
Bank_Level_Parallism = 7.243839
Bank_Level_Parallism_Col = 4.349450
Bank_Level_Parallism_Ready = 2.032007
write_to_read_ratio_blp_rw_average = 0.411050
GrpLevelPara = 2.522316 

BW Util details:
bwutil = 0.107883 
total_CMD = 115551 
util_bw = 12466 
Wasted_Col = 21493 
Wasted_Row = 5928 
Idle = 75664 

BW Util Bottlenecks: 
RCDc_limit = 24077 
RCDWRc_limit = 15359 
WTRc_limit = 8505 
RTWc_limit = 48426 
CCDLc_limit = 6318 
rwq = 0 
CCDLc_limit_alone = 3567 
WTRc_limit_alone = 7846 
RTWc_limit_alone = 46334 

Commands details: 
total_CMD = 115551 
n_nop = 95726 
Read = 7351 
Write = 0 
L2_Alloc = 0 
L2_WB = 5115 
n_act = 5622 
n_pre = 5606 
n_ref = 0 
n_req = 11889 
total_req = 12466 

Dual Bus Interface Util: 
issued_total_row = 11228 
issued_total_col = 12466 
Row_Bus_Util =  0.097169 
CoL_Bus_Util = 0.107883 
Either_Row_CoL_Bus_Util = 0.171569 
Issued_on_Two_Bus_Simul_Util = 0.033483 
issued_two_Eff = 0.195158 
queue_avg = 6.496456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.49646
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95580 n_act=5699 n_pre=5683 n_ref_event=0 n_req=11950 n_rd=7502 n_rd_L2_A=0 n_write=0 n_wr_bk=5036 bw_util=0.1085
n_activity=46503 dram_eff=0.2696
bk0: 449a 97716i bk1: 438a 97802i bk2: 450a 97345i bk3: 451a 97041i bk4: 486a 96767i bk5: 474a 97876i bk6: 494a 97884i bk7: 521a 96039i bk8: 505a 97309i bk9: 545a 97065i bk10: 492a 98158i bk11: 466a 99081i bk12: 508a 99668i bk13: 456a 100186i bk14: 364a 102857i bk15: 403a 102226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523096
Row_Buffer_Locality_read = 0.623567
Row_Buffer_Locality_write = 0.353642
Bank_Level_Parallism = 7.261467
Bank_Level_Parallism_Col = 4.294369
Bank_Level_Parallism_Ready = 1.948477
write_to_read_ratio_blp_rw_average = 0.412451
GrpLevelPara = 2.536525 

BW Util details:
bwutil = 0.108506 
total_CMD = 115551 
util_bw = 12538 
Wasted_Col = 21248 
Wasted_Row = 5565 
Idle = 76200 

BW Util Bottlenecks: 
RCDc_limit = 23852 
RCDWRc_limit = 15556 
WTRc_limit = 8642 
RTWc_limit = 47176 
CCDLc_limit = 6264 
rwq = 0 
CCDLc_limit_alone = 3546 
WTRc_limit_alone = 7968 
RTWc_limit_alone = 45132 

Commands details: 
total_CMD = 115551 
n_nop = 95580 
Read = 7502 
Write = 0 
L2_Alloc = 0 
L2_WB = 5036 
n_act = 5699 
n_pre = 5683 
n_ref = 0 
n_req = 11950 
total_req = 12538 

Dual Bus Interface Util: 
issued_total_row = 11382 
issued_total_col = 12538 
Row_Bus_Util =  0.098502 
CoL_Bus_Util = 0.108506 
Either_Row_CoL_Bus_Util = 0.172833 
Issued_on_Two_Bus_Simul_Util = 0.034175 
issued_two_Eff = 0.197737 
queue_avg = 6.154884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.15488
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95798 n_act=5563 n_pre=5547 n_ref_event=0 n_req=11960 n_rd=7479 n_rd_L2_A=0 n_write=0 n_wr_bk=5095 bw_util=0.1088
n_activity=47619 dram_eff=0.2641
bk0: 437a 97494i bk1: 459a 97326i bk2: 466a 97266i bk3: 451a 97890i bk4: 474a 97193i bk5: 478a 98734i bk6: 505a 97355i bk7: 507a 97820i bk8: 489a 98255i bk9: 485a 98361i bk10: 519a 98413i bk11: 513a 97799i bk12: 460a 99787i bk13: 513a 99419i bk14: 366a 102255i bk15: 357a 102815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534866
Row_Buffer_Locality_read = 0.634577
Row_Buffer_Locality_write = 0.368445
Bank_Level_Parallism = 7.033726
Bank_Level_Parallism_Col = 4.246184
Bank_Level_Parallism_Ready = 2.002068
write_to_read_ratio_blp_rw_average = 0.404327
GrpLevelPara = 2.486167 

BW Util details:
bwutil = 0.108818 
total_CMD = 115551 
util_bw = 12574 
Wasted_Col = 21592 
Wasted_Row = 6011 
Idle = 75374 

BW Util Bottlenecks: 
RCDc_limit = 23417 
RCDWRc_limit = 15136 
WTRc_limit = 8645 
RTWc_limit = 46502 
CCDLc_limit = 6468 
rwq = 0 
CCDLc_limit_alone = 3703 
WTRc_limit_alone = 7923 
RTWc_limit_alone = 44459 

Commands details: 
total_CMD = 115551 
n_nop = 95798 
Read = 7479 
Write = 0 
L2_Alloc = 0 
L2_WB = 5095 
n_act = 5563 
n_pre = 5547 
n_ref = 0 
n_req = 11960 
total_req = 12574 

Dual Bus Interface Util: 
issued_total_row = 11110 
issued_total_col = 12574 
Row_Bus_Util =  0.096148 
CoL_Bus_Util = 0.108818 
Either_Row_CoL_Bus_Util = 0.170946 
Issued_on_Two_Bus_Simul_Util = 0.034020 
issued_two_Eff = 0.199008 
queue_avg = 6.286506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.28651
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95766 n_act=5660 n_pre=5644 n_ref_event=0 n_req=11816 n_rd=7264 n_rd_L2_A=0 n_write=0 n_wr_bk=5162 bw_util=0.1075
n_activity=46390 dram_eff=0.2679
bk0: 410a 98772i bk1: 467a 98273i bk2: 461a 97611i bk3: 470a 98371i bk4: 470a 98546i bk5: 453a 98090i bk6: 464a 99468i bk7: 462a 98639i bk8: 524a 97258i bk9: 480a 98682i bk10: 494a 97951i bk11: 491a 98598i bk12: 454a 100566i bk13: 488a 99395i bk14: 325a 102897i bk15: 351a 103169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520988
Row_Buffer_Locality_read = 0.626239
Row_Buffer_Locality_write = 0.353032
Bank_Level_Parallism = 7.046800
Bank_Level_Parallism_Col = 4.064095
Bank_Level_Parallism_Ready = 1.880734
write_to_read_ratio_blp_rw_average = 0.413414
GrpLevelPara = 2.481168 

BW Util details:
bwutil = 0.107537 
total_CMD = 115551 
util_bw = 12426 
Wasted_Col = 20890 
Wasted_Row = 5616 
Idle = 76619 

BW Util Bottlenecks: 
RCDc_limit = 22801 
RCDWRc_limit = 15789 
WTRc_limit = 9380 
RTWc_limit = 41306 
CCDLc_limit = 5967 
rwq = 0 
CCDLc_limit_alone = 3578 
WTRc_limit_alone = 8691 
RTWc_limit_alone = 39606 

Commands details: 
total_CMD = 115551 
n_nop = 95766 
Read = 7264 
Write = 0 
L2_Alloc = 0 
L2_WB = 5162 
n_act = 5660 
n_pre = 5644 
n_ref = 0 
n_req = 11816 
total_req = 12426 

Dual Bus Interface Util: 
issued_total_row = 11304 
issued_total_col = 12426 
Row_Bus_Util =  0.097827 
CoL_Bus_Util = 0.107537 
Either_Row_CoL_Bus_Util = 0.171223 
Issued_on_Two_Bus_Simul_Util = 0.034141 
issued_two_Eff = 0.199393 
queue_avg = 5.704356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.70436
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95620 n_act=5670 n_pre=5654 n_ref_event=0 n_req=11960 n_rd=7429 n_rd_L2_A=0 n_write=0 n_wr_bk=5151 bw_util=0.1089
n_activity=46249 dram_eff=0.272
bk0: 446a 97148i bk1: 429a 98003i bk2: 491a 96743i bk3: 412a 98137i bk4: 522a 96774i bk5: 462a 98827i bk6: 457a 97933i bk7: 527a 97824i bk8: 498a 97889i bk9: 459a 97756i bk10: 496a 99326i bk11: 505a 98637i bk12: 479a 99375i bk13: 490a 100253i bk14: 372a 102249i bk15: 384a 101745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525920
Row_Buffer_Locality_read = 0.622291
Row_Buffer_Locality_write = 0.367910
Bank_Level_Parallism = 7.196965
Bank_Level_Parallism_Col = 4.251218
Bank_Level_Parallism_Ready = 1.914308
write_to_read_ratio_blp_rw_average = 0.407423
GrpLevelPara = 2.506195 

BW Util details:
bwutil = 0.108870 
total_CMD = 115551 
util_bw = 12580 
Wasted_Col = 21253 
Wasted_Row = 5372 
Idle = 76346 

BW Util Bottlenecks: 
RCDc_limit = 23846 
RCDWRc_limit = 15233 
WTRc_limit = 9375 
RTWc_limit = 44437 
CCDLc_limit = 6531 
rwq = 0 
CCDLc_limit_alone = 3880 
WTRc_limit_alone = 8711 
RTWc_limit_alone = 42450 

Commands details: 
total_CMD = 115551 
n_nop = 95620 
Read = 7429 
Write = 0 
L2_Alloc = 0 
L2_WB = 5151 
n_act = 5670 
n_pre = 5654 
n_ref = 0 
n_req = 11960 
total_req = 12580 

Dual Bus Interface Util: 
issued_total_row = 11324 
issued_total_col = 12580 
Row_Bus_Util =  0.098000 
CoL_Bus_Util = 0.108870 
Either_Row_CoL_Bus_Util = 0.172487 
Issued_on_Two_Bus_Simul_Util = 0.034383 
issued_two_Eff = 0.199338 
queue_avg = 5.937309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.93731
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95743 n_act=5587 n_pre=5571 n_ref_event=0 n_req=12040 n_rd=7471 n_rd_L2_A=0 n_write=0 n_wr_bk=5216 bw_util=0.1098
n_activity=47071 dram_eff=0.2695
bk0: 443a 96545i bk1: 474a 97033i bk2: 460a 98706i bk3: 424a 97840i bk4: 452a 97699i bk5: 478a 98200i bk6: 511a 98822i bk7: 487a 98169i bk8: 519a 98021i bk9: 513a 97520i bk10: 474a 98979i bk11: 494a 98607i bk12: 505a 97681i bk13: 494a 99731i bk14: 339a 102259i bk15: 404a 101529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535963
Row_Buffer_Locality_read = 0.629768
Row_Buffer_Locality_write = 0.382578
Bank_Level_Parallism = 7.106351
Bank_Level_Parallism_Col = 4.326932
Bank_Level_Parallism_Ready = 2.026720
write_to_read_ratio_blp_rw_average = 0.402286
GrpLevelPara = 2.522845 

BW Util details:
bwutil = 0.109796 
total_CMD = 115551 
util_bw = 12687 
Wasted_Col = 21150 
Wasted_Row = 6059 
Idle = 75655 

BW Util Bottlenecks: 
RCDc_limit = 23707 
RCDWRc_limit = 14992 
WTRc_limit = 8717 
RTWc_limit = 46131 
CCDLc_limit = 6525 
rwq = 0 
CCDLc_limit_alone = 3731 
WTRc_limit_alone = 7984 
RTWc_limit_alone = 44070 

Commands details: 
total_CMD = 115551 
n_nop = 95743 
Read = 7471 
Write = 0 
L2_Alloc = 0 
L2_WB = 5216 
n_act = 5587 
n_pre = 5571 
n_ref = 0 
n_req = 12040 
total_req = 12687 

Dual Bus Interface Util: 
issued_total_row = 11158 
issued_total_col = 12687 
Row_Bus_Util =  0.096563 
CoL_Bus_Util = 0.109796 
Either_Row_CoL_Bus_Util = 0.171422 
Issued_on_Two_Bus_Simul_Util = 0.034937 
issued_two_Eff = 0.203807 
queue_avg = 6.615209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.61521
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95588 n_act=5649 n_pre=5633 n_ref_event=0 n_req=12062 n_rd=7511 n_rd_L2_A=0 n_write=0 n_wr_bk=5189 bw_util=0.1099
n_activity=46667 dram_eff=0.2721
bk0: 458a 96775i bk1: 485a 96515i bk2: 438a 97245i bk3: 429a 97154i bk4: 487a 97097i bk5: 474a 97513i bk6: 518a 97978i bk7: 491a 98411i bk8: 517a 97641i bk9: 523a 97479i bk10: 474a 98940i bk11: 510a 99070i bk12: 471a 99856i bk13: 499a 98994i bk14: 378a 102222i bk15: 359a 102493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531670
Row_Buffer_Locality_read = 0.627480
Row_Buffer_Locality_write = 0.373544
Bank_Level_Parallism = 7.205648
Bank_Level_Parallism_Col = 4.278303
Bank_Level_Parallism_Ready = 2.011890
write_to_read_ratio_blp_rw_average = 0.413747
GrpLevelPara = 2.526972 

BW Util details:
bwutil = 0.109908 
total_CMD = 115551 
util_bw = 12700 
Wasted_Col = 21337 
Wasted_Row = 5584 
Idle = 75930 

BW Util Bottlenecks: 
RCDc_limit = 23785 
RCDWRc_limit = 15336 
WTRc_limit = 8309 
RTWc_limit = 46820 
CCDLc_limit = 6184 
rwq = 0 
CCDLc_limit_alone = 3643 
WTRc_limit_alone = 7708 
RTWc_limit_alone = 44880 

Commands details: 
total_CMD = 115551 
n_nop = 95588 
Read = 7511 
Write = 0 
L2_Alloc = 0 
L2_WB = 5189 
n_act = 5649 
n_pre = 5633 
n_ref = 0 
n_req = 12062 
total_req = 12700 

Dual Bus Interface Util: 
issued_total_row = 11282 
issued_total_col = 12700 
Row_Bus_Util =  0.097637 
CoL_Bus_Util = 0.109908 
Either_Row_CoL_Bus_Util = 0.172764 
Issued_on_Two_Bus_Simul_Util = 0.034781 
issued_two_Eff = 0.201322 
queue_avg = 6.610596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.6106
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95551 n_act=5638 n_pre=5622 n_ref_event=0 n_req=12170 n_rd=7568 n_rd_L2_A=0 n_write=0 n_wr_bk=5260 bw_util=0.111
n_activity=47048 dram_eff=0.2727
bk0: 454a 96778i bk1: 453a 96496i bk2: 456a 97441i bk3: 451a 97235i bk4: 535a 96503i bk5: 484a 97593i bk6: 503a 97990i bk7: 519a 97377i bk8: 506a 97941i bk9: 498a 97558i bk10: 476a 97881i bk11: 524a 97806i bk12: 472a 100240i bk13: 478a 98630i bk14: 400a 101489i bk15: 359a 102141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536730
Row_Buffer_Locality_read = 0.627775
Row_Buffer_Locality_write = 0.387006
Bank_Level_Parallism = 7.225859
Bank_Level_Parallism_Col = 4.397768
Bank_Level_Parallism_Ready = 2.024868
write_to_read_ratio_blp_rw_average = 0.406663
GrpLevelPara = 2.520661 

BW Util details:
bwutil = 0.111016 
total_CMD = 115551 
util_bw = 12828 
Wasted_Col = 21302 
Wasted_Row = 5988 
Idle = 75433 

BW Util Bottlenecks: 
RCDc_limit = 23831 
RCDWRc_limit = 14887 
WTRc_limit = 8040 
RTWc_limit = 48653 
CCDLc_limit = 6550 
rwq = 0 
CCDLc_limit_alone = 3784 
WTRc_limit_alone = 7451 
RTWc_limit_alone = 46476 

Commands details: 
total_CMD = 115551 
n_nop = 95551 
Read = 7568 
Write = 0 
L2_Alloc = 0 
L2_WB = 5260 
n_act = 5638 
n_pre = 5622 
n_ref = 0 
n_req = 12170 
total_req = 12828 

Dual Bus Interface Util: 
issued_total_row = 11260 
issued_total_col = 12828 
Row_Bus_Util =  0.097446 
CoL_Bus_Util = 0.111016 
Either_Row_CoL_Bus_Util = 0.173084 
Issued_on_Two_Bus_Simul_Util = 0.035378 
issued_two_Eff = 0.204400 
queue_avg = 7.010169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.01017
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95620 n_act=5661 n_pre=5645 n_ref_event=0 n_req=12082 n_rd=7440 n_rd_L2_A=0 n_write=0 n_wr_bk=5254 bw_util=0.1099
n_activity=47100 dram_eff=0.2695
bk0: 434a 98088i bk1: 446a 96149i bk2: 438a 97021i bk3: 443a 97368i bk4: 484a 97865i bk5: 483a 97646i bk6: 475a 97707i bk7: 486a 96997i bk8: 458a 97999i bk9: 520a 98526i bk10: 514a 98791i bk11: 491a 98129i bk12: 490a 99676i bk13: 488a 99119i bk14: 419a 100726i bk15: 371a 102667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531452
Row_Buffer_Locality_read = 0.631989
Row_Buffer_Locality_write = 0.370315
Bank_Level_Parallism = 7.228549
Bank_Level_Parallism_Col = 4.316519
Bank_Level_Parallism_Ready = 1.989838
write_to_read_ratio_blp_rw_average = 0.412548
GrpLevelPara = 2.517417 

BW Util details:
bwutil = 0.109856 
total_CMD = 115551 
util_bw = 12694 
Wasted_Col = 21084 
Wasted_Row = 5846 
Idle = 75927 

BW Util Bottlenecks: 
RCDc_limit = 23222 
RCDWRc_limit = 15527 
WTRc_limit = 8762 
RTWc_limit = 46092 
CCDLc_limit = 6376 
rwq = 0 
CCDLc_limit_alone = 3690 
WTRc_limit_alone = 8131 
RTWc_limit_alone = 44037 

Commands details: 
total_CMD = 115551 
n_nop = 95620 
Read = 7440 
Write = 0 
L2_Alloc = 0 
L2_WB = 5254 
n_act = 5661 
n_pre = 5645 
n_ref = 0 
n_req = 12082 
total_req = 12694 

Dual Bus Interface Util: 
issued_total_row = 11306 
issued_total_col = 12694 
Row_Bus_Util =  0.097844 
CoL_Bus_Util = 0.109856 
Either_Row_CoL_Bus_Util = 0.172487 
Issued_on_Two_Bus_Simul_Util = 0.035214 
issued_two_Eff = 0.204154 
queue_avg = 6.678445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.67844
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95501 n_act=5710 n_pre=5694 n_ref_event=0 n_req=12012 n_rd=7524 n_rd_L2_A=0 n_write=0 n_wr_bk=5093 bw_util=0.1092
n_activity=47249 dram_eff=0.267
bk0: 411a 97725i bk1: 451a 96249i bk2: 457a 97000i bk3: 483a 97560i bk4: 482a 97185i bk5: 470a 97419i bk6: 500a 98325i bk7: 506a 97295i bk8: 471a 98854i bk9: 520a 97068i bk10: 494a 98144i bk11: 485a 98342i bk12: 521a 99052i bk13: 514a 99293i bk14: 392a 102244i bk15: 367a 102867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524642
Row_Buffer_Locality_read = 0.621611
Row_Buffer_Locality_write = 0.362077
Bank_Level_Parallism = 7.116366
Bank_Level_Parallism_Col = 4.189070
Bank_Level_Parallism_Ready = 1.973528
write_to_read_ratio_blp_rw_average = 0.400811
GrpLevelPara = 2.472139 

BW Util details:
bwutil = 0.109190 
total_CMD = 115551 
util_bw = 12617 
Wasted_Col = 21657 
Wasted_Row = 5944 
Idle = 75333 

BW Util Bottlenecks: 
RCDc_limit = 24370 
RCDWRc_limit = 15241 
WTRc_limit = 8330 
RTWc_limit = 45248 
CCDLc_limit = 6340 
rwq = 0 
CCDLc_limit_alone = 3808 
WTRc_limit_alone = 7725 
RTWc_limit_alone = 43321 

Commands details: 
total_CMD = 115551 
n_nop = 95501 
Read = 7524 
Write = 0 
L2_Alloc = 0 
L2_WB = 5093 
n_act = 5710 
n_pre = 5694 
n_ref = 0 
n_req = 12012 
total_req = 12617 

Dual Bus Interface Util: 
issued_total_row = 11404 
issued_total_col = 12617 
Row_Bus_Util =  0.098692 
CoL_Bus_Util = 0.109190 
Either_Row_CoL_Bus_Util = 0.173516 
Issued_on_Two_Bus_Simul_Util = 0.034366 
issued_two_Eff = 0.198055 
queue_avg = 6.098459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.09846
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Memory Sub Parition 41: pending memory requests:
  mf: uid=6894780, sid19:w4294967295, part=20, addr=0x7f72637e9520, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (196691), 
  mf: uid=6894781, sid19:w4294967295, part=20, addr=0x7f72637e9540, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (196691), 
Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95363 n_act=5746 n_pre=5730 n_ref_event=0 n_req=12171 n_rd=7569 n_rd_L2_A=0 n_write=0 n_wr_bk=5230 bw_util=0.1108
n_activity=48110 dram_eff=0.266
bk0: 461a 97298i bk1: 466a 97109i bk2: 447a 98326i bk3: 413a 97695i bk4: 499a 97236i bk5: 514a 96371i bk6: 530a 97773i bk7: 463a 98754i bk8: 504a 97814i bk9: 503a 97366i bk10: 485a 98702i bk11: 512a 98710i bk12: 473a 99538i bk13: 547a 97513i bk14: 391a 100947i bk15: 361a 103027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527894
Row_Buffer_Locality_read = 0.624389
Row_Buffer_Locality_write = 0.369187
Bank_Level_Parallism = 7.047919
Bank_Level_Parallism_Col = 4.222818
Bank_Level_Parallism_Ready = 1.952496
write_to_read_ratio_blp_rw_average = 0.398419
GrpLevelPara = 2.483143 

BW Util details:
bwutil = 0.110765 
total_CMD = 115551 
util_bw = 12799 
Wasted_Col = 21581 
Wasted_Row = 6314 
Idle = 74857 

BW Util Bottlenecks: 
RCDc_limit = 24145 
RCDWRc_limit = 15468 
WTRc_limit = 9387 
RTWc_limit = 44104 
CCDLc_limit = 6598 
rwq = 0 
CCDLc_limit_alone = 3829 
WTRc_limit_alone = 8570 
RTWc_limit_alone = 42152 

Commands details: 
total_CMD = 115551 
n_nop = 95363 
Read = 7569 
Write = 0 
L2_Alloc = 0 
L2_WB = 5230 
n_act = 5746 
n_pre = 5730 
n_ref = 0 
n_req = 12171 
total_req = 12799 

Dual Bus Interface Util: 
issued_total_row = 11476 
issued_total_col = 12799 
Row_Bus_Util =  0.099315 
CoL_Bus_Util = 0.110765 
Either_Row_CoL_Bus_Util = 0.174711 
Issued_on_Two_Bus_Simul_Util = 0.035370 
issued_two_Eff = 0.202447 
queue_avg = 6.513964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.51396
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95724 n_act=5646 n_pre=5630 n_ref_event=0 n_req=11795 n_rd=7400 n_rd_L2_A=0 n_write=0 n_wr_bk=5033 bw_util=0.1076
n_activity=47146 dram_eff=0.2637
bk0: 464a 98586i bk1: 454a 96932i bk2: 429a 97713i bk3: 477a 97667i bk4: 448a 99094i bk5: 499a 97905i bk6: 514a 97844i bk7: 484a 99060i bk8: 509a 98961i bk9: 477a 98496i bk10: 457a 99409i bk11: 484a 98510i bk12: 468a 98505i bk13: 488a 99191i bk14: 365a 102745i bk15: 383a 101580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521323
Row_Buffer_Locality_read = 0.624324
Row_Buffer_Locality_write = 0.347895
Bank_Level_Parallism = 6.977594
Bank_Level_Parallism_Col = 4.121879
Bank_Level_Parallism_Ready = 1.928577
write_to_read_ratio_blp_rw_average = 0.410903
GrpLevelPara = 2.466030 

BW Util details:
bwutil = 0.107598 
total_CMD = 115551 
util_bw = 12433 
Wasted_Col = 21450 
Wasted_Row = 6018 
Idle = 75650 

BW Util Bottlenecks: 
RCDc_limit = 23926 
RCDWRc_limit = 15376 
WTRc_limit = 8634 
RTWc_limit = 43845 
CCDLc_limit = 6023 
rwq = 0 
CCDLc_limit_alone = 3618 
WTRc_limit_alone = 8006 
RTWc_limit_alone = 42068 

Commands details: 
total_CMD = 115551 
n_nop = 95724 
Read = 7400 
Write = 0 
L2_Alloc = 0 
L2_WB = 5033 
n_act = 5646 
n_pre = 5630 
n_ref = 0 
n_req = 11795 
total_req = 12433 

Dual Bus Interface Util: 
issued_total_row = 11276 
issued_total_col = 12433 
Row_Bus_Util =  0.097585 
CoL_Bus_Util = 0.107598 
Either_Row_CoL_Bus_Util = 0.171587 
Issued_on_Two_Bus_Simul_Util = 0.033596 
issued_two_Eff = 0.195794 
queue_avg = 5.582652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.58265
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95681 n_act=5644 n_pre=5628 n_ref_event=0 n_req=11944 n_rd=7455 n_rd_L2_A=0 n_write=0 n_wr_bk=5104 bw_util=0.1087
n_activity=47323 dram_eff=0.2654
bk0: 423a 98856i bk1: 441a 98262i bk2: 448a 97587i bk3: 478a 96479i bk4: 459a 98189i bk5: 464a 97439i bk6: 526a 97442i bk7: 483a 97113i bk8: 512a 98436i bk9: 496a 98573i bk10: 494a 97982i bk11: 508a 98229i bk12: 502a 99601i bk13: 480a 98690i bk14: 380a 101664i bk15: 361a 102554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527461
Row_Buffer_Locality_read = 0.626425
Row_Buffer_Locality_write = 0.363110
Bank_Level_Parallism = 7.065106
Bank_Level_Parallism_Col = 4.228460
Bank_Level_Parallism_Ready = 1.960506
write_to_read_ratio_blp_rw_average = 0.398941
GrpLevelPara = 2.498482 

BW Util details:
bwutil = 0.108688 
total_CMD = 115551 
util_bw = 12559 
Wasted_Col = 21341 
Wasted_Row = 6250 
Idle = 75401 

BW Util Bottlenecks: 
RCDc_limit = 24012 
RCDWRc_limit = 15236 
WTRc_limit = 8534 
RTWc_limit = 45483 
CCDLc_limit = 6131 
rwq = 0 
CCDLc_limit_alone = 3544 
WTRc_limit_alone = 7901 
RTWc_limit_alone = 43529 

Commands details: 
total_CMD = 115551 
n_nop = 95681 
Read = 7455 
Write = 0 
L2_Alloc = 0 
L2_WB = 5104 
n_act = 5644 
n_pre = 5628 
n_ref = 0 
n_req = 11944 
total_req = 12559 

Dual Bus Interface Util: 
issued_total_row = 11272 
issued_total_col = 12559 
Row_Bus_Util =  0.097550 
CoL_Bus_Util = 0.108688 
Either_Row_CoL_Bus_Util = 0.171959 
Issued_on_Two_Bus_Simul_Util = 0.034279 
issued_two_Eff = 0.199346 
queue_avg = 6.304437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.30444
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95657 n_act=5667 n_pre=5651 n_ref_event=0 n_req=11962 n_rd=7509 n_rd_L2_A=0 n_write=0 n_wr_bk=5059 bw_util=0.1088
n_activity=46744 dram_eff=0.2689
bk0: 432a 97379i bk1: 470a 97342i bk2: 432a 98284i bk3: 456a 97910i bk4: 536a 96407i bk5: 444a 97838i bk6: 497a 97758i bk7: 487a 98537i bk8: 546a 97888i bk9: 481a 97966i bk10: 512a 97757i bk11: 500a 99401i bk12: 478a 100077i bk13: 473a 99180i bk14: 379a 101805i bk15: 386a 101060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526250
Row_Buffer_Locality_read = 0.621920
Row_Buffer_Locality_write = 0.364923
Bank_Level_Parallism = 7.135228
Bank_Level_Parallism_Col = 4.231102
Bank_Level_Parallism_Ready = 1.990850
write_to_read_ratio_blp_rw_average = 0.404271
GrpLevelPara = 2.486921 

BW Util details:
bwutil = 0.108766 
total_CMD = 115551 
util_bw = 12568 
Wasted_Col = 21369 
Wasted_Row = 5892 
Idle = 75722 

BW Util Bottlenecks: 
RCDc_limit = 24230 
RCDWRc_limit = 15237 
WTRc_limit = 8164 
RTWc_limit = 45446 
CCDLc_limit = 6197 
rwq = 0 
CCDLc_limit_alone = 3665 
WTRc_limit_alone = 7555 
RTWc_limit_alone = 43523 

Commands details: 
total_CMD = 115551 
n_nop = 95657 
Read = 7509 
Write = 0 
L2_Alloc = 0 
L2_WB = 5059 
n_act = 5667 
n_pre = 5651 
n_ref = 0 
n_req = 11962 
total_req = 12568 

Dual Bus Interface Util: 
issued_total_row = 11318 
issued_total_col = 12568 
Row_Bus_Util =  0.097948 
CoL_Bus_Util = 0.108766 
Either_Row_CoL_Bus_Util = 0.172166 
Issued_on_Two_Bus_Simul_Util = 0.034548 
issued_two_Eff = 0.200664 
queue_avg = 6.410840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.41084
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=96196 n_act=5476 n_pre=5460 n_ref_event=0 n_req=11515 n_rd=7177 n_rd_L2_A=0 n_write=0 n_wr_bk=5002 bw_util=0.1054
n_activity=46219 dram_eff=0.2635
bk0: 413a 99279i bk1: 402a 98418i bk2: 406a 98903i bk3: 446a 98131i bk4: 466a 97937i bk5: 472a 98863i bk6: 472a 98914i bk7: 488a 98575i bk8: 497a 98933i bk9: 487a 99285i bk10: 509a 98346i bk11: 492a 99629i bk12: 473a 100207i bk13: 472a 100772i bk14: 326a 102977i bk15: 356a 103262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524446
Row_Buffer_Locality_read = 0.627282
Row_Buffer_Locality_write = 0.354311
Bank_Level_Parallism = 6.854467
Bank_Level_Parallism_Col = 4.076781
Bank_Level_Parallism_Ready = 1.928483
write_to_read_ratio_blp_rw_average = 0.402748
GrpLevelPara = 2.468729 

BW Util details:
bwutil = 0.105399 
total_CMD = 115551 
util_bw = 12179 
Wasted_Col = 21009 
Wasted_Row = 5896 
Idle = 76467 

BW Util Bottlenecks: 
RCDc_limit = 23052 
RCDWRc_limit = 15161 
WTRc_limit = 8286 
RTWc_limit = 42649 
CCDLc_limit = 5715 
rwq = 0 
CCDLc_limit_alone = 3413 
WTRc_limit_alone = 7726 
RTWc_limit_alone = 40907 

Commands details: 
total_CMD = 115551 
n_nop = 96196 
Read = 7177 
Write = 0 
L2_Alloc = 0 
L2_WB = 5002 
n_act = 5476 
n_pre = 5460 
n_ref = 0 
n_req = 11515 
total_req = 12179 

Dual Bus Interface Util: 
issued_total_row = 10936 
issued_total_col = 12179 
Row_Bus_Util =  0.094642 
CoL_Bus_Util = 0.105399 
Either_Row_CoL_Bus_Util = 0.167502 
Issued_on_Two_Bus_Simul_Util = 0.032540 
issued_two_Eff = 0.194265 
queue_avg = 5.561596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.5616
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95817 n_act=5579 n_pre=5563 n_ref_event=0 n_req=11850 n_rd=7381 n_rd_L2_A=0 n_write=0 n_wr_bk=5037 bw_util=0.1075
n_activity=46232 dram_eff=0.2686
bk0: 429a 97818i bk1: 400a 97963i bk2: 456a 98120i bk3: 463a 96552i bk4: 497a 96588i bk5: 469a 98239i bk6: 502a 97995i bk7: 485a 97655i bk8: 521a 97650i bk9: 484a 98701i bk10: 484a 99630i bk11: 509a 98930i bk12: 497a 99429i bk13: 494a 99052i bk14: 364a 101701i bk15: 327a 103283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529198
Row_Buffer_Locality_read = 0.627557
Row_Buffer_Locality_write = 0.366749
Bank_Level_Parallism = 7.216394
Bank_Level_Parallism_Col = 4.298593
Bank_Level_Parallism_Ready = 1.985988
write_to_read_ratio_blp_rw_average = 0.414226
GrpLevelPara = 2.507310 

BW Util details:
bwutil = 0.107468 
total_CMD = 115551 
util_bw = 12418 
Wasted_Col = 21060 
Wasted_Row = 5511 
Idle = 76562 

BW Util Bottlenecks: 
RCDc_limit = 23543 
RCDWRc_limit = 15384 
WTRc_limit = 8813 
RTWc_limit = 46442 
CCDLc_limit = 6447 
rwq = 0 
CCDLc_limit_alone = 3727 
WTRc_limit_alone = 8138 
RTWc_limit_alone = 44397 

Commands details: 
total_CMD = 115551 
n_nop = 95817 
Read = 7381 
Write = 0 
L2_Alloc = 0 
L2_WB = 5037 
n_act = 5579 
n_pre = 5563 
n_ref = 0 
n_req = 11850 
total_req = 12418 

Dual Bus Interface Util: 
issued_total_row = 11142 
issued_total_col = 12418 
Row_Bus_Util =  0.096425 
CoL_Bus_Util = 0.107468 
Either_Row_CoL_Bus_Util = 0.170782 
Issued_on_Two_Bus_Simul_Util = 0.033111 
issued_two_Eff = 0.193879 
queue_avg = 6.323883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32388
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95953 n_act=5551 n_pre=5535 n_ref_event=0 n_req=11636 n_rd=7201 n_rd_L2_A=0 n_write=0 n_wr_bk=5070 bw_util=0.1062
n_activity=47407 dram_eff=0.2588
bk0: 441a 98113i bk1: 427a 96998i bk2: 424a 97811i bk3: 412a 99017i bk4: 458a 98360i bk5: 463a 98998i bk6: 476a 98088i bk7: 494a 98407i bk8: 470a 99026i bk9: 483a 96956i bk10: 466a 100461i bk11: 541a 98141i bk12: 507a 98977i bk13: 468a 100758i bk14: 346a 103492i bk15: 325a 104045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522946
Row_Buffer_Locality_read = 0.625330
Row_Buffer_Locality_write = 0.356708
Bank_Level_Parallism = 6.845943
Bank_Level_Parallism_Col = 4.104283
Bank_Level_Parallism_Ready = 1.936517
write_to_read_ratio_blp_rw_average = 0.408621
GrpLevelPara = 2.472197 

BW Util details:
bwutil = 0.106196 
total_CMD = 115551 
util_bw = 12271 
Wasted_Col = 21567 
Wasted_Row = 6011 
Idle = 75702 

BW Util Bottlenecks: 
RCDc_limit = 23454 
RCDWRc_limit = 15466 
WTRc_limit = 7860 
RTWc_limit = 44856 
CCDLc_limit = 5907 
rwq = 0 
CCDLc_limit_alone = 3416 
WTRc_limit_alone = 7262 
RTWc_limit_alone = 42963 

Commands details: 
total_CMD = 115551 
n_nop = 95953 
Read = 7201 
Write = 0 
L2_Alloc = 0 
L2_WB = 5070 
n_act = 5551 
n_pre = 5535 
n_ref = 0 
n_req = 11636 
total_req = 12271 

Dual Bus Interface Util: 
issued_total_row = 11086 
issued_total_col = 12271 
Row_Bus_Util =  0.095940 
CoL_Bus_Util = 0.106196 
Either_Row_CoL_Bus_Util = 0.169605 
Issued_on_Two_Bus_Simul_Util = 0.032531 
issued_two_Eff = 0.191805 
queue_avg = 5.569636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.56964
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95964 n_act=5549 n_pre=5533 n_ref_event=0 n_req=11743 n_rd=7339 n_rd_L2_A=0 n_write=0 n_wr_bk=5041 bw_util=0.1071
n_activity=46677 dram_eff=0.2652
bk0: 464a 98639i bk1: 377a 99404i bk2: 459a 97990i bk3: 424a 99057i bk4: 470a 98082i bk5: 482a 97301i bk6: 497a 98183i bk7: 461a 99442i bk8: 485a 99444i bk9: 495a 98674i bk10: 480a 98143i bk11: 494a 99167i bk12: 471a 100617i bk13: 489a 100412i bk14: 407a 102018i bk15: 384a 102476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527463
Row_Buffer_Locality_read = 0.633329
Row_Buffer_Locality_write = 0.351045
Bank_Level_Parallism = 6.892516
Bank_Level_Parallism_Col = 4.053948
Bank_Level_Parallism_Ready = 1.918821
write_to_read_ratio_blp_rw_average = 0.400633
GrpLevelPara = 2.447581 

BW Util details:
bwutil = 0.107139 
total_CMD = 115551 
util_bw = 12380 
Wasted_Col = 21247 
Wasted_Row = 5765 
Idle = 76159 

BW Util Bottlenecks: 
RCDc_limit = 22961 
RCDWRc_limit = 15413 
WTRc_limit = 8757 
RTWc_limit = 41786 
CCDLc_limit = 5990 
rwq = 0 
CCDLc_limit_alone = 3578 
WTRc_limit_alone = 8072 
RTWc_limit_alone = 40059 

Commands details: 
total_CMD = 115551 
n_nop = 95964 
Read = 7339 
Write = 0 
L2_Alloc = 0 
L2_WB = 5041 
n_act = 5549 
n_pre = 5533 
n_ref = 0 
n_req = 11743 
total_req = 12380 

Dual Bus Interface Util: 
issued_total_row = 11082 
issued_total_col = 12380 
Row_Bus_Util =  0.095906 
CoL_Bus_Util = 0.107139 
Either_Row_CoL_Bus_Util = 0.169510 
Issued_on_Two_Bus_Simul_Util = 0.033535 
issued_two_Eff = 0.197835 
queue_avg = 5.734022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.73402
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95733 n_act=5619 n_pre=5603 n_ref_event=0 n_req=11779 n_rd=7411 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.1075
n_activity=47473 dram_eff=0.2616
bk0: 461a 97445i bk1: 433a 98699i bk2: 460a 97783i bk3: 470a 97096i bk4: 439a 97844i bk5: 485a 97339i bk6: 486a 98677i bk7: 473a 99434i bk8: 501a 98000i bk9: 505a 97899i bk10: 493a 99915i bk11: 492a 98479i bk12: 471a 100015i bk13: 509a 99016i bk14: 375a 102301i bk15: 358a 102568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522965
Row_Buffer_Locality_read = 0.615976
Row_Buffer_Locality_write = 0.365156
Bank_Level_Parallism = 6.858337
Bank_Level_Parallism_Col = 4.127310
Bank_Level_Parallism_Ready = 1.920606
write_to_read_ratio_blp_rw_average = 0.392947
GrpLevelPara = 2.467837 

BW Util details:
bwutil = 0.107476 
total_CMD = 115551 
util_bw = 12419 
Wasted_Col = 21792 
Wasted_Row = 6336 
Idle = 75004 

BW Util Bottlenecks: 
RCDc_limit = 24267 
RCDWRc_limit = 15026 
WTRc_limit = 8543 
RTWc_limit = 44608 
CCDLc_limit = 6142 
rwq = 0 
CCDLc_limit_alone = 3633 
WTRc_limit_alone = 7852 
RTWc_limit_alone = 42790 

Commands details: 
total_CMD = 115551 
n_nop = 95733 
Read = 7411 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 5619 
n_pre = 5603 
n_ref = 0 
n_req = 11779 
total_req = 12419 

Dual Bus Interface Util: 
issued_total_row = 11222 
issued_total_col = 12419 
Row_Bus_Util =  0.097117 
CoL_Bus_Util = 0.107476 
Either_Row_CoL_Bus_Util = 0.171509 
Issued_on_Two_Bus_Simul_Util = 0.033085 
issued_two_Eff = 0.192905 
queue_avg = 5.898988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.89899
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95725 n_act=5650 n_pre=5634 n_ref_event=0 n_req=11846 n_rd=7385 n_rd_L2_A=0 n_write=0 n_wr_bk=5109 bw_util=0.1081
n_activity=47107 dram_eff=0.2652
bk0: 461a 97582i bk1: 405a 98546i bk2: 458a 98360i bk3: 455a 98120i bk4: 525a 97583i bk5: 510a 98521i bk6: 504a 98258i bk7: 488a 96327i bk8: 475a 98402i bk9: 506a 97801i bk10: 530a 97920i bk11: 467a 99449i bk12: 456a 100436i bk13: 474a 100498i bk14: 327a 104162i bk15: 344a 102275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523046
Row_Buffer_Locality_read = 0.628165
Row_Buffer_Locality_write = 0.349025
Bank_Level_Parallism = 6.969266
Bank_Level_Parallism_Col = 4.101165
Bank_Level_Parallism_Ready = 1.890187
write_to_read_ratio_blp_rw_average = 0.402118
GrpLevelPara = 2.477922 

BW Util details:
bwutil = 0.108125 
total_CMD = 115551 
util_bw = 12494 
Wasted_Col = 21325 
Wasted_Row = 5844 
Idle = 75888 

BW Util Bottlenecks: 
RCDc_limit = 23388 
RCDWRc_limit = 15301 
WTRc_limit = 9168 
RTWc_limit = 42265 
CCDLc_limit = 6325 
rwq = 0 
CCDLc_limit_alone = 3774 
WTRc_limit_alone = 8447 
RTWc_limit_alone = 40435 

Commands details: 
total_CMD = 115551 
n_nop = 95725 
Read = 7385 
Write = 0 
L2_Alloc = 0 
L2_WB = 5109 
n_act = 5650 
n_pre = 5634 
n_ref = 0 
n_req = 11846 
total_req = 12494 

Dual Bus Interface Util: 
issued_total_row = 11284 
issued_total_col = 12494 
Row_Bus_Util =  0.097654 
CoL_Bus_Util = 0.108125 
Either_Row_CoL_Bus_Util = 0.171578 
Issued_on_Two_Bus_Simul_Util = 0.034201 
issued_two_Eff = 0.199334 
queue_avg = 5.516863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.51686
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=96144 n_act=5479 n_pre=5463 n_ref_event=0 n_req=11685 n_rd=7319 n_rd_L2_A=0 n_write=0 n_wr_bk=4979 bw_util=0.1064
n_activity=46498 dram_eff=0.2645
bk0: 412a 97891i bk1: 396a 97738i bk2: 439a 98256i bk3: 450a 98031i bk4: 472a 98095i bk5: 435a 98825i bk6: 508a 98023i bk7: 461a 98460i bk8: 523a 97448i bk9: 484a 97923i bk10: 516a 98817i bk11: 491a 99088i bk12: 492a 100756i bk13: 501a 99673i bk14: 329a 103810i bk15: 410a 101486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531108
Row_Buffer_Locality_read = 0.634103
Row_Buffer_Locality_write = 0.358452
Bank_Level_Parallism = 7.016437
Bank_Level_Parallism_Col = 4.244431
Bank_Level_Parallism_Ready = 1.957798
write_to_read_ratio_blp_rw_average = 0.411491
GrpLevelPara = 2.500568 

BW Util details:
bwutil = 0.106429 
total_CMD = 115551 
util_bw = 12298 
Wasted_Col = 20850 
Wasted_Row = 6214 
Idle = 76189 

BW Util Bottlenecks: 
RCDc_limit = 22998 
RCDWRc_limit = 15054 
WTRc_limit = 8401 
RTWc_limit = 44928 
CCDLc_limit = 6295 
rwq = 0 
CCDLc_limit_alone = 3632 
WTRc_limit_alone = 7711 
RTWc_limit_alone = 42955 

Commands details: 
total_CMD = 115551 
n_nop = 96144 
Read = 7319 
Write = 0 
L2_Alloc = 0 
L2_WB = 4979 
n_act = 5479 
n_pre = 5463 
n_ref = 0 
n_req = 11685 
total_req = 12298 

Dual Bus Interface Util: 
issued_total_row = 10942 
issued_total_col = 12298 
Row_Bus_Util =  0.094694 
CoL_Bus_Util = 0.106429 
Either_Row_CoL_Bus_Util = 0.167952 
Issued_on_Two_Bus_Simul_Util = 0.033172 
issued_two_Eff = 0.197506 
queue_avg = 6.255074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25507
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115551 n_nop=95457 n_act=5704 n_pre=5688 n_ref_event=0 n_req=12088 n_rd=7583 n_rd_L2_A=0 n_write=0 n_wr_bk=5116 bw_util=0.1099
n_activity=47649 dram_eff=0.2665
bk0: 439a 98092i bk1: 473a 96830i bk2: 424a 98198i bk3: 493a 95986i bk4: 509a 97325i bk5: 504a 96789i bk6: 487a 97433i bk7: 478a 99253i bk8: 488a 98042i bk9: 492a 97561i bk10: 503a 98015i bk11: 498a 98215i bk12: 540a 97855i bk13: 524a 98705i bk14: 360a 103020i bk15: 371a 102003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528127
Row_Buffer_Locality_read = 0.622841
Row_Buffer_Locality_write = 0.368701
Bank_Level_Parallism = 7.075458
Bank_Level_Parallism_Col = 4.269174
Bank_Level_Parallism_Ready = 2.015985
write_to_read_ratio_blp_rw_average = 0.397545
GrpLevelPara = 2.510859 

BW Util details:
bwutil = 0.109900 
total_CMD = 115551 
util_bw = 12699 
Wasted_Col = 21745 
Wasted_Row = 6201 
Idle = 74906 

BW Util Bottlenecks: 
RCDc_limit = 24371 
RCDWRc_limit = 15255 
WTRc_limit = 8595 
RTWc_limit = 46961 
CCDLc_limit = 6332 
rwq = 0 
CCDLc_limit_alone = 3526 
WTRc_limit_alone = 7908 
RTWc_limit_alone = 44842 

Commands details: 
total_CMD = 115551 
n_nop = 95457 
Read = 7583 
Write = 0 
L2_Alloc = 0 
L2_WB = 5116 
n_act = 5704 
n_pre = 5688 
n_ref = 0 
n_req = 12088 
total_req = 12699 

Dual Bus Interface Util: 
issued_total_row = 11392 
issued_total_col = 12699 
Row_Bus_Util =  0.098589 
CoL_Bus_Util = 0.109900 
Either_Row_CoL_Bus_Util = 0.173897 
Issued_on_Two_Bus_Simul_Util = 0.034591 
issued_two_Eff = 0.198915 
queue_avg = 6.542790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.54279

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13724, Miss = 6886, Miss_rate = 0.502, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 13900, Miss = 6854, Miss_rate = 0.493, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[2]: Access = 13619, Miss = 6809, Miss_rate = 0.500, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[3]: Access = 13746, Miss = 6802, Miss_rate = 0.495, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[4]: Access = 13757, Miss = 6818, Miss_rate = 0.496, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 13575, Miss = 6728, Miss_rate = 0.496, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[6]: Access = 13577, Miss = 6758, Miss_rate = 0.498, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 13883, Miss = 7064, Miss_rate = 0.509, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 13733, Miss = 6821, Miss_rate = 0.497, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[9]: Access = 13765, Miss = 6914, Miss_rate = 0.502, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[10]: Access = 13615, Miss = 6739, Miss_rate = 0.495, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 13854, Miss = 6918, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[12]: Access = 13823, Miss = 7038, Miss_rate = 0.509, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 13684, Miss = 6936, Miss_rate = 0.507, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[14]: Access = 13720, Miss = 6952, Miss_rate = 0.507, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[15]: Access = 13753, Miss = 6994, Miss_rate = 0.509, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[16]: Access = 13885, Miss = 6927, Miss_rate = 0.499, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[17]: Access = 13470, Miss = 6707, Miss_rate = 0.498, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 13834, Miss = 6926, Miss_rate = 0.501, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[19]: Access = 13639, Miss = 6786, Miss_rate = 0.498, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[20]: Access = 13877, Miss = 6854, Miss_rate = 0.494, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 13706, Miss = 6827, Miss_rate = 0.498, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 13704, Miss = 6860, Miss_rate = 0.501, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[23]: Access = 13751, Miss = 6927, Miss_rate = 0.504, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 13578, Miss = 6888, Miss_rate = 0.507, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[25]: Access = 13773, Miss = 6879, Miss_rate = 0.499, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[26]: Access = 13868, Miss = 6883, Miss_rate = 0.496, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[27]: Access = 13586, Miss = 6781, Miss_rate = 0.499, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[28]: Access = 13807, Miss = 6932, Miss_rate = 0.502, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[29]: Access = 13740, Miss = 6872, Miss_rate = 0.500, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[30]: Access = 13843, Miss = 6908, Miss_rate = 0.499, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[31]: Access = 13746, Miss = 6987, Miss_rate = 0.508, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[32]: Access = 13910, Miss = 6933, Miss_rate = 0.498, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[33]: Access = 13700, Miss = 6957, Miss_rate = 0.508, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[34]: Access = 13807, Miss = 6991, Miss_rate = 0.506, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[35]: Access = 13913, Miss = 7046, Miss_rate = 0.506, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[36]: Access = 13940, Miss = 6887, Miss_rate = 0.494, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[37]: Access = 13910, Miss = 7054, Miss_rate = 0.507, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[38]: Access = 13873, Miss = 6928, Miss_rate = 0.499, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[39]: Access = 13899, Miss = 6921, Miss_rate = 0.498, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[40]: Access = 13821, Miss = 6979, Miss_rate = 0.505, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[41]: Access = 13847, Miss = 7029, Miss_rate = 0.508, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[42]: Access = 13827, Miss = 6937, Miss_rate = 0.502, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[43]: Access = 13674, Miss = 6729, Miss_rate = 0.492, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[44]: Access = 13873, Miss = 6928, Miss_rate = 0.499, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[45]: Access = 13932, Miss = 6874, Miss_rate = 0.493, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[46]: Access = 13657, Miss = 6938, Miss_rate = 0.508, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[47]: Access = 13787, Miss = 6832, Miss_rate = 0.496, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 13832, Miss = 6851, Miss_rate = 0.495, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[49]: Access = 13528, Miss = 6527, Miss_rate = 0.482, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[50]: Access = 13390, Miss = 6659, Miss_rate = 0.497, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[51]: Access = 13912, Miss = 6958, Miss_rate = 0.500, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[52]: Access = 13911, Miss = 6825, Miss_rate = 0.491, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[53]: Access = 13663, Miss = 6675, Miss_rate = 0.489, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[54]: Access = 13616, Miss = 6862, Miss_rate = 0.504, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[55]: Access = 13692, Miss = 6745, Miss_rate = 0.493, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[56]: Access = 13730, Miss = 6811, Miss_rate = 0.496, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[57]: Access = 13823, Miss = 6815, Miss_rate = 0.493, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[58]: Access = 13677, Miss = 6821, Miss_rate = 0.499, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[59]: Access = 13791, Miss = 6896, Miss_rate = 0.500, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[60]: Access = 13632, Miss = 6700, Miss_rate = 0.491, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[61]: Access = 13659, Miss = 6812, Miss_rate = 0.499, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[62]: Access = 13774, Miss = 6914, Miss_rate = 0.502, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[63]: Access = 13720, Miss = 6965, Miss_rate = 0.508, Pending_hits = 18, Reservation_fails = 0
L2_total_cache_accesses = 880255
L2_total_cache_misses = 439774
L2_total_cache_miss_rate = 0.4996
L2_total_cache_pending_hits = 1023
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 438324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 128753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1021
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1134
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 177084
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 24733
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 677302
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 202953
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=677302
icnt_total_pkts_simt_to_mem=880257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 857342
Req_Network_cycles = 196708
Req_Network_injected_packets_per_cycle =       4.3584 
Req_Network_conflicts_per_cycle =       0.4865
Req_Network_conflicts_per_cycle_util =       0.9514
Req_Bank_Level_Parallism =       8.5232
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0105
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0681

Reply_Network_injected_packets_num = 677302
Reply_Network_cycles = 196708
Reply_Network_injected_packets_per_cycle =        3.4432
Reply_Network_conflicts_per_cycle =        0.1081
Reply_Network_conflicts_per_cycle_util =       0.2187
Reply_Bank_Level_Parallism =       6.9702
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0019
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0430
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 3 sec (903 sec)
gpgpu_simulation_rate = 156581 (inst/sec)
gpgpu_simulation_rate = 217 (cycle/sec)
gpgpu_silicon_slowdown = 6668202x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 10329
gpu_sim_insn = 12840342
gpu_ipc =    1243.1350
gpu_tot_sim_cycle = 207037
gpu_tot_sim_insn = 154233088
gpu_tot_ipc =     744.9542
gpu_tot_issued_cta = 27356
gpu_occupancy = 82.9148% 
gpu_tot_occupancy = 43.5000% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0255
partiton_level_parallism_total  =       4.2919
partiton_level_parallism_util =       7.1429
partiton_level_parallism_util_total  =       8.4657
L2_BW  =     140.0910 GB/Sec
L2_BW_total  =     158.4683 GB/Sec
gpu_total_sim_rate=149595

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24130, Miss = 13431, Miss_rate = 0.557, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[1]: Access = 22797, Miss = 12918, Miss_rate = 0.567, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 22907, Miss = 12958, Miss_rate = 0.566, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 23970, Miss = 13422, Miss_rate = 0.560, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 24612, Miss = 13701, Miss_rate = 0.557, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 25484, Miss = 14020, Miss_rate = 0.550, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[6]: Access = 24755, Miss = 13763, Miss_rate = 0.556, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[7]: Access = 22595, Miss = 12821, Miss_rate = 0.567, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 24423, Miss = 13626, Miss_rate = 0.558, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[9]: Access = 23574, Miss = 13197, Miss_rate = 0.560, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 22905, Miss = 12916, Miss_rate = 0.564, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 25612, Miss = 13952, Miss_rate = 0.545, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 24452, Miss = 13537, Miss_rate = 0.554, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[13]: Access = 23149, Miss = 13085, Miss_rate = 0.565, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[14]: Access = 22092, Miss = 12641, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[15]: Access = 22781, Miss = 12921, Miss_rate = 0.567, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[16]: Access = 24710, Miss = 13904, Miss_rate = 0.563, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 24470, Miss = 13679, Miss_rate = 0.559, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[18]: Access = 24822, Miss = 13812, Miss_rate = 0.556, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 25969, Miss = 14286, Miss_rate = 0.550, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[20]: Access = 23621, Miss = 13246, Miss_rate = 0.561, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[21]: Access = 24857, Miss = 13820, Miss_rate = 0.556, Pending_hits = 5, Reservation_fails = 3
	L1D_cache_core[22]: Access = 25909, Miss = 14204, Miss_rate = 0.548, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 24843, Miss = 13725, Miss_rate = 0.552, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 24006, Miss = 13333, Miss_rate = 0.555, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 23451, Miss = 13278, Miss_rate = 0.566, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[26]: Access = 24914, Miss = 13841, Miss_rate = 0.556, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[27]: Access = 24144, Miss = 13494, Miss_rate = 0.559, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[28]: Access = 23808, Miss = 13302, Miss_rate = 0.559, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[29]: Access = 24610, Miss = 13872, Miss_rate = 0.564, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[30]: Access = 24412, Miss = 13675, Miss_rate = 0.560, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[31]: Access = 24056, Miss = 13412, Miss_rate = 0.558, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[32]: Access = 24061, Miss = 13520, Miss_rate = 0.562, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[33]: Access = 23900, Miss = 13458, Miss_rate = 0.563, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[34]: Access = 23370, Miss = 13151, Miss_rate = 0.563, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[35]: Access = 23755, Miss = 13427, Miss_rate = 0.565, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[36]: Access = 22730, Miss = 12941, Miss_rate = 0.569, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[37]: Access = 23337, Miss = 13136, Miss_rate = 0.563, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[38]: Access = 25940, Miss = 14341, Miss_rate = 0.553, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[39]: Access = 23972, Miss = 13401, Miss_rate = 0.559, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[40]: Access = 25229, Miss = 14017, Miss_rate = 0.556, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[41]: Access = 24700, Miss = 13775, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[42]: Access = 24944, Miss = 14072, Miss_rate = 0.564, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[43]: Access = 24702, Miss = 13685, Miss_rate = 0.554, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[44]: Access = 24128, Miss = 13370, Miss_rate = 0.554, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[45]: Access = 23289, Miss = 13265, Miss_rate = 0.570, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[46]: Access = 24997, Miss = 13931, Miss_rate = 0.557, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[47]: Access = 24646, Miss = 13638, Miss_rate = 0.553, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[48]: Access = 22797, Miss = 12899, Miss_rate = 0.566, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[49]: Access = 23963, Miss = 13445, Miss_rate = 0.561, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[50]: Access = 24227, Miss = 13576, Miss_rate = 0.560, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[51]: Access = 23994, Miss = 13434, Miss_rate = 0.560, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[52]: Access = 24924, Miss = 13780, Miss_rate = 0.553, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[53]: Access = 23947, Miss = 13426, Miss_rate = 0.561, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[54]: Access = 24613, Miss = 13781, Miss_rate = 0.560, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[55]: Access = 24115, Miss = 13553, Miss_rate = 0.562, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[56]: Access = 24356, Miss = 13494, Miss_rate = 0.554, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[57]: Access = 22895, Miss = 12944, Miss_rate = 0.565, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[58]: Access = 25482, Miss = 14196, Miss_rate = 0.557, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[59]: Access = 23667, Miss = 13380, Miss_rate = 0.565, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[60]: Access = 24722, Miss = 13830, Miss_rate = 0.559, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[61]: Access = 23634, Miss = 13278, Miss_rate = 0.562, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[62]: Access = 25002, Miss = 13901, Miss_rate = 0.556, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[63]: Access = 25132, Miss = 13865, Miss_rate = 0.552, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[64]: Access = 23333, Miss = 13176, Miss_rate = 0.565, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[65]: Access = 23550, Miss = 13280, Miss_rate = 0.564, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[66]: Access = 24098, Miss = 13484, Miss_rate = 0.560, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[67]: Access = 23312, Miss = 13022, Miss_rate = 0.559, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[68]: Access = 23302, Miss = 13077, Miss_rate = 0.561, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[69]: Access = 25025, Miss = 13983, Miss_rate = 0.559, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[70]: Access = 22967, Miss = 12846, Miss_rate = 0.559, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[71]: Access = 24280, Miss = 13521, Miss_rate = 0.557, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[72]: Access = 25331, Miss = 14051, Miss_rate = 0.555, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[73]: Access = 23172, Miss = 13097, Miss_rate = 0.565, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[74]: Access = 23529, Miss = 13356, Miss_rate = 0.568, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[75]: Access = 23131, Miss = 13061, Miss_rate = 0.565, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[76]: Access = 23516, Miss = 13318, Miss_rate = 0.566, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[77]: Access = 24700, Miss = 13642, Miss_rate = 0.552, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[78]: Access = 22823, Miss = 13036, Miss_rate = 0.571, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[79]: Access = 25050, Miss = 13819, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1929129
	L1D_total_cache_misses = 1079471
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 408
	L1D_total_cache_reservation_fails = 3
	L1D_cache_data_port_util = 0.103
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 661283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 336566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 371986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 288963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 81956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1370227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 558902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
ctas_completed 27356, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1946, 2074, 2143, 2366, 2199, 2155, 2059, 1705, 2139, 2075, 1932, 1765, 1705, 1897, 1910, 1544, 1756, 1766, 1944, 1670, 2330, 1949, 2689, 1581, 1823, 1585, 1882, 1789, 2613, 1716, 1811, 1956, 2294, 2585, 1487, 1729, 2376, 1928, 2159, 2139, 1581, 2262, 1833, 2204, 1826, 1901, 2377, 2361, 2029, 2033, 1721, 1788, 2414, 1999, 2204, 2055, 1861, 1963, 2171, 1529, 1773, 1750, 2025, 2069, 
gpgpu_n_tot_thrd_icount = 154233088
gpgpu_n_tot_w_icount = 10095710
gpgpu_n_stall_shd_mem = 51825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 708552
gpgpu_n_mem_write_global = 180040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14991376
gpgpu_n_store_insn = 1023727
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51626
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4912550	W0_Idle:3031885	W0_Scoreboard:20111453	W1:2872574	W2:911234	W3:292020	W4:139016	W5:86232	W6:56464	W7:34597	W8:17100	W9:7815	W10:2835	W11:855	W12:240	W13:105	W14:15	W15:0	W16:0	W17:0	W18:1	W19:7	W20:16	W21:57	W22:189	W23:521	W24:1140	W25:2284	W26:3711	W27:5324	W28:6895	W29:8711	W30:15073	W31:27822	W32:4523175
single_issue_nums: WS0:2528120	WS1:2516208	WS2:2532878	WS3:2518504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5668416 {8:708552,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 7934880 {40:163710,72:10854,104:4367,136:1109,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28342080 {40:708552,}
maxmflatency = 1692 
max_icnt2mem_latency = 41 
maxmrqlatency = 1299 
max_icnt2sh_latency = 9 
averagemflatency = 274 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 99 
avg_icnt2sh_latency = 2 
mrq_lat_table:30552 	92542 	19750 	20262 	32025 	50305 	51077 	66547 	47683 	6883 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	438593 	221810 	47332 	817 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	70220 	104477 	5318 	708115 	462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	707082 	1468 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        66        64        67        64        66        64        64        64        67        64        65        66        64        40        40 
dram[1]:        68        66        65        67        64        64        64        65        64        64        65        71        64        64        40        40 
dram[2]:        68        68        66        65        64        64        64        68        67        64        64        64        64        64        40        40 
dram[3]:        65        68        64        64        64        64        64        66        65        64        65        64        66        64        45        40 
dram[4]:        66        65        65        64        64        64        66        64        64        64        64        67        64        64        40        40 
dram[5]:        64        67        65        67        64        64        66        68        66        66        64        64        64        64        40        41 
dram[6]:        65        66        64        65        64        64        67        64        64        64        64        65        64        64        40        40 
dram[7]:        68        64        64        64        65        65        64        64        64        64        65        64        64        64        41        40 
dram[8]:        66        67        64        66        64        66        64        64        68        64        64        64        64        64        40        40 
dram[9]:        69        66        65        65        64        64        64        64        64        64        68        64        64        66        40        40 
dram[10]:        66        64        65        64        64        64        64        66        67        64        64        65        64        64        40        40 
dram[11]:        66        71        64        64        64        64        66        64        64        65        65        64        64        64        40        40 
dram[12]:        64        67        65        66        64        64        64        64        64        64        66        70        64        64        40        40 
dram[13]:        66        67        65        64        64        66        67        64        65        65        64        66        64        64        42        41 
dram[14]:        65        65        64        64        64        64        64        64        65        64        64        65        64        64        40        40 
dram[15]:        64        66        64        64        66        64        65        64        64        67        64        66        64        64        41        40 
dram[16]:        64        68        64        64        64        64        64        65        65        64        70        64        65        64        42        40 
dram[17]:        64        66        66        64        65        64        64        64        65        64        64        64        64        64        40        40 
dram[18]:        64        67        64        64        64        64        64        64        66        64        67        65        64        64        48        40 
dram[19]:        66        64        65        64        64        64        65        64        64        66        68        65        64        64        48        40 
dram[20]:        66        64        68        64        64        64        64        64        64        67        64        67        64        66        48        40 
dram[21]:        65        64        64        66        66        68        64        64        65        66        66        66        64        64        48        43 
dram[22]:        65        64        64        64        64        64        67        64        64        64        64        64        65        64        42        40 
dram[23]:        67        64        64        64        64        64        64        64        64        66        64        64        64        64        41        40 
dram[24]:        72        66        64        66        66        69        65        67        67        68        64        64        64        64        40        40 
dram[25]:        67        65        64        66        64        68        64        65        66        64        64        64        64        64        40        40 
dram[26]:        66        68        65        64        64        64        64        64        65        66        64        64        64        64        40        41 
dram[27]:        65        65        65        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        66        66        64        66        64        64        64        42        40 
dram[29]:        65        65        64        66        64        64        64        64        64        66        64        64        67        64        40        40 
dram[30]:        64        65        64        64        65        66        64        67        64        64        65        65        64        64        40        41 
dram[31]:        66        66        65        64        64        64        65        64        65        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      7317      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7914      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5837      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5979      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      6170      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5938      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5632      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      7900      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]:  2.171582  2.149485  2.187500  2.158177  2.162500  2.297872  2.382114  2.336870  2.346479  2.409836  2.289003  2.267218  2.339130  2.324324  2.021277  1.990323 
dram[1]:  2.181347  2.266667  2.104110  2.185185  2.206349  2.220159  2.386820  2.340000  2.314961  2.390374  2.287599  2.426593  2.447448  2.245179  2.060284  2.106667 
dram[2]:  2.142857  2.149215  2.242507  2.206266  2.260163  2.334270  2.208000  2.332410  2.402857  2.361478  2.231806  2.189119  2.408669  2.298050  2.045614  2.009868 
dram[3]:  2.182058  2.138191  2.192201  2.231738  2.227273  2.262162  2.289189  2.393939  2.400538  2.397403  2.336134  2.290237  2.280220  2.427762  2.128906  2.121951 
dram[4]:  2.106436  2.201613  2.131016  2.337047  2.293651  2.325967  2.283069  2.358839  2.388430  2.351207  2.267857  2.346479  2.301409  2.325373  2.026846  1.971609 
dram[5]:  2.035000  2.207977  2.262295  2.146667  2.316076  2.194667  2.423684  2.424242  2.333333  2.381818  2.435331  2.307692  2.288089  2.452096  2.171233  2.009804 
dram[6]:  2.186047  2.115089  2.245431  2.313390  2.189610  2.185567  2.306283  2.411268  2.377660  2.358639  2.319372  2.400531  2.262338  2.382789  2.172662  1.961905 
dram[7]:  2.333333  2.156658  2.155039  2.195767  2.344000  2.395604  2.441667  2.385638  2.316489  2.432000  2.181141  2.213917  2.313559  2.326705  2.060932  2.006211 
dram[8]:  2.202941  2.263889  2.160305  2.155080  2.291667  2.242588  2.245049  2.364407  2.517241  2.403846  2.248663  2.328652  2.141752  2.341246  2.009585  1.980582 
dram[9]:  2.180593  2.090674  2.219512  2.226629  2.247396  2.175743  2.355795  2.362360  2.350404  2.444759  2.390173  2.100737  2.413793  2.296830  2.087838  2.028571 
dram[10]:  2.202156  2.182768  2.211640  2.211699  2.252011  2.289125  2.326761  2.321990  2.353425  2.374670  2.326582  2.278947  2.483444  2.362857  1.963455  2.058824 
dram[11]:  2.230769  2.187166  2.174143  2.163683  2.210797  2.259358  2.376344  2.250000  2.324538  2.291139  2.291444  2.286932  2.379710  2.395705  2.016835  2.022801 
dram[12]:  2.182796  2.307278  2.180412  2.304945  2.246073  2.367403  2.359043  2.330709  2.476191  2.345609  2.295213  2.349593  2.438272  2.432749  2.069930  2.095070 
dram[13]:  2.062663  2.229765  2.246787  2.164524  2.313187  2.306233  2.377193  2.400000  2.283582  2.378453  2.204082  2.163265  2.392749  2.286501  1.951389  2.127737 
dram[14]:  2.211340  2.122340  2.133495  2.163889  2.371501  2.254743  2.297003  2.432361  2.270557  2.274194  2.369444  2.370166  2.254190  2.408955  2.076923  2.049669 
dram[15]:  2.187989  2.204663  2.291667  2.247253  2.317204  2.336927  2.502890  2.316216  2.400000  2.511299  2.417867  2.314049  2.305405  2.400000  2.000000  2.148515 
dram[16]:  2.261780  2.193069  2.141361  2.097113  2.297436  2.345109  2.472067  2.303279  2.381579  2.397368  2.352113  2.336986  2.521472  2.330484  2.000000  2.119718 
dram[17]:  2.174026  2.191710  2.248677  2.268421  2.361039  2.418283  2.488764  2.502660  2.309973  2.423398  2.356757  2.286842  2.432602  2.278237  2.006329  2.120567 
dram[18]:  2.132979  2.145363  2.276139  2.112245  2.228346  2.381868  2.518414  2.227273  2.378453  2.494475  2.426997  2.348774  2.388235  2.392442  2.064615  2.069204 
dram[19]:  2.155496  2.119701  2.182051  2.216710  2.343085  2.345845  2.259259  2.325700  2.402299  2.366234  2.278515  2.242588  2.274725  2.351585  2.039735  2.010345 
dram[20]:  2.214286  2.133838  2.342776  2.248603  2.138272  2.273869  2.397878  2.395954  2.327177  2.319480  2.305177  2.395543  2.385507  2.306533  2.036585  2.048780 
dram[21]:  2.164922  2.122807  2.100529  2.266150  2.306358  2.190722  2.320611  2.453258  2.381216  2.360335  2.280802  2.362117  2.118421  2.292135  2.141343  1.983713 
dram[22]:  2.242857  2.265928  2.154255  2.111639  2.245946  2.316076  2.371053  2.230179  2.405333  2.357341  2.281167  2.310992  2.411765  2.265928  2.041667  2.140288 
dram[23]:  2.232432  2.198454  2.326705  2.214660  2.269136  2.237705  2.265306  2.446991  2.271318  2.417827  2.242894  2.247934  2.387879  2.376812  1.990446  1.996795 
dram[24]:  2.230337  2.205128  2.249284  2.129973  2.250000  2.435897  2.339726  2.363144  2.206806  2.492625  2.273210  2.277472  2.374233  2.311765  1.921502  2.081560 
dram[25]:  2.360563  2.196079  2.216931  2.195373  2.170792  2.294595  2.360434  2.322581  2.377717  2.504373  2.286885  2.253968  2.474474  2.346821  2.010170  2.035971 
dram[26]:  2.268817  2.136598  2.075377  2.222857  2.212766  2.283333  2.276316  2.317073  2.447675  2.244845  2.454545  2.224181  2.291553  2.453125  1.993007  2.103053 
dram[27]:  2.229730  2.191176  2.252632  2.207283  2.313830  2.071429  2.378667  2.442815  2.343662  2.376374  2.286096  2.286863  2.479495  2.350877  2.006289  2.037162 
dram[28]:  2.188144  2.231638  2.139535  2.126829  2.067358  2.292428  2.427351  2.530120  2.396783  2.393531  2.339888  2.166227  2.299120  2.293151  1.989761  2.041958 
dram[29]:  2.206186  2.245125  2.153226  2.234667  2.300518  2.308707  2.307692  2.230000  2.273936  2.351852  2.316883  2.286517  2.260234  2.412844  2.044118  1.960526 
dram[30]:  2.342776  2.139665  2.147059  2.323288  2.279452  2.260870  2.312997  2.408046  2.283854  2.415978  2.320755  2.362360  2.500000  2.384164  2.115830  1.972810 
dram[31]:  2.250000  2.169620  2.206612  2.157005  2.238579  2.238329  2.290237  2.460641  2.322314  2.380054  2.316354  2.264550  2.334239  2.372222  2.193182  2.020270 
average row locality = 417647/184407 = 2.264811
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       501       488       486       492       553       546       543       576       576       567       605       544       567       581       386       413 
dram[1]:       524       466       488       514       518       528       530       516       599       591       591       581       549       582       397       427 
dram[2]:       536       482       516       550       534       526       541       533       533       565       568       554       526       563       383       409 
dram[3]:       522       521       485       562       539       536       569       573       579       596       571       576       573       582       352       424 
dram[4]:       535       475       501       503       560       511       587       587       563       569       566       551       556       528       397       398 
dram[5]:       506       487       531       475       572       515       606       550       567       592       508       533       558       545       435       401 
dram[6]:       518       538       499       484       542       522       568       556       602       594       607       603       602       558       396       404 
dram[7]:       522       510       513       529       546       553       556       566       570       581       589       594       555       567       398       461 
dram[8]:       447       511       524       498       554       542       591       532       574       567       573       536       586       536       399       419 
dram[9]:       495       496       504       496       541       562       580       521       558       556       545       579       573       530       418       431 
dram[10]:       484       513       519       479       518       542       526       571       570       571       604       556       513       553       377       431 
dram[11]:       513       502       514       515       550       538       558       585       569       609       556       530       572       520       404       443 
dram[12]:       501       523       530       515       538       542       569       571       553       549       583       577       524       577       406       397 
dram[13]:       474       531       525       534       534       517       528       526       588       544       558       555       518       552       365       391 
dram[14]:       510       493       555       476       586       526       521       591       562       523       560       569       543       554       412       424 
dram[15]:       507       538       524       488       516       542       575       551       583       577       538       558       569       558       379       444 
dram[16]:       522       549       502       493       551       538       582       555       581       587       538       574       535       563       418       399 
dram[17]:       518       517       520       515       599       548       567       583       570       562       540       588       536       542       440       399 
dram[18]:       498       510       502       507       548       547       539       550       522       584       578       555       554       552       459       411 
dram[19]:       475       515       521       547       546       534       564       570       535       584       558       549       585       578       432       407 
dram[20]:       525       530       511       477       563       578       594       527       568       567       549       576       537       611       439       401 
dram[21]:       528       518       493       541       512       563       578       548       573       541       521       548       532       552       413       423 
dram[22]:       487       505       512       542       523       528       590       547       576       560       558       572       566       544       422       401 
dram[23]:       496       534       496       520       600       508       561       551       610       545       576       564       542       537       419       426 
dram[24]:       477       466       470       510       530       536       536       552       561       551       573       556       537       536       366       396 
dram[25]:       493       464       520       527       561       533       566       549       585       548       548       573       561       558       404       367 
dram[26]:       505       491       488       476       522       527       540       558       534       547       530       605       571       532       386       365 
dram[27]:       528       441       523       488       534       546       561       525       549       559       544       558       535       553       447       424 
dram[28]:       525       497       524       534       503       549       550       537       565       569       557       556       535       573       415       398 
dram[29]:       525       469       522       519       589       574       568       552       539       570       594       531       520       538       367       384 
dram[30]:       476       460       503       514       536       499       572       525       587       548       580       555       556       565       369       450 
dram[31]:       503       537       488       557       573       568       551       542       552       556       567       562       604       588       400       411 
total dram reads = 269207
bank skew: 611/352 = 1.74
chip skew: 8610/8153 = 1.06
number of total write accesses:
dram[0]:       358       413       381       358       363       376       381       353       313       370       343       329       257       292       190       216 
dram[1]:       373       413       326       352       380       372       362       344       340       354       301       322       288       241       199       216 
dram[2]:       381       388       361       337       361       359       332       358       366       360       287       341       262       277       215       216 
dram[3]:       352       388       352       374       397       347       332       336       379       363       300       332       280       293       205       201 
dram[4]:       356       393       332       400       376       399       324       355       364       351       361       315       283       263       219       241 
dram[5]:       363       351       356       388       337       353       364       385       367       387       290       315       286       292       207       224 
dram[6]:       391       339       435       381       378       380       359       355       350       357       303       337       291       256       217       220 
dram[7]:       385       372       391       347       396       376       371       382       355       383       323       287       280       269       190       198 
dram[8]:       370       352       379       358       385       344       361       360       362       364       289       328       257       263       243       206 
dram[9]:       359       381       357       341       376       378       351       371       368       373       318       318       281       287       218       224 
dram[10]:       370       392       361       368       362       377       351       353       335       386       346       345       257       290       221       204 
dram[11]:       400       379       365       381       348       360       370       389       358       338       329       296       259       274       200       184 
dram[12]:       353       392       391       388       365       365       368       369       391       318       324       313       280       266       195       205 
dram[13]:       359       385       415       358       354       395       322       359       389       371       342       335       281       293       208       205 
dram[14]:       402       342       389       348       410       362       387       382       343       375       321       312       274       266       223       204 
dram[15]:       380       375       363       408       399       372       338       364       380       367       335       307       297       269       220       221 
dram[16]:       410       391       371       342       401       389       344       352       370       382       332       317       298       266       195       213 
dram[17]:       384       387       382       399       353       394       364       430       329       371       369       324       256       291       207       209 
dram[18]:       359       405       393       373       356       373       399       397       392       367       342       328       270       286       229       193 
dram[19]:       376       399       378       357       397       384       332       411       346       376       330       314       261       252       192       187 
dram[20]:       403       372       357       376       342       378       369       348       381       382       329       318       304       326       242       192 
dram[21]:       363       408       348       397       329       333       409       377       345       337       306       323       286       281       205       191 
dram[22]:       369       366       353       400       364       376       355       378       389       322       344       322       267       282       225       203 
dram[23]:       391       378       389       371       374       356       378       355       309       385       324       272       264       294       214       205 
dram[24]:       372       372       374       355       359       384       368       385       329       345       315       297       258       263       213       205 
dram[25]:       406       368       367       383       357       355       365       357       337       360       308       308       274       265       205       210 
dram[26]:       387       397       390       346       375       349       415       336       351       385       276       304       285       273       196       199 
dram[27]:       342       360       400       344       392       359       395       369       325       364       341       332       266       259       211       185 
dram[28]:       380       355       366       384       341       392       355       362       400       361       313       292       270       275       172       190 
dram[29]:       393       389       330       382       349       363       364       415       344       375       319       319       266       273       198       223 
dram[30]:       413       350       359       388       349       330       349       363       335       385       316       317       253       267       188       215 
dram[31]:       396       367       364       394       360       399       365       353       344       367       331       325       263       288       191       203 
total dram writes = 169349
bank skew: 435/172 = 2.53
chip skew: 5462/5177 = 1.06
average mf latency per bank:
dram[0]:        455       425       432       433       428       431       428       433       459       437       459       461       474       453       447       440
dram[1]:        442       422       445       455       408       424       434       439       459       426       466       454       472       485       432       434
dram[2]:        462       436       436       442       432       429       441       425       432       442       443       441       492       479       426       434
dram[3]:        459       438       435       432       415       434       439       440       431       441       474       462       480       464       426       433
dram[4]:        448       434       458       419       417       416       445       433       437       441       447       465       468       471       404       423
dram[5]:        445       448       435       426       444       438       442       420       435       436       468       477       455       462       423       402
dram[6]:        435       454       409       439       413       416       426       423       445       443       481       456       455       485       428       434
dram[7]:        458       435       426       446       419       425       428       429       434       440       471       476       465       465       445       417
dram[8]:        444       457       427       458       436       433       433       421       438       447       468       450       496       481       412       429
dram[9]:        458       437       460       437       444       428       419       435       426       433       465       451       473       467       414       410
dram[10]:        465       424       452       445       428       430       446       457       452       429       461       449       465       469       444       426
dram[11]:        435       437       446       427       430       423       427       433       432       436       465       454       471       478       454       449
dram[12]:        472       436       416       443       428       435       443       422       422       445       433       468       473       464       422       433
dram[13]:        453       443       422       440       433       421       444       436       417       432       439       442       472       454       418       435
dram[14]:        433       466       427       444       411       412       402       424       442       430       455       470       469       477       420       437
dram[15]:        449       432       443       430       432       436       428       436       424       425       451       463       474       474       422       436
dram[16]:        434       458       433       446       407       411       439       424       430       425       447       476       479       496       452       436
dram[17]:        447       459       431       431       424       427       450       422       436       443       455       442       492       469       431       438
dram[18]:        439       443       431       456       436       413       408       420       444       449       455       457       487       483       442       433
dram[19]:        470       423       415       449       430       431       428       420       436       429       450       456       469       484       471       437
dram[20]:        427       470       450       433       443       433       424       437       424       428       453       471       467       461       426       440
dram[21]:        453       431       437       437       428       441       410       432       429       463       472       446       462       482       433       444
dram[22]:        452       453       461       442       425       429       445       427       417       455       449       464       486       475       440       438
dram[23]:        437       455       435       437       431       425       441       427       461       446       460       461       472       470       416       444
dram[24]:        458       442       450       443       432       439       421       417       442       438       473       481       491       454       430       432
dram[25]:        440       456       450       438       447       430       418       432       462       440       464       445       469       486       423       425
dram[26]:        429       421       427       461       431       442       414       426       452       445       471       471       477       495       430       424
dram[27]:        448       441       432       440       416       431       411       418       460       434       451       443       486       480       414       429
dram[28]:        449       475       424       433       428       408       437       436       429       439       453       484       472       477       461       436
dram[29]:        438       441       439       444       443       420       429       400       437       424       453       434       473       481       435       415
dram[30]:        423       462       457       443       436       433       437       431       451       425       494       462       509       487       438       438
dram[31]:        447       444       439       446       417       410       442       443       441       441       450       441       493       473       445       443
maximum mf latency per bank:
dram[0]:        900      1088      1098      1171       948       977      1158       873      1092      1132      1029       991       927       962       848       962
dram[1]:       1024      1077       901       969      1038      1150      1008      1033      1258       971      1017       944       866       844       699       676
dram[2]:       1220       974      1139       965      1190       885       947      1072      1032      1058       796       928       880       913       869       789
dram[3]:        970      1094       908       999      1176      1052       991      1126      1078      1010      1106       985      1045      1009       884       868
dram[4]:        997      1000      1045       995      1133      1210       862       962      1076       926      1125      1115       950       819       836       783
dram[5]:        916      1011      1105      1114      1036      1260       963       882      1004      1190       816      1034       806      1183       841       814
dram[6]:        976      1024       982       952       844      1135       844       985      1219      1204      1217       976       902       872       994      1070
dram[7]:       1122      1144       939      1261      1094      1357      1052      1000      1008      1055       974      1067       870       869       790       756
dram[8]:        981       930      1578      1155       981      1210       908       787      1192      1138       897       943      1071       884       908       779
dram[9]:       1136      1025      1151      1038      1088       987      1001      1080      1184      1096       860      1050       897       813       892       768
dram[10]:       1041       910      1112       977      1036      1031       987      1107      1101      1122       946       936       966       909       957       753
dram[11]:       1238       899      1039      1022      1055       826      1160      1214       929      1098       979       934      1041      1069       969       881
dram[12]:       1100      1095      1015      1184      1129      1099       975       963       963      1022      1011      1010      1033       958       855       933
dram[13]:        848       962      1154      1064      1115      1065       911       993       945      1113       903       795       900      1100       796       814
dram[14]:       1042       974      1185       898      1088      1032      1108      1135      1050      1105       951       876       909       845       838       958
dram[15]:       1050      1040       983      1047      1076      1123       976       991      1005      1320       956       978      1165      1075       747       771
dram[16]:       1066      1204       839      1038      1166      1040      1061       843      1140       984      1040      1029      1309      1067       806       970
dram[17]:       1126       947      1230      1413       995      1250      1155      1216       836      1182       997       964      1247       942      1000       990
dram[18]:       1096      1262      1161      1266      1012      1190      1135       911      1188      1692      1058      1010       976       906       824       879
dram[19]:       1047      1019       901       939       981      1051      1005      1062      1042      1005      1109       989       806      1170       792       742
dram[20]:        951      1307      1193      1340      1169      1405      1309      1239      1121       966      1048       996       959      1122       833       950
dram[21]:       1226      1041      1001      1468       820       849      1078      1240      1022       985       925       966       961       879       776       932
dram[22]:       1224      1084      1176      1084      1056      1270      1120       925      1062      1111      1095      1225       995       843       800       873
dram[23]:       1084       974      1007       998      1154      1014       948      1112      1030      1086       920       999       956       892       831       860
dram[24]:        976       870      1121      1013       937      1311      1128      1050       891      1427      1066      1006       963       807       794       887
dram[25]:       1210      1156      1354      1052      1083       973       914       944      1264      1053      1041       848       918       991       860       876
dram[26]:       1153      1132       860      1012       930       873      1097       848      1042      1203      1031      1162      1045       987       704       632
dram[27]:        943       821      1621      1216      1164      1261       906       908      1007       974      1313      1052       964       982       851       762
dram[28]:       1176      1041       909      1005       895      1006      1406      1208      1326      1242       855      1154       749      1093       932       754
dram[29]:       1016       908       867       986      1061       865      1020       921      1076      1077      1007       850       834      1018       661       731
dram[30]:       1229       945       904      1131      1046       991      1193       976       929       983      1348       989      1230       850       776       787
dram[31]:       1119      1401      1131      1077      1052      1242      1128      1039      1150      1024       954       941       902       931       965       804
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100366 n_act=5806 n_pre=5790 n_ref_event=0 n_req=13030 n_rd=8424 n_rd_L2_A=0 n_write=0 n_wr_bk=5293 bw_util=0.1128
n_activity=49347 dram_eff=0.278
bk0: 501a 103650i bk1: 488a 102467i bk2: 486a 103631i bk3: 492a 102804i bk4: 553a 101529i bk5: 546a 103153i bk6: 543a 103136i bk7: 576a 103164i bk8: 576a 104402i bk9: 567a 102478i bk10: 605a 102745i bk11: 544a 103096i bk12: 567a 105276i bk13: 581a 103777i bk14: 386a 108991i bk15: 413a 107180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554413
Row_Buffer_Locality_read = 0.665954
Row_Buffer_Locality_write = 0.350413
Bank_Level_Parallism = 7.072451
Bank_Level_Parallism_Col = 4.268083
Bank_Level_Parallism_Ready = 1.938179
write_to_read_ratio_blp_rw_average = 0.431858
GrpLevelPara = 2.534795 

BW Util details:
bwutil = 0.112788 
total_CMD = 121618 
util_bw = 13717 
Wasted_Col = 22610 
Wasted_Row = 5729 
Idle = 79562 

BW Util Bottlenecks: 
RCDc_limit = 24153 
RCDWRc_limit = 16095 
WTRc_limit = 8369 
RTWc_limit = 51629 
CCDLc_limit = 6905 
rwq = 0 
CCDLc_limit_alone = 3946 
WTRc_limit_alone = 7686 
RTWc_limit_alone = 49353 

Commands details: 
total_CMD = 121618 
n_nop = 100366 
Read = 8424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5293 
n_act = 5806 
n_pre = 5790 
n_ref = 0 
n_req = 13030 
total_req = 13717 

Dual Bus Interface Util: 
issued_total_row = 11596 
issued_total_col = 13717 
Row_Bus_Util =  0.095348 
CoL_Bus_Util = 0.112788 
Either_Row_CoL_Bus_Util = 0.174744 
Issued_on_Two_Bus_Simul_Util = 0.033391 
issued_two_Eff = 0.191088 
queue_avg = 6.130474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.13047
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100468 n_act=5716 n_pre=5700 n_ref_event=0 n_req=12937 n_rd=8401 n_rd_L2_A=0 n_write=0 n_wr_bk=5183 bw_util=0.1117
n_activity=50311 dram_eff=0.27
bk0: 524a 102228i bk1: 466a 103302i bk2: 488a 104745i bk3: 514a 103449i bk4: 518a 103299i bk5: 528a 103348i bk6: 530a 103816i bk7: 516a 104323i bk8: 599a 103150i bk9: 591a 103010i bk10: 591a 103739i bk11: 581a 103826i bk12: 549a 105591i bk13: 582a 104479i bk14: 397a 108482i bk15: 427a 107442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558167
Row_Buffer_Locality_read = 0.662659
Row_Buffer_Locality_write = 0.364638
Bank_Level_Parallism = 6.743305
Bank_Level_Parallism_Col = 4.157431
Bank_Level_Parallism_Ready = 1.924764
write_to_read_ratio_blp_rw_average = 0.433442
GrpLevelPara = 2.485243 

BW Util details:
bwutil = 0.111694 
total_CMD = 121618 
util_bw = 13584 
Wasted_Col = 23257 
Wasted_Row = 6253 
Idle = 78524 

BW Util Bottlenecks: 
RCDc_limit = 24519 
RCDWRc_limit = 15793 
WTRc_limit = 8394 
RTWc_limit = 51792 
CCDLc_limit = 6798 
rwq = 0 
CCDLc_limit_alone = 3777 
WTRc_limit_alone = 7826 
RTWc_limit_alone = 49339 

Commands details: 
total_CMD = 121618 
n_nop = 100468 
Read = 8401 
Write = 0 
L2_Alloc = 0 
L2_WB = 5183 
n_act = 5716 
n_pre = 5700 
n_ref = 0 
n_req = 12937 
total_req = 13584 

Dual Bus Interface Util: 
issued_total_row = 11416 
issued_total_col = 13584 
Row_Bus_Util =  0.093868 
CoL_Bus_Util = 0.111694 
Either_Row_CoL_Bus_Util = 0.173905 
Issued_on_Two_Bus_Simul_Util = 0.031656 
issued_two_Eff = 0.182033 
queue_avg = 5.766449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.76645
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100492 n_act=5756 n_pre=5740 n_ref_event=0 n_req=12900 n_rd=8319 n_rd_L2_A=0 n_write=0 n_wr_bk=5201 bw_util=0.1112
n_activity=50014 dram_eff=0.2703
bk0: 536a 101261i bk1: 482a 102604i bk2: 516a 104352i bk3: 550a 102987i bk4: 534a 103927i bk5: 526a 103702i bk6: 541a 102815i bk7: 533a 103684i bk8: 533a 104090i bk9: 565a 103080i bk10: 568a 104542i bk11: 554a 103201i bk12: 526a 105574i bk13: 563a 104279i bk14: 383a 108391i bk15: 409a 107060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553798
Row_Buffer_Locality_read = 0.664864
Row_Buffer_Locality_write = 0.352107
Bank_Level_Parallism = 6.879346
Bank_Level_Parallism_Col = 4.184135
Bank_Level_Parallism_Ready = 1.920414
write_to_read_ratio_blp_rw_average = 0.433789
GrpLevelPara = 2.488702 

BW Util details:
bwutil = 0.111168 
total_CMD = 121618 
util_bw = 13520 
Wasted_Col = 23073 
Wasted_Row = 6033 
Idle = 78992 

BW Util Bottlenecks: 
RCDc_limit = 24145 
RCDWRc_limit = 16071 
WTRc_limit = 8391 
RTWc_limit = 50641 
CCDLc_limit = 7153 
rwq = 0 
CCDLc_limit_alone = 3953 
WTRc_limit_alone = 7713 
RTWc_limit_alone = 48119 

Commands details: 
total_CMD = 121618 
n_nop = 100492 
Read = 8319 
Write = 0 
L2_Alloc = 0 
L2_WB = 5201 
n_act = 5756 
n_pre = 5740 
n_ref = 0 
n_req = 12900 
total_req = 13520 

Dual Bus Interface Util: 
issued_total_row = 11496 
issued_total_col = 13520 
Row_Bus_Util =  0.094525 
CoL_Bus_Util = 0.111168 
Either_Row_CoL_Bus_Util = 0.173708 
Issued_on_Two_Bus_Simul_Util = 0.031985 
issued_two_Eff = 0.184133 
queue_avg = 5.744882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.74488
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100273 n_act=5785 n_pre=5769 n_ref_event=0 n_req=13145 n_rd=8560 n_rd_L2_A=0 n_write=0 n_wr_bk=5231 bw_util=0.1134
n_activity=49938 dram_eff=0.2762
bk0: 522a 102789i bk1: 521a 102059i bk2: 485a 104266i bk3: 562a 103005i bk4: 539a 102137i bk5: 536a 102550i bk6: 569a 103837i bk7: 573a 103929i bk8: 579a 103676i bk9: 596a 102733i bk10: 571a 104523i bk11: 576a 102227i bk12: 573a 103555i bk13: 582a 104388i bk14: 352a 109313i bk15: 424a 107866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559909
Row_Buffer_Locality_read = 0.665888
Row_Buffer_Locality_write = 0.362050
Bank_Level_Parallism = 6.989829
Bank_Level_Parallism_Col = 4.221588
Bank_Level_Parallism_Ready = 1.876369
write_to_read_ratio_blp_rw_average = 0.426959
GrpLevelPara = 2.530319 

BW Util details:
bwutil = 0.113396 
total_CMD = 121618 
util_bw = 13791 
Wasted_Col = 22731 
Wasted_Row = 5851 
Idle = 79245 

BW Util Bottlenecks: 
RCDc_limit = 24385 
RCDWRc_limit = 15495 
WTRc_limit = 9265 
RTWc_limit = 49607 
CCDLc_limit = 7218 
rwq = 0 
CCDLc_limit_alone = 4151 
WTRc_limit_alone = 8500 
RTWc_limit_alone = 47305 

Commands details: 
total_CMD = 121618 
n_nop = 100273 
Read = 8560 
Write = 0 
L2_Alloc = 0 
L2_WB = 5231 
n_act = 5785 
n_pre = 5769 
n_ref = 0 
n_req = 13145 
total_req = 13791 

Dual Bus Interface Util: 
issued_total_row = 11554 
issued_total_col = 13791 
Row_Bus_Util =  0.095002 
CoL_Bus_Util = 0.113396 
Either_Row_CoL_Bus_Util = 0.175509 
Issued_on_Two_Bus_Simul_Util = 0.032890 
issued_two_Eff = 0.187398 
queue_avg = 6.260463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.26046
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100392 n_act=5794 n_pre=5778 n_ref_event=0 n_req=13063 n_rd=8387 n_rd_L2_A=0 n_write=0 n_wr_bk=5332 bw_util=0.1128
n_activity=49347 dram_eff=0.278
bk0: 535a 102288i bk1: 475a 103254i bk2: 501a 103377i bk3: 503a 103509i bk4: 560a 103012i bk5: 511a 102847i bk6: 587a 104052i bk7: 587a 102926i bk8: 563a 102877i bk9: 569a 103545i bk10: 566a 102179i bk11: 551a 103543i bk12: 556a 105248i bk13: 528a 105826i bk14: 397a 107171i bk15: 398a 106664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556457
Row_Buffer_Locality_read = 0.664838
Row_Buffer_Locality_write = 0.362062
Bank_Level_Parallism = 7.012766
Bank_Level_Parallism_Col = 4.257818
Bank_Level_Parallism_Ready = 1.928639
write_to_read_ratio_blp_rw_average = 0.427533
GrpLevelPara = 2.524905 

BW Util details:
bwutil = 0.112804 
total_CMD = 121618 
util_bw = 13719 
Wasted_Col = 22710 
Wasted_Row = 5870 
Idle = 79319 

BW Util Bottlenecks: 
RCDc_limit = 24078 
RCDWRc_limit = 15863 
WTRc_limit = 8917 
RTWc_limit = 50250 
CCDLc_limit = 7248 
rwq = 0 
CCDLc_limit_alone = 4097 
WTRc_limit_alone = 8241 
RTWc_limit_alone = 47775 

Commands details: 
total_CMD = 121618 
n_nop = 100392 
Read = 8387 
Write = 0 
L2_Alloc = 0 
L2_WB = 5332 
n_act = 5794 
n_pre = 5778 
n_ref = 0 
n_req = 13063 
total_req = 13719 

Dual Bus Interface Util: 
issued_total_row = 11572 
issued_total_col = 13719 
Row_Bus_Util =  0.095150 
CoL_Bus_Util = 0.112804 
Either_Row_CoL_Bus_Util = 0.174530 
Issued_on_Two_Bus_Simul_Util = 0.033424 
issued_two_Eff = 0.191510 
queue_avg = 6.139470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.13947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100659 n_act=5695 n_pre=5679 n_ref_event=0 n_req=12957 n_rd=8381 n_rd_L2_A=0 n_write=0 n_wr_bk=5265 bw_util=0.1122
n_activity=49478 dram_eff=0.2758
bk0: 506a 102758i bk1: 487a 103953i bk2: 531a 103270i bk3: 475a 103183i bk4: 572a 103652i bk5: 515a 103903i bk6: 606a 102749i bk7: 550a 103354i bk8: 567a 103620i bk9: 592a 102852i bk10: 508a 106052i bk11: 533a 104449i bk12: 558a 104069i bk13: 545a 104889i bk14: 435a 107549i bk15: 401a 107754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560469
Row_Buffer_Locality_read = 0.675218
Row_Buffer_Locality_write = 0.350306
Bank_Level_Parallism = 6.957340
Bank_Level_Parallism_Col = 4.175229
Bank_Level_Parallism_Ready = 1.913381
write_to_read_ratio_blp_rw_average = 0.429090
GrpLevelPara = 2.481265 

BW Util details:
bwutil = 0.112204 
total_CMD = 121618 
util_bw = 13646 
Wasted_Col = 22350 
Wasted_Row = 5800 
Idle = 79822 

BW Util Bottlenecks: 
RCDc_limit = 23015 
RCDWRc_limit = 16039 
WTRc_limit = 8816 
RTWc_limit = 48520 
CCDLc_limit = 7028 
rwq = 0 
CCDLc_limit_alone = 4052 
WTRc_limit_alone = 8112 
RTWc_limit_alone = 46248 

Commands details: 
total_CMD = 121618 
n_nop = 100659 
Read = 8381 
Write = 0 
L2_Alloc = 0 
L2_WB = 5265 
n_act = 5695 
n_pre = 5679 
n_ref = 0 
n_req = 12957 
total_req = 13646 

Dual Bus Interface Util: 
issued_total_row = 11374 
issued_total_col = 13646 
Row_Bus_Util =  0.093522 
CoL_Bus_Util = 0.112204 
Either_Row_CoL_Bus_Util = 0.172335 
Issued_on_Two_Bus_Simul_Util = 0.033391 
issued_two_Eff = 0.193759 
queue_avg = 5.890238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.89024
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100131 n_act=5854 n_pre=5838 n_ref_event=0 n_req=13255 n_rd=8593 n_rd_L2_A=0 n_write=0 n_wr_bk=5349 bw_util=0.1146
n_activity=49986 dram_eff=0.2789
bk0: 518a 102425i bk1: 538a 102814i bk2: 499a 102725i bk3: 484a 103539i bk4: 542a 102666i bk5: 522a 102349i bk6: 568a 102901i bk7: 556a 103235i bk8: 602a 103759i bk9: 594a 103018i bk10: 607a 102573i bk11: 603a 103014i bk12: 602a 103935i bk13: 558a 104840i bk14: 396a 108263i bk15: 404a 106655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558355
Row_Buffer_Locality_read = 0.669382
Row_Buffer_Locality_write = 0.353711
Bank_Level_Parallism = 7.011412
Bank_Level_Parallism_Col = 4.251586
Bank_Level_Parallism_Ready = 1.901951
write_to_read_ratio_blp_rw_average = 0.428860
GrpLevelPara = 2.514091 

BW Util details:
bwutil = 0.114638 
total_CMD = 121618 
util_bw = 13942 
Wasted_Col = 22764 
Wasted_Row = 6143 
Idle = 78769 

BW Util Bottlenecks: 
RCDc_limit = 23967 
RCDWRc_limit = 15839 
WTRc_limit = 9158 
RTWc_limit = 50108 
CCDLc_limit = 7229 
rwq = 0 
CCDLc_limit_alone = 4085 
WTRc_limit_alone = 8374 
RTWc_limit_alone = 47748 

Commands details: 
total_CMD = 121618 
n_nop = 100131 
Read = 8593 
Write = 0 
L2_Alloc = 0 
L2_WB = 5349 
n_act = 5854 
n_pre = 5838 
n_ref = 0 
n_req = 13255 
total_req = 13942 

Dual Bus Interface Util: 
issued_total_row = 11692 
issued_total_col = 13942 
Row_Bus_Util =  0.096137 
CoL_Bus_Util = 0.114638 
Either_Row_CoL_Bus_Util = 0.176676 
Issued_on_Two_Bus_Simul_Util = 0.034099 
issued_two_Eff = 0.193000 
queue_avg = 6.445674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.44567
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100238 n_act=5835 n_pre=5819 n_ref_event=0 n_req=13244 n_rd=8610 n_rd_L2_A=0 n_write=0 n_wr_bk=5305 bw_util=0.1144
n_activity=48827 dram_eff=0.285
bk0: 522a 102884i bk1: 510a 102552i bk2: 513a 102771i bk3: 529a 102038i bk4: 546a 102718i bk5: 553a 102992i bk6: 556a 103399i bk7: 566a 102374i bk8: 570a 102494i bk9: 581a 102438i bk10: 589a 101698i bk11: 594a 102473i bk12: 555a 103771i bk13: 567a 105175i bk14: 398a 108347i bk15: 461a 107404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559423
Row_Buffer_Locality_read = 0.661092
Row_Buffer_Locality_write = 0.370522
Bank_Level_Parallism = 7.212524
Bank_Level_Parallism_Col = 4.354306
Bank_Level_Parallism_Ready = 1.926985
write_to_read_ratio_blp_rw_average = 0.425600
GrpLevelPara = 2.549956 

BW Util details:
bwutil = 0.114416 
total_CMD = 121618 
util_bw = 13915 
Wasted_Col = 22624 
Wasted_Row = 5555 
Idle = 79524 

BW Util Bottlenecks: 
RCDc_limit = 24685 
RCDWRc_limit = 15284 
WTRc_limit = 8813 
RTWc_limit = 51926 
CCDLc_limit = 7481 
rwq = 0 
CCDLc_limit_alone = 4213 
WTRc_limit_alone = 8143 
RTWc_limit_alone = 49328 

Commands details: 
total_CMD = 121618 
n_nop = 100238 
Read = 8610 
Write = 0 
L2_Alloc = 0 
L2_WB = 5305 
n_act = 5835 
n_pre = 5819 
n_ref = 0 
n_req = 13244 
total_req = 13915 

Dual Bus Interface Util: 
issued_total_row = 11654 
issued_total_col = 13915 
Row_Bus_Util =  0.095825 
CoL_Bus_Util = 0.114416 
Either_Row_CoL_Bus_Util = 0.175796 
Issued_on_Two_Bus_Simul_Util = 0.034444 
issued_two_Eff = 0.195931 
queue_avg = 6.732038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.73204
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100514 n_act=5769 n_pre=5753 n_ref_event=0 n_req=12957 n_rd=8389 n_rd_L2_A=0 n_write=0 n_wr_bk=5221 bw_util=0.1119
n_activity=49865 dram_eff=0.2729
bk0: 447a 104502i bk1: 511a 104572i bk2: 524a 102391i bk3: 498a 102990i bk4: 554a 102062i bk5: 542a 104040i bk6: 591a 102755i bk7: 532a 104692i bk8: 574a 104053i bk9: 567a 103934i bk10: 573a 103133i bk11: 536a 104196i bk12: 586a 103255i bk13: 536a 104931i bk14: 399a 107208i bk15: 419a 107623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554758
Row_Buffer_Locality_read = 0.662653
Row_Buffer_Locality_write = 0.356611
Bank_Level_Parallism = 6.898774
Bank_Level_Parallism_Col = 4.160402
Bank_Level_Parallism_Ready = 1.895812
write_to_read_ratio_blp_rw_average = 0.424908
GrpLevelPara = 2.481233 

BW Util details:
bwutil = 0.111908 
total_CMD = 121618 
util_bw = 13610 
Wasted_Col = 22841 
Wasted_Row = 5949 
Idle = 79218 

BW Util Bottlenecks: 
RCDc_limit = 24082 
RCDWRc_limit = 15644 
WTRc_limit = 8413 
RTWc_limit = 49032 
CCDLc_limit = 7115 
rwq = 0 
CCDLc_limit_alone = 4120 
WTRc_limit_alone = 7778 
RTWc_limit_alone = 46672 

Commands details: 
total_CMD = 121618 
n_nop = 100514 
Read = 8389 
Write = 0 
L2_Alloc = 0 
L2_WB = 5221 
n_act = 5769 
n_pre = 5753 
n_ref = 0 
n_req = 12957 
total_req = 13610 

Dual Bus Interface Util: 
issued_total_row = 11522 
issued_total_col = 13610 
Row_Bus_Util =  0.094739 
CoL_Bus_Util = 0.111908 
Either_Row_CoL_Bus_Util = 0.173527 
Issued_on_Two_Bus_Simul_Util = 0.033120 
issued_two_Eff = 0.190864 
queue_avg = 5.905220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.90522
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100418 n_act=5777 n_pre=5761 n_ref_event=0 n_req=12989 n_rd=8385 n_rd_L2_A=0 n_write=0 n_wr_bk=5301 bw_util=0.1125
n_activity=49145 dram_eff=0.2785
bk0: 495a 103001i bk1: 496a 103203i bk2: 504a 103380i bk3: 496a 104912i bk4: 541a 102346i bk5: 562a 101358i bk6: 580a 103276i bk7: 521a 103540i bk8: 558a 103506i bk9: 556a 103772i bk10: 545a 104211i bk11: 579a 102776i bk12: 573a 105194i bk13: 530a 104119i bk14: 418a 107951i bk15: 431a 107680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555239
Row_Buffer_Locality_read = 0.663685
Row_Buffer_Locality_write = 0.357732
Bank_Level_Parallism = 6.989894
Bank_Level_Parallism_Col = 4.237016
Bank_Level_Parallism_Ready = 1.904355
write_to_read_ratio_blp_rw_average = 0.424562
GrpLevelPara = 2.509245 

BW Util details:
bwutil = 0.112533 
total_CMD = 121618 
util_bw = 13686 
Wasted_Col = 22542 
Wasted_Row = 5926 
Idle = 79464 

BW Util Bottlenecks: 
RCDc_limit = 23967 
RCDWRc_limit = 15738 
WTRc_limit = 9491 
RTWc_limit = 49442 
CCDLc_limit = 7134 
rwq = 0 
CCDLc_limit_alone = 4197 
WTRc_limit_alone = 8734 
RTWc_limit_alone = 47262 

Commands details: 
total_CMD = 121618 
n_nop = 100418 
Read = 8385 
Write = 0 
L2_Alloc = 0 
L2_WB = 5301 
n_act = 5777 
n_pre = 5761 
n_ref = 0 
n_req = 12989 
total_req = 13686 

Dual Bus Interface Util: 
issued_total_row = 11538 
issued_total_col = 13686 
Row_Bus_Util =  0.094871 
CoL_Bus_Util = 0.112533 
Either_Row_CoL_Bus_Util = 0.174316 
Issued_on_Two_Bus_Simul_Util = 0.033087 
issued_two_Eff = 0.189811 
queue_avg = 6.117022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.11702
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100463 n_act=5756 n_pre=5740 n_ref_event=0 n_req=13041 n_rd=8327 n_rd_L2_A=0 n_write=0 n_wr_bk=5318 bw_util=0.1122
n_activity=49901 dram_eff=0.2734
bk0: 484a 102254i bk1: 513a 102183i bk2: 519a 102372i bk3: 479a 103572i bk4: 518a 102635i bk5: 542a 102081i bk6: 526a 103189i bk7: 571a 102021i bk8: 570a 103782i bk9: 571a 103212i bk10: 604a 102100i bk11: 556a 102206i bk12: 513a 106300i bk13: 553a 104498i bk14: 377a 106700i bk15: 431a 107383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558623
Row_Buffer_Locality_read = 0.666747
Row_Buffer_Locality_write = 0.367628
Bank_Level_Parallism = 7.097721
Bank_Level_Parallism_Col = 4.348576
Bank_Level_Parallism_Ready = 1.975376
write_to_read_ratio_blp_rw_average = 0.432827
GrpLevelPara = 2.543736 

BW Util details:
bwutil = 0.112196 
total_CMD = 121618 
util_bw = 13645 
Wasted_Col = 22875 
Wasted_Row = 6091 
Idle = 79007 

BW Util Bottlenecks: 
RCDc_limit = 24243 
RCDWRc_limit = 15914 
WTRc_limit = 8756 
RTWc_limit = 53145 
CCDLc_limit = 7140 
rwq = 0 
CCDLc_limit_alone = 3979 
WTRc_limit_alone = 8084 
RTWc_limit_alone = 50656 

Commands details: 
total_CMD = 121618 
n_nop = 100463 
Read = 8327 
Write = 0 
L2_Alloc = 0 
L2_WB = 5318 
n_act = 5756 
n_pre = 5740 
n_ref = 0 
n_req = 13041 
total_req = 13645 

Dual Bus Interface Util: 
issued_total_row = 11496 
issued_total_col = 13645 
Row_Bus_Util =  0.094525 
CoL_Bus_Util = 0.112196 
Either_Row_CoL_Bus_Util = 0.173946 
Issued_on_Two_Bus_Simul_Util = 0.032775 
issued_two_Eff = 0.188419 
queue_avg = 6.518459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.51846
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100300 n_act=5835 n_pre=5819 n_ref_event=0 n_req=13097 n_rd=8478 n_rd_L2_A=0 n_write=0 n_wr_bk=5230 bw_util=0.1127
n_activity=49277 dram_eff=0.2782
bk0: 513a 102521i bk1: 502a 103032i bk2: 514a 102804i bk3: 515a 102477i bk4: 550a 102055i bk5: 538a 102895i bk6: 558a 103217i bk7: 585a 101222i bk8: 569a 102704i bk9: 609a 102325i bk10: 556a 103190i bk11: 530a 103799i bk12: 572a 105297i bk13: 520a 105347i bk14: 404a 108008i bk15: 443a 107904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554478
Row_Buffer_Locality_read = 0.664661
Row_Buffer_Locality_write = 0.352241
Bank_Level_Parallism = 7.142742
Bank_Level_Parallism_Col = 4.319479
Bank_Level_Parallism_Ready = 1.902320
write_to_read_ratio_blp_rw_average = 0.434537
GrpLevelPara = 2.550987 

BW Util details:
bwutil = 0.112714 
total_CMD = 121618 
util_bw = 13708 
Wasted_Col = 22585 
Wasted_Row = 5734 
Idle = 79591 

BW Util Bottlenecks: 
RCDc_limit = 24012 
RCDWRc_limit = 16146 
WTRc_limit = 8822 
RTWc_limit = 52121 
CCDLc_limit = 7175 
rwq = 0 
CCDLc_limit_alone = 3943 
WTRc_limit_alone = 8134 
RTWc_limit_alone = 49577 

Commands details: 
total_CMD = 121618 
n_nop = 100300 
Read = 8478 
Write = 0 
L2_Alloc = 0 
L2_WB = 5230 
n_act = 5835 
n_pre = 5819 
n_ref = 0 
n_req = 13097 
total_req = 13708 

Dual Bus Interface Util: 
issued_total_row = 11654 
issued_total_col = 13708 
Row_Bus_Util =  0.095825 
CoL_Bus_Util = 0.112714 
Either_Row_CoL_Bus_Util = 0.175287 
Issued_on_Two_Bus_Simul_Util = 0.033252 
issued_two_Eff = 0.189699 
queue_avg = 6.126692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.12669
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100540 n_act=5687 n_pre=5671 n_ref_event=0 n_req=13094 n_rd=8455 n_rd_L2_A=0 n_write=0 n_wr_bk=5283 bw_util=0.113
n_activity=50490 dram_eff=0.2721
bk0: 501a 103120i bk1: 523a 102693i bk2: 530a 102693i bk3: 515a 103173i bk4: 538a 102097i bk5: 542a 103470i bk6: 569a 102468i bk7: 571a 103198i bk8: 553a 103236i bk9: 549a 104159i bk10: 583a 103290i bk11: 577a 103027i bk12: 524a 105334i bk13: 577a 105009i bk14: 406a 107858i bk15: 397a 107717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565679
Row_Buffer_Locality_read = 0.674039
Row_Buffer_Locality_write = 0.368183
Bank_Level_Parallism = 6.896039
Bank_Level_Parallism_Col = 4.254160
Bank_Level_Parallism_Ready = 1.951085
write_to_read_ratio_blp_rw_average = 0.427623
GrpLevelPara = 2.502875 

BW Util details:
bwutil = 0.112960 
total_CMD = 121618 
util_bw = 13738 
Wasted_Col = 23069 
Wasted_Row = 6180 
Idle = 78631 

BW Util Bottlenecks: 
RCDc_limit = 23611 
RCDWRc_limit = 15662 
WTRc_limit = 8837 
RTWc_limit = 51467 
CCDLc_limit = 7378 
rwq = 0 
CCDLc_limit_alone = 4123 
WTRc_limit_alone = 8103 
RTWc_limit_alone = 48946 

Commands details: 
total_CMD = 121618 
n_nop = 100540 
Read = 8455 
Write = 0 
L2_Alloc = 0 
L2_WB = 5283 
n_act = 5687 
n_pre = 5671 
n_ref = 0 
n_req = 13094 
total_req = 13738 

Dual Bus Interface Util: 
issued_total_row = 11358 
issued_total_col = 13738 
Row_Bus_Util =  0.093391 
CoL_Bus_Util = 0.112960 
Either_Row_CoL_Bus_Util = 0.173313 
Issued_on_Two_Bus_Simul_Util = 0.033038 
issued_two_Eff = 0.190625 
queue_avg = 6.345376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.34538
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100521 n_act=5773 n_pre=5757 n_ref_event=0 n_req=12964 n_rd=8240 n_rd_L2_A=0 n_write=0 n_wr_bk=5371 bw_util=0.1119
n_activity=49197 dram_eff=0.2767
bk0: 474a 103971i bk1: 531a 103616i bk2: 525a 102620i bk3: 534a 103247i bk4: 534a 103858i bk5: 517a 103736i bk6: 528a 105011i bk7: 526a 103922i bk8: 588a 102635i bk9: 544a 104302i bk10: 558a 102852i bk11: 555a 103102i bk12: 518a 105653i bk13: 552a 104432i bk14: 365a 108788i bk15: 391a 108641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554690
Row_Buffer_Locality_read = 0.668811
Row_Buffer_Locality_write = 0.355631
Bank_Level_Parallism = 6.925788
Bank_Level_Parallism_Col = 4.101382
Bank_Level_Parallism_Ready = 1.850048
write_to_read_ratio_blp_rw_average = 0.436150
GrpLevelPara = 2.507645 

BW Util details:
bwutil = 0.111916 
total_CMD = 121618 
util_bw = 13611 
Wasted_Col = 22329 
Wasted_Row = 5711 
Idle = 79967 

BW Util Bottlenecks: 
RCDc_limit = 22912 
RCDWRc_limit = 16285 
WTRc_limit = 9610 
RTWc_limit = 46900 
CCDLc_limit = 6788 
rwq = 0 
CCDLc_limit_alone = 3913 
WTRc_limit_alone = 8904 
RTWc_limit_alone = 44731 

Commands details: 
total_CMD = 121618 
n_nop = 100521 
Read = 8240 
Write = 0 
L2_Alloc = 0 
L2_WB = 5371 
n_act = 5773 
n_pre = 5757 
n_ref = 0 
n_req = 12964 
total_req = 13611 

Dual Bus Interface Util: 
issued_total_row = 11530 
issued_total_col = 13611 
Row_Bus_Util =  0.094805 
CoL_Bus_Util = 0.111916 
Either_Row_CoL_Bus_Util = 0.173469 
Issued_on_Two_Bus_Simul_Util = 0.033252 
issued_two_Eff = 0.191686 
queue_avg = 5.692488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.69249
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100366 n_act=5807 n_pre=5791 n_ref_event=0 n_req=13105 n_rd=8405 n_rd_L2_A=0 n_write=0 n_wr_bk=5340 bw_util=0.113
n_activity=49095 dram_eff=0.28
bk0: 510a 102759i bk1: 493a 103105i bk2: 555a 102116i bk3: 476a 103975i bk4: 586a 101927i bk5: 526a 103477i bk6: 521a 103512i bk7: 591a 103677i bk8: 562a 103255i bk9: 523a 102976i bk10: 560a 103696i bk11: 569a 103599i bk12: 543a 104580i bk13: 554a 105530i bk14: 412a 107588i bk15: 424a 107353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556887
Row_Buffer_Locality_read = 0.663772
Row_Buffer_Locality_write = 0.365745
Bank_Level_Parallism = 7.049680
Bank_Level_Parallism_Col = 4.249101
Bank_Level_Parallism_Ready = 1.868752
write_to_read_ratio_blp_rw_average = 0.430773
GrpLevelPara = 2.519585 

BW Util details:
bwutil = 0.113018 
total_CMD = 121618 
util_bw = 13745 
Wasted_Col = 22714 
Wasted_Row = 5510 
Idle = 79649 

BW Util Bottlenecks: 
RCDc_limit = 24020 
RCDWRc_limit = 15856 
WTRc_limit = 9584 
RTWc_limit = 49155 
CCDLc_limit = 7354 
rwq = 0 
CCDLc_limit_alone = 4300 
WTRc_limit_alone = 8902 
RTWc_limit_alone = 46783 

Commands details: 
total_CMD = 121618 
n_nop = 100366 
Read = 8405 
Write = 0 
L2_Alloc = 0 
L2_WB = 5340 
n_act = 5807 
n_pre = 5791 
n_ref = 0 
n_req = 13105 
total_req = 13745 

Dual Bus Interface Util: 
issued_total_row = 11598 
issued_total_col = 13745 
Row_Bus_Util =  0.095364 
CoL_Bus_Util = 0.113018 
Either_Row_CoL_Bus_Util = 0.174744 
Issued_on_Two_Bus_Simul_Util = 0.033638 
issued_two_Eff = 0.192500 
queue_avg = 5.909750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.90975
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100505 n_act=5705 n_pre=5689 n_ref_event=0 n_req=13176 n_rd=8447 n_rd_L2_A=0 n_write=0 n_wr_bk=5395 bw_util=0.1138
n_activity=49885 dram_eff=0.2775
bk0: 507a 102024i bk1: 538a 102698i bk2: 524a 104034i bk3: 488a 103412i bk4: 516a 103184i bk5: 542a 103500i bk6: 575a 104467i bk7: 551a 103601i bk8: 583a 102942i bk9: 577a 103191i bk10: 538a 104108i bk11: 558a 103759i bk12: 569a 102733i bk13: 558a 105326i bk14: 379a 107780i bk15: 444a 107030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567016
Row_Buffer_Locality_read = 0.670060
Row_Buffer_Locality_write = 0.382956
Bank_Level_Parallism = 6.924186
Bank_Level_Parallism_Col = 4.277770
Bank_Level_Parallism_Ready = 1.967273
write_to_read_ratio_blp_rw_average = 0.421841
GrpLevelPara = 2.522850 

BW Util details:
bwutil = 0.113815 
total_CMD = 121618 
util_bw = 13842 
Wasted_Col = 22603 
Wasted_Row = 6199 
Idle = 78974 

BW Util Bottlenecks: 
RCDc_limit = 23884 
RCDWRc_limit = 15490 
WTRc_limit = 8948 
RTWc_limit = 49964 
CCDLc_limit = 7164 
rwq = 0 
CCDLc_limit_alone = 4086 
WTRc_limit_alone = 8196 
RTWc_limit_alone = 47638 

Commands details: 
total_CMD = 121618 
n_nop = 100505 
Read = 8447 
Write = 0 
L2_Alloc = 0 
L2_WB = 5395 
n_act = 5705 
n_pre = 5689 
n_ref = 0 
n_req = 13176 
total_req = 13842 

Dual Bus Interface Util: 
issued_total_row = 11394 
issued_total_col = 13842 
Row_Bus_Util =  0.093687 
CoL_Bus_Util = 0.113815 
Either_Row_CoL_Bus_Util = 0.173601 
Issued_on_Two_Bus_Simul_Util = 0.033901 
issued_two_Eff = 0.195283 
queue_avg = 6.595126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.59513
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100353 n_act=5773 n_pre=5757 n_ref_event=0 n_req=13202 n_rd=8487 n_rd_L2_A=0 n_write=0 n_wr_bk=5373 bw_util=0.114
n_activity=49472 dram_eff=0.2802
bk0: 522a 102465i bk1: 549a 101719i bk2: 502a 102661i bk3: 493a 102666i bk4: 551a 102377i bk5: 538a 102276i bk6: 582a 103603i bk7: 555a 104147i bk8: 581a 102889i bk9: 587a 102505i bk10: 538a 104283i bk11: 574a 103684i bk12: 535a 104803i bk13: 563a 104357i bk14: 418a 107327i bk15: 399a 107664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562718
Row_Buffer_Locality_read = 0.668081
Row_Buffer_Locality_write = 0.373065
Bank_Level_Parallism = 7.078231
Bank_Level_Parallism_Col = 4.297650
Bank_Level_Parallism_Ready = 1.962987
write_to_read_ratio_blp_rw_average = 0.433060
GrpLevelPara = 2.531702 

BW Util details:
bwutil = 0.113963 
total_CMD = 121618 
util_bw = 13860 
Wasted_Col = 22780 
Wasted_Row = 5696 
Idle = 79282 

BW Util Bottlenecks: 
RCDc_limit = 23939 
RCDWRc_limit = 15856 
WTRc_limit = 8537 
RTWc_limit = 52213 
CCDLc_limit = 7143 
rwq = 0 
CCDLc_limit_alone = 4035 
WTRc_limit_alone = 7920 
RTWc_limit_alone = 49722 

Commands details: 
total_CMD = 121618 
n_nop = 100353 
Read = 8487 
Write = 0 
L2_Alloc = 0 
L2_WB = 5373 
n_act = 5773 
n_pre = 5757 
n_ref = 0 
n_req = 13202 
total_req = 13860 

Dual Bus Interface Util: 
issued_total_row = 11530 
issued_total_col = 13860 
Row_Bus_Util =  0.094805 
CoL_Bus_Util = 0.113963 
Either_Row_CoL_Bus_Util = 0.174851 
Issued_on_Two_Bus_Simul_Util = 0.033918 
issued_two_Eff = 0.193981 
queue_avg = 6.515014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.51501
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100287 n_act=5767 n_pre=5751 n_ref_event=0 n_req=13307 n_rd=8544 n_rd_L2_A=0 n_write=0 n_wr_bk=5449 bw_util=0.1151
n_activity=49771 dram_eff=0.2811
bk0: 518a 102415i bk1: 517a 101708i bk2: 520a 103091i bk3: 515a 102819i bk4: 599a 102040i bk5: 548a 103065i bk6: 567a 103267i bk7: 583a 102516i bk8: 570a 103319i bk9: 562a 102851i bk10: 540a 102786i bk11: 588a 102766i bk12: 536a 105767i bk13: 542a 103897i bk14: 440a 107079i bk15: 399a 107915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566619
Row_Buffer_Locality_read = 0.667252
Row_Buffer_Locality_write = 0.386101
Bank_Level_Parallism = 7.058051
Bank_Level_Parallism_Col = 4.356212
Bank_Level_Parallism_Ready = 1.967198
write_to_read_ratio_blp_rw_average = 0.425494
GrpLevelPara = 2.528547 

BW Util details:
bwutil = 0.115057 
total_CMD = 121618 
util_bw = 13993 
Wasted_Col = 22675 
Wasted_Row = 6105 
Idle = 78845 

BW Util Bottlenecks: 
RCDc_limit = 24037 
RCDWRc_limit = 15405 
WTRc_limit = 8267 
RTWc_limit = 52583 
CCDLc_limit = 7202 
rwq = 0 
CCDLc_limit_alone = 4150 
WTRc_limit_alone = 7667 
RTWc_limit_alone = 50131 

Commands details: 
total_CMD = 121618 
n_nop = 100287 
Read = 8544 
Write = 0 
L2_Alloc = 0 
L2_WB = 5449 
n_act = 5767 
n_pre = 5751 
n_ref = 0 
n_req = 13307 
total_req = 13993 

Dual Bus Interface Util: 
issued_total_row = 11518 
issued_total_col = 13993 
Row_Bus_Util =  0.094706 
CoL_Bus_Util = 0.115057 
Either_Row_CoL_Bus_Util = 0.175393 
Issued_on_Two_Bus_Simul_Util = 0.034370 
issued_two_Eff = 0.195959 
queue_avg = 6.942829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.94283
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100342 n_act=5786 n_pre=5770 n_ref_event=0 n_req=13233 n_rd=8416 n_rd_L2_A=0 n_write=0 n_wr_bk=5462 bw_util=0.1141
n_activity=49835 dram_eff=0.2785
bk0: 498a 103136i bk1: 510a 101196i bk2: 502a 101966i bk3: 507a 102298i bk4: 548a 102923i bk5: 547a 102756i bk6: 539a 102646i bk7: 550a 102007i bk8: 522a 103565i bk9: 584a 104008i bk10: 578a 103531i bk11: 555a 103297i bk12: 554a 105282i bk13: 552a 104519i bk14: 459a 106111i bk15: 411a 108181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562760
Row_Buffer_Locality_read = 0.672053
Row_Buffer_Locality_write = 0.371808
Bank_Level_Parallism = 7.135569
Bank_Level_Parallism_Col = 4.363748
Bank_Level_Parallism_Ready = 1.942571
write_to_read_ratio_blp_rw_average = 0.435414
GrpLevelPara = 2.543079 

BW Util details:
bwutil = 0.114111 
total_CMD = 121618 
util_bw = 13878 
Wasted_Col = 22502 
Wasted_Row = 5901 
Idle = 79337 

BW Util Bottlenecks: 
RCDc_limit = 23396 
RCDWRc_limit = 16054 
WTRc_limit = 8947 
RTWc_limit = 52076 
CCDLc_limit = 7215 
rwq = 0 
CCDLc_limit_alone = 4041 
WTRc_limit_alone = 8306 
RTWc_limit_alone = 49543 

Commands details: 
total_CMD = 121618 
n_nop = 100342 
Read = 8416 
Write = 0 
L2_Alloc = 0 
L2_WB = 5462 
n_act = 5786 
n_pre = 5770 
n_ref = 0 
n_req = 13233 
total_req = 13878 

Dual Bus Interface Util: 
issued_total_row = 11556 
issued_total_col = 13878 
Row_Bus_Util =  0.095019 
CoL_Bus_Util = 0.114111 
Either_Row_CoL_Bus_Util = 0.174941 
Issued_on_Two_Bus_Simul_Util = 0.034189 
issued_two_Eff = 0.195431 
queue_avg = 6.663685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.66368
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100234 n_act=5851 n_pre=5835 n_ref_event=0 n_req=13159 n_rd=8500 n_rd_L2_A=0 n_write=0 n_wr_bk=5292 bw_util=0.1134
n_activity=50048 dram_eff=0.2756
bk0: 475a 102998i bk1: 515a 101666i bk2: 521a 102280i bk3: 547a 103108i bk4: 546a 102194i bk5: 534a 102671i bk6: 564a 103459i bk7: 570a 102297i bk8: 535a 104274i bk9: 584a 102609i bk10: 558a 103042i bk11: 549a 103307i bk12: 585a 104004i bk13: 578a 104902i bk14: 432a 107810i bk15: 407a 108319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555361
Row_Buffer_Locality_read = 0.663059
Row_Buffer_Locality_write = 0.358875
Bank_Level_Parallism = 6.993545
Bank_Level_Parallism_Col = 4.193222
Bank_Level_Parallism_Ready = 1.931119
write_to_read_ratio_blp_rw_average = 0.422888
GrpLevelPara = 2.485165 

BW Util details:
bwutil = 0.113404 
total_CMD = 121618 
util_bw = 13792 
Wasted_Col = 23073 
Wasted_Row = 6047 
Idle = 78706 

BW Util Bottlenecks: 
RCDc_limit = 24498 
RCDWRc_limit = 15832 
WTRc_limit = 8523 
RTWc_limit = 50087 
CCDLc_limit = 7079 
rwq = 0 
CCDLc_limit_alone = 4173 
WTRc_limit_alone = 7908 
RTWc_limit_alone = 47796 

Commands details: 
total_CMD = 121618 
n_nop = 100234 
Read = 8500 
Write = 0 
L2_Alloc = 0 
L2_WB = 5292 
n_act = 5851 
n_pre = 5835 
n_ref = 0 
n_req = 13159 
total_req = 13792 

Dual Bus Interface Util: 
issued_total_row = 11686 
issued_total_col = 13792 
Row_Bus_Util =  0.096088 
CoL_Bus_Util = 0.113404 
Either_Row_CoL_Bus_Util = 0.175829 
Issued_on_Two_Bus_Simul_Util = 0.033663 
issued_two_Eff = 0.191452 
queue_avg = 6.012153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.01215
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100112 n_act=5873 n_pre=5857 n_ref_event=0 n_req=13327 n_rd=8553 n_rd_L2_A=0 n_write=0 n_wr_bk=5419 bw_util=0.1149
n_activity=50954 dram_eff=0.2742
bk0: 525a 102278i bk1: 530a 102124i bk2: 511a 103458i bk3: 477a 102933i bk4: 563a 102430i bk5: 578a 101898i bk6: 594a 103040i bk7: 527a 104078i bk8: 568a 102759i bk9: 567a 102236i bk10: 549a 103458i bk11: 576a 103367i bk12: 537a 104932i bk13: 611a 102990i bk14: 439a 106123i bk15: 401a 108967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559316
Row_Buffer_Locality_read = 0.665381
Row_Buffer_Locality_write = 0.369292
Bank_Level_Parallism = 6.953672
Bank_Level_Parallism_Col = 4.266941
Bank_Level_Parallism_Ready = 1.910106
write_to_read_ratio_blp_rw_average = 0.421756
GrpLevelPara = 2.513756 

BW Util details:
bwutil = 0.114884 
total_CMD = 121618 
util_bw = 13972 
Wasted_Col = 23080 
Wasted_Row = 6399 
Idle = 78167 

BW Util Bottlenecks: 
RCDc_limit = 24284 
RCDWRc_limit = 15994 
WTRc_limit = 9580 
RTWc_limit = 50452 
CCDLc_limit = 7525 
rwq = 0 
CCDLc_limit_alone = 4231 
WTRc_limit_alone = 8750 
RTWc_limit_alone = 47988 

Commands details: 
total_CMD = 121618 
n_nop = 100112 
Read = 8553 
Write = 0 
L2_Alloc = 0 
L2_WB = 5419 
n_act = 5873 
n_pre = 5857 
n_ref = 0 
n_req = 13327 
total_req = 13972 

Dual Bus Interface Util: 
issued_total_row = 11730 
issued_total_col = 13972 
Row_Bus_Util =  0.096450 
CoL_Bus_Util = 0.114884 
Either_Row_CoL_Bus_Util = 0.176832 
Issued_on_Two_Bus_Simul_Util = 0.034501 
issued_two_Eff = 0.195108 
queue_avg = 6.546185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.54619
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100445 n_act=5780 n_pre=5764 n_ref_event=0 n_req=12958 n_rd=8384 n_rd_L2_A=0 n_write=0 n_wr_bk=5238 bw_util=0.112
n_activity=49912 dram_eff=0.2729
bk0: 528a 103543i bk1: 518a 102332i bk2: 493a 102805i bk3: 541a 102492i bk4: 512a 104579i bk5: 563a 102996i bk6: 578a 102885i bk7: 548a 104107i bk8: 573a 103678i bk9: 541a 103014i bk10: 521a 104077i bk11: 548a 103875i bk12: 532a 103637i bk13: 552a 104422i bk14: 413a 107901i bk15: 423a 107422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553944
Row_Buffer_Locality_read = 0.666627
Row_Buffer_Locality_write = 0.347398
Bank_Level_Parallism = 6.931340
Bank_Level_Parallism_Col = 4.209618
Bank_Level_Parallism_Ready = 1.884819
write_to_read_ratio_blp_rw_average = 0.435604
GrpLevelPara = 2.505548 

BW Util details:
bwutil = 0.112006 
total_CMD = 121618 
util_bw = 13622 
Wasted_Col = 22857 
Wasted_Row = 6093 
Idle = 79046 

BW Util Bottlenecks: 
RCDc_limit = 24046 
RCDWRc_limit = 15893 
WTRc_limit = 8836 
RTWc_limit = 50300 
CCDLc_limit = 6969 
rwq = 0 
CCDLc_limit_alone = 4019 
WTRc_limit_alone = 8191 
RTWc_limit_alone = 47995 

Commands details: 
total_CMD = 121618 
n_nop = 100445 
Read = 8384 
Write = 0 
L2_Alloc = 0 
L2_WB = 5238 
n_act = 5780 
n_pre = 5764 
n_ref = 0 
n_req = 12958 
total_req = 13622 

Dual Bus Interface Util: 
issued_total_row = 11544 
issued_total_col = 13622 
Row_Bus_Util =  0.094920 
CoL_Bus_Util = 0.112006 
Either_Row_CoL_Bus_Util = 0.174094 
Issued_on_Two_Bus_Simul_Util = 0.032832 
issued_two_Eff = 0.188589 
queue_avg = 5.673946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67395
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100391 n_act=5793 n_pre=5777 n_ref_event=0 n_req=13101 n_rd=8433 n_rd_L2_A=0 n_write=0 n_wr_bk=5315 bw_util=0.113
n_activity=50085 dram_eff=0.2745
bk0: 487a 104185i bk1: 505a 103472i bk2: 512a 102888i bk3: 542a 101525i bk4: 523a 103543i bk5: 528a 102892i bk6: 590a 102707i bk7: 547a 101857i bk8: 576a 103688i bk9: 560a 103899i bk10: 558a 102247i bk11: 572a 103276i bk12: 566a 105048i bk13: 544a 104084i bk14: 422a 107396i bk15: 401a 108193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557820
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.361183
Bank_Level_Parallism = 6.954460
Bank_Level_Parallism_Col = 4.243416
Bank_Level_Parallism_Ready = 1.912860
write_to_read_ratio_blp_rw_average = 0.420786
GrpLevelPara = 2.518100 

BW Util details:
bwutil = 0.113042 
total_CMD = 121618 
util_bw = 13748 
Wasted_Col = 22770 
Wasted_Row = 6345 
Idle = 78755 

BW Util Bottlenecks: 
RCDc_limit = 24216 
RCDWRc_limit = 15814 
WTRc_limit = 8747 
RTWc_limit = 50473 
CCDLc_limit = 7035 
rwq = 0 
CCDLc_limit_alone = 4039 
WTRc_limit_alone = 8094 
RTWc_limit_alone = 48130 

Commands details: 
total_CMD = 121618 
n_nop = 100391 
Read = 8433 
Write = 0 
L2_Alloc = 0 
L2_WB = 5315 
n_act = 5793 
n_pre = 5777 
n_ref = 0 
n_req = 13101 
total_req = 13748 

Dual Bus Interface Util: 
issued_total_row = 11570 
issued_total_col = 13748 
Row_Bus_Util =  0.095134 
CoL_Bus_Util = 0.113042 
Either_Row_CoL_Bus_Util = 0.174538 
Issued_on_Two_Bus_Simul_Util = 0.033638 
issued_two_Eff = 0.192726 
queue_avg = 6.372872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.37287
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100392 n_act=5801 n_pre=5785 n_ref_event=0 n_req=13111 n_rd=8485 n_rd_L2_A=0 n_write=0 n_wr_bk=5259 bw_util=0.113
n_activity=49514 dram_eff=0.2776
bk0: 496a 102654i bk1: 534a 102865i bk2: 496a 103532i bk3: 520a 102765i bk4: 600a 101461i bk5: 508a 103183i bk6: 561a 103000i bk7: 551a 103831i bk8: 610a 103565i bk9: 545a 103196i bk10: 576a 101809i bk11: 564a 104524i bk12: 542a 105109i bk13: 537a 104113i bk14: 419a 107150i bk15: 426a 106481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557547
Row_Buffer_Locality_read = 0.662581
Row_Buffer_Locality_write = 0.364894
Bank_Level_Parallism = 7.043753
Bank_Level_Parallism_Col = 4.270381
Bank_Level_Parallism_Ready = 1.952343
write_to_read_ratio_blp_rw_average = 0.427822
GrpLevelPara = 2.503240 

BW Util details:
bwutil = 0.113010 
total_CMD = 121618 
util_bw = 13744 
Wasted_Col = 22819 
Wasted_Row = 5994 
Idle = 79061 

BW Util Bottlenecks: 
RCDc_limit = 24407 
RCDWRc_limit = 15815 
WTRc_limit = 8303 
RTWc_limit = 51178 
CCDLc_limit = 7062 
rwq = 0 
CCDLc_limit_alone = 4109 
WTRc_limit_alone = 7685 
RTWc_limit_alone = 48843 

Commands details: 
total_CMD = 121618 
n_nop = 100392 
Read = 8485 
Write = 0 
L2_Alloc = 0 
L2_WB = 5259 
n_act = 5801 
n_pre = 5785 
n_ref = 0 
n_req = 13111 
total_req = 13744 

Dual Bus Interface Util: 
issued_total_row = 11586 
issued_total_col = 13744 
Row_Bus_Util =  0.095266 
CoL_Bus_Util = 0.113010 
Either_Row_CoL_Bus_Util = 0.174530 
Issued_on_Two_Bus_Simul_Util = 0.033745 
issued_two_Eff = 0.193348 
queue_avg = 6.479880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.47988
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100949 n_act=5593 n_pre=5577 n_ref_event=0 n_req=12658 n_rd=8153 n_rd_L2_A=0 n_write=0 n_wr_bk=5194 bw_util=0.1097
n_activity=48934 dram_eff=0.2728
bk0: 477a 104546i bk1: 466a 104065i bk2: 470a 103960i bk3: 510a 103799i bk4: 530a 103252i bk5: 536a 104021i bk6: 536a 104113i bk7: 552a 104069i bk8: 561a 104112i bk9: 551a 104678i bk10: 573a 103522i bk11: 556a 104199i bk12: 537a 105899i bk13: 536a 106002i bk14: 366a 108310i bk15: 396a 108319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558145
Row_Buffer_Locality_read = 0.669447
Row_Buffer_Locality_write = 0.356715
Bank_Level_Parallism = 6.749090
Bank_Level_Parallism_Col = 4.109896
Bank_Level_Parallism_Ready = 1.883345
write_to_read_ratio_blp_rw_average = 0.424206
GrpLevelPara = 2.489432 

BW Util details:
bwutil = 0.109745 
total_CMD = 121618 
util_bw = 13347 
Wasted_Col = 22371 
Wasted_Row = 6018 
Idle = 79882 

BW Util Bottlenecks: 
RCDc_limit = 23223 
RCDWRc_limit = 15657 
WTRc_limit = 8500 
RTWc_limit = 47810 
CCDLc_limit = 6526 
rwq = 0 
CCDLc_limit_alone = 3788 
WTRc_limit_alone = 7918 
RTWc_limit_alone = 45654 

Commands details: 
total_CMD = 121618 
n_nop = 100949 
Read = 8153 
Write = 0 
L2_Alloc = 0 
L2_WB = 5194 
n_act = 5593 
n_pre = 5577 
n_ref = 0 
n_req = 12658 
total_req = 13347 

Dual Bus Interface Util: 
issued_total_row = 11170 
issued_total_col = 13347 
Row_Bus_Util =  0.091845 
CoL_Bus_Util = 0.109745 
Either_Row_CoL_Bus_Util = 0.169950 
Issued_on_Two_Bus_Simul_Util = 0.031640 
issued_two_Eff = 0.186173 
queue_avg = 5.682029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.68203
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100576 n_act=5701 n_pre=5685 n_ref_event=0 n_req=12993 n_rd=8357 n_rd_L2_A=0 n_write=0 n_wr_bk=5225 bw_util=0.1117
n_activity=48904 dram_eff=0.2777
bk0: 493a 103445i bk1: 464a 103438i bk2: 520a 103249i bk3: 527a 102157i bk4: 561a 101704i bk5: 533a 103532i bk6: 566a 103505i bk7: 549a 102904i bk8: 585a 103166i bk9: 548a 103807i bk10: 548a 104283i bk11: 573a 103901i bk12: 561a 105034i bk13: 558a 104456i bk14: 404a 107389i bk15: 367a 108822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561225
Row_Buffer_Locality_read = 0.668661
Row_Buffer_Locality_write = 0.367558
Bank_Level_Parallism = 7.072678
Bank_Level_Parallism_Col = 4.282526
Bank_Level_Parallism_Ready = 1.935576
write_to_read_ratio_blp_rw_average = 0.432653
GrpLevelPara = 2.507542 

BW Util details:
bwutil = 0.111678 
total_CMD = 121618 
util_bw = 13582 
Wasted_Col = 22404 
Wasted_Row = 5595 
Idle = 80037 

BW Util Bottlenecks: 
RCDc_limit = 23701 
RCDWRc_limit = 15941 
WTRc_limit = 9050 
RTWc_limit = 50935 
CCDLc_limit = 7268 
rwq = 0 
CCDLc_limit_alone = 4120 
WTRc_limit_alone = 8350 
RTWc_limit_alone = 48487 

Commands details: 
total_CMD = 121618 
n_nop = 100576 
Read = 8357 
Write = 0 
L2_Alloc = 0 
L2_WB = 5225 
n_act = 5701 
n_pre = 5685 
n_ref = 0 
n_req = 12993 
total_req = 13582 

Dual Bus Interface Util: 
issued_total_row = 11386 
issued_total_col = 13582 
Row_Bus_Util =  0.093621 
CoL_Bus_Util = 0.111678 
Either_Row_CoL_Bus_Util = 0.173017 
Issued_on_Two_Bus_Simul_Util = 0.032281 
issued_two_Eff = 0.186579 
queue_avg = 6.362002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.362
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100710 n_act=5676 n_pre=5660 n_ref_event=0 n_req=12777 n_rd=8177 n_rd_L2_A=0 n_write=0 n_wr_bk=5264 bw_util=0.1105
n_activity=50186 dram_eff=0.2678
bk0: 505a 103412i bk1: 491a 102609i bk2: 488a 102712i bk3: 476a 104452i bk4: 522a 103567i bk5: 527a 104201i bk6: 540a 103380i bk7: 558a 103751i bk8: 534a 104673i bk9: 547a 102236i bk10: 530a 105623i bk11: 605a 102704i bk12: 571a 104574i bk13: 532a 106223i bk14: 386a 109203i bk15: 365a 109643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555764
Row_Buffer_Locality_read = 0.667727
Row_Buffer_Locality_write = 0.356739
Bank_Level_Parallism = 6.711819
Bank_Level_Parallism_Col = 4.096310
Bank_Level_Parallism_Ready = 1.892419
write_to_read_ratio_blp_rw_average = 0.428935
GrpLevelPara = 2.483674 

BW Util details:
bwutil = 0.110518 
total_CMD = 121618 
util_bw = 13441 
Wasted_Col = 23008 
Wasted_Row = 6118 
Idle = 79051 

BW Util Bottlenecks: 
RCDc_limit = 23595 
RCDWRc_limit = 15950 
WTRc_limit = 8082 
RTWc_limit = 49342 
CCDLc_limit = 6601 
rwq = 0 
CCDLc_limit_alone = 3797 
WTRc_limit_alone = 7466 
RTWc_limit_alone = 47154 

Commands details: 
total_CMD = 121618 
n_nop = 100710 
Read = 8177 
Write = 0 
L2_Alloc = 0 
L2_WB = 5264 
n_act = 5676 
n_pre = 5660 
n_ref = 0 
n_req = 12777 
total_req = 13441 

Dual Bus Interface Util: 
issued_total_row = 11336 
issued_total_col = 13441 
Row_Bus_Util =  0.093210 
CoL_Bus_Util = 0.110518 
Either_Row_CoL_Bus_Util = 0.171915 
Issued_on_Two_Bus_Simul_Util = 0.031813 
issued_two_Eff = 0.185049 
queue_avg = 5.658488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.65849
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100682 n_act=5684 n_pre=5668 n_ref_event=0 n_req=12886 n_rd=8315 n_rd_L2_A=0 n_write=0 n_wr_bk=5244 bw_util=0.1115
n_activity=49532 dram_eff=0.2737
bk0: 528a 103690i bk1: 441a 105213i bk2: 523a 103090i bk3: 488a 104560i bk4: 534a 103474i bk5: 546a 102564i bk6: 561a 102862i bk7: 525a 104767i bk8: 549a 104487i bk9: 559a 103698i bk10: 544a 102929i bk11: 558a 103460i bk12: 535a 106038i bk13: 553a 105613i bk14: 447a 107715i bk15: 424a 107932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558901
Row_Buffer_Locality_read = 0.673241
Row_Buffer_Locality_write = 0.350908
Bank_Level_Parallism = 6.807931
Bank_Level_Parallism_Col = 4.109858
Bank_Level_Parallism_Ready = 1.875286
write_to_read_ratio_blp_rw_average = 0.424301
GrpLevelPara = 2.468345 

BW Util details:
bwutil = 0.111488 
total_CMD = 121618 
util_bw = 13559 
Wasted_Col = 22628 
Wasted_Row = 5923 
Idle = 79508 

BW Util Bottlenecks: 
RCDc_limit = 23150 
RCDWRc_limit = 16006 
WTRc_limit = 8961 
RTWc_limit = 46865 
CCDLc_limit = 6722 
rwq = 0 
CCDLc_limit_alone = 3890 
WTRc_limit_alone = 8256 
RTWc_limit_alone = 44738 

Commands details: 
total_CMD = 121618 
n_nop = 100682 
Read = 8315 
Write = 0 
L2_Alloc = 0 
L2_WB = 5244 
n_act = 5684 
n_pre = 5668 
n_ref = 0 
n_req = 12886 
total_req = 13559 

Dual Bus Interface Util: 
issued_total_row = 11352 
issued_total_col = 13559 
Row_Bus_Util =  0.093341 
CoL_Bus_Util = 0.111488 
Either_Row_CoL_Bus_Util = 0.172146 
Issued_on_Two_Bus_Simul_Util = 0.032684 
issued_two_Eff = 0.189864 
queue_avg = 5.666357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.66636
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100468 n_act=5755 n_pre=5739 n_ref_event=0 n_req=12931 n_rd=8387 n_rd_L2_A=0 n_write=0 n_wr_bk=5208 bw_util=0.1118
n_activity=50263 dram_eff=0.2705
bk0: 525a 102782i bk1: 497a 103887i bk2: 524a 103351i bk3: 534a 101900i bk4: 503a 102955i bk5: 549a 102960i bk6: 550a 103893i bk7: 537a 104573i bk8: 565a 103318i bk9: 569a 103516i bk10: 557a 104892i bk11: 556a 102874i bk12: 535a 105692i bk13: 573a 104217i bk14: 415a 107847i bk15: 398a 108318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554945
Row_Buffer_Locality_read = 0.658400
Row_Buffer_Locality_write = 0.363996
Bank_Level_Parallism = 6.746122
Bank_Level_Parallism_Col = 4.134348
Bank_Level_Parallism_Ready = 1.875322
write_to_read_ratio_blp_rw_average = 0.414461
GrpLevelPara = 2.473316 

BW Util details:
bwutil = 0.111784 
total_CMD = 121618 
util_bw = 13595 
Wasted_Col = 23221 
Wasted_Row = 6445 
Idle = 78357 

BW Util Bottlenecks: 
RCDc_limit = 24409 
RCDWRc_limit = 15642 
WTRc_limit = 8733 
RTWc_limit = 49462 
CCDLc_limit = 7022 
rwq = 0 
CCDLc_limit_alone = 4126 
WTRc_limit_alone = 8030 
RTWc_limit_alone = 47269 

Commands details: 
total_CMD = 121618 
n_nop = 100468 
Read = 8387 
Write = 0 
L2_Alloc = 0 
L2_WB = 5208 
n_act = 5755 
n_pre = 5739 
n_ref = 0 
n_req = 12931 
total_req = 13595 

Dual Bus Interface Util: 
issued_total_row = 11494 
issued_total_col = 13595 
Row_Bus_Util =  0.094509 
CoL_Bus_Util = 0.111784 
Either_Row_CoL_Bus_Util = 0.173905 
Issued_on_Two_Bus_Simul_Util = 0.032388 
issued_two_Eff = 0.186241 
queue_avg = 5.950501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.9505
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100480 n_act=5776 n_pre=5760 n_ref_event=0 n_req=12990 n_rd=8361 n_rd_L2_A=0 n_write=0 n_wr_bk=5302 bw_util=0.1123
n_activity=49855 dram_eff=0.2741
bk0: 525a 103141i bk1: 469a 103608i bk2: 522a 103967i bk3: 519a 103204i bk4: 589a 103163i bk5: 574a 104039i bk6: 568a 103432i bk7: 552a 101899i bk8: 539a 103499i bk9: 570a 103239i bk10: 594a 102723i bk11: 531a 104562i bk12: 520a 105228i bk13: 538a 106162i bk14: 367a 109662i bk15: 384a 107759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555350
Row_Buffer_Locality_read = 0.669298
Row_Buffer_Locality_write = 0.349536
Bank_Level_Parallism = 6.844829
Bank_Level_Parallism_Col = 4.116054
Bank_Level_Parallism_Ready = 1.856254
write_to_read_ratio_blp_rw_average = 0.422375
GrpLevelPara = 2.491271 

BW Util details:
bwutil = 0.112344 
total_CMD = 121618 
util_bw = 13663 
Wasted_Col = 22683 
Wasted_Row = 5962 
Idle = 79310 

BW Util Bottlenecks: 
RCDc_limit = 23525 
RCDWRc_limit = 15774 
WTRc_limit = 9448 
RTWc_limit = 46584 
CCDLc_limit = 7011 
rwq = 0 
CCDLc_limit_alone = 4100 
WTRc_limit_alone = 8705 
RTWc_limit_alone = 44416 

Commands details: 
total_CMD = 121618 
n_nop = 100480 
Read = 8361 
Write = 0 
L2_Alloc = 0 
L2_WB = 5302 
n_act = 5776 
n_pre = 5760 
n_ref = 0 
n_req = 12990 
total_req = 13663 

Dual Bus Interface Util: 
issued_total_row = 11536 
issued_total_col = 13663 
Row_Bus_Util =  0.094854 
CoL_Bus_Util = 0.112344 
Either_Row_CoL_Bus_Util = 0.173807 
Issued_on_Two_Bus_Simul_Util = 0.033391 
issued_two_Eff = 0.192118 
queue_avg = 5.515228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.51523
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100874 n_act=5608 n_pre=5592 n_ref_event=0 n_req=12831 n_rd=8295 n_rd_L2_A=0 n_write=0 n_wr_bk=5177 bw_util=0.1108
n_activity=49378 dram_eff=0.2728
bk0: 476a 103741i bk1: 460a 103227i bk2: 503a 103259i bk3: 514a 103358i bk4: 536a 103168i bk5: 499a 104613i bk6: 572a 103432i bk7: 525a 103951i bk8: 587a 102354i bk9: 548a 103130i bk10: 580a 103598i bk11: 555a 103584i bk12: 556a 106322i bk13: 565a 104911i bk14: 369a 109464i bk15: 450a 106761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562934
Row_Buffer_Locality_read = 0.674141
Row_Buffer_Locality_write = 0.359568
Bank_Level_Parallism = 6.872134
Bank_Level_Parallism_Col = 4.242248
Bank_Level_Parallism_Ready = 1.906547
write_to_read_ratio_blp_rw_average = 0.430198
GrpLevelPara = 2.513373 

BW Util details:
bwutil = 0.110773 
total_CMD = 121618 
util_bw = 13472 
Wasted_Col = 22324 
Wasted_Row = 6381 
Idle = 79441 

BW Util Bottlenecks: 
RCDc_limit = 23212 
RCDWRc_limit = 15606 
WTRc_limit = 8616 
RTWc_limit = 49949 
CCDLc_limit = 7195 
rwq = 0 
CCDLc_limit_alone = 4083 
WTRc_limit_alone = 7903 
RTWc_limit_alone = 47550 

Commands details: 
total_CMD = 121618 
n_nop = 100874 
Read = 8295 
Write = 0 
L2_Alloc = 0 
L2_WB = 5177 
n_act = 5608 
n_pre = 5592 
n_ref = 0 
n_req = 12831 
total_req = 13472 

Dual Bus Interface Util: 
issued_total_row = 11200 
issued_total_col = 13472 
Row_Bus_Util =  0.092092 
CoL_Bus_Util = 0.110773 
Either_Row_CoL_Bus_Util = 0.170567 
Issued_on_Two_Bus_Simul_Util = 0.032298 
issued_two_Eff = 0.189356 
queue_avg = 6.283856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.28386
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121618 n_nop=100182 n_act=5840 n_pre=5824 n_ref_event=0 n_req=13229 n_rd=8559 n_rd_L2_A=0 n_write=0 n_wr_bk=5310 bw_util=0.114
n_activity=50437 dram_eff=0.275
bk0: 503a 103499i bk1: 537a 102531i bk2: 488a 103529i bk3: 557a 101589i bk4: 573a 103011i bk5: 568a 101689i bk6: 551a 102599i bk7: 542a 104353i bk8: 552a 103487i bk9: 556a 102949i bk10: 567a 103375i bk11: 562a 102980i bk12: 604a 103100i bk13: 588a 104336i bk14: 400a 108792i bk15: 411a 107873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558546
Row_Buffer_Locality_read = 0.663162
Row_Buffer_Locality_write = 0.366809
Bank_Level_Parallism = 6.904284
Bank_Level_Parallism_Col = 4.223933
Bank_Level_Parallism_Ready = 1.963660
write_to_read_ratio_blp_rw_average = 0.415197
GrpLevelPara = 2.503602 

BW Util details:
bwutil = 0.114037 
total_CMD = 121618 
util_bw = 13869 
Wasted_Col = 23161 
Wasted_Row = 6338 
Idle = 78250 

BW Util Bottlenecks: 
RCDc_limit = 24567 
RCDWRc_limit = 15800 
WTRc_limit = 8826 
RTWc_limit = 50583 
CCDLc_limit = 7091 
rwq = 0 
CCDLc_limit_alone = 3983 
WTRc_limit_alone = 8129 
RTWc_limit_alone = 48172 

Commands details: 
total_CMD = 121618 
n_nop = 100182 
Read = 8559 
Write = 0 
L2_Alloc = 0 
L2_WB = 5310 
n_act = 5840 
n_pre = 5824 
n_ref = 0 
n_req = 13229 
total_req = 13869 

Dual Bus Interface Util: 
issued_total_row = 11664 
issued_total_col = 13869 
Row_Bus_Util =  0.095907 
CoL_Bus_Util = 0.114037 
Either_Row_CoL_Bus_Util = 0.176257 
Issued_on_Two_Bus_Simul_Util = 0.033687 
issued_two_Eff = 0.191127 
queue_avg = 6.564571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.56457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14212, Miss = 7374, Miss_rate = 0.519, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 14388, Miss = 7342, Miss_rate = 0.510, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[2]: Access = 14107, Miss = 7297, Miss_rate = 0.517, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[3]: Access = 14234, Miss = 7290, Miss_rate = 0.512, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[4]: Access = 14245, Miss = 7306, Miss_rate = 0.513, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 14063, Miss = 7216, Miss_rate = 0.513, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[6]: Access = 14065, Miss = 7246, Miss_rate = 0.515, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 14371, Miss = 7552, Miss_rate = 0.526, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 14221, Miss = 7309, Miss_rate = 0.514, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[9]: Access = 14253, Miss = 7402, Miss_rate = 0.519, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[10]: Access = 14103, Miss = 7227, Miss_rate = 0.512, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 14342, Miss = 7406, Miss_rate = 0.516, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[12]: Access = 14311, Miss = 7526, Miss_rate = 0.526, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 14172, Miss = 7424, Miss_rate = 0.524, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[14]: Access = 14208, Miss = 7440, Miss_rate = 0.524, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[15]: Access = 14241, Miss = 7482, Miss_rate = 0.525, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[16]: Access = 14373, Miss = 7415, Miss_rate = 0.516, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[17]: Access = 13958, Miss = 7195, Miss_rate = 0.515, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 14322, Miss = 7414, Miss_rate = 0.518, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[19]: Access = 14127, Miss = 7274, Miss_rate = 0.515, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[20]: Access = 14365, Miss = 7342, Miss_rate = 0.511, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 14194, Miss = 7315, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 14192, Miss = 7348, Miss_rate = 0.518, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[23]: Access = 14239, Miss = 7415, Miss_rate = 0.521, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 14066, Miss = 7376, Miss_rate = 0.524, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[25]: Access = 14261, Miss = 7367, Miss_rate = 0.517, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[26]: Access = 14356, Miss = 7371, Miss_rate = 0.513, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[27]: Access = 14074, Miss = 7269, Miss_rate = 0.516, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[28]: Access = 14295, Miss = 7420, Miss_rate = 0.519, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[29]: Access = 14228, Miss = 7360, Miss_rate = 0.517, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[30]: Access = 14331, Miss = 7396, Miss_rate = 0.516, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[31]: Access = 14234, Miss = 7475, Miss_rate = 0.525, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[32]: Access = 14398, Miss = 7421, Miss_rate = 0.515, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[33]: Access = 14188, Miss = 7445, Miss_rate = 0.525, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[34]: Access = 14295, Miss = 7479, Miss_rate = 0.523, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[35]: Access = 14401, Miss = 7534, Miss_rate = 0.523, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[36]: Access = 14428, Miss = 7375, Miss_rate = 0.511, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[37]: Access = 14398, Miss = 7542, Miss_rate = 0.524, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[38]: Access = 14361, Miss = 7416, Miss_rate = 0.516, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[39]: Access = 14387, Miss = 7409, Miss_rate = 0.515, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[40]: Access = 14309, Miss = 7467, Miss_rate = 0.522, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[41]: Access = 14345, Miss = 7527, Miss_rate = 0.525, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[42]: Access = 14315, Miss = 7425, Miss_rate = 0.519, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[43]: Access = 14170, Miss = 7225, Miss_rate = 0.510, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[44]: Access = 14361, Miss = 7416, Miss_rate = 0.516, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[45]: Access = 14422, Miss = 7364, Miss_rate = 0.511, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[46]: Access = 14145, Miss = 7426, Miss_rate = 0.525, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[47]: Access = 14275, Miss = 7320, Miss_rate = 0.513, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 14320, Miss = 7339, Miss_rate = 0.512, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[49]: Access = 14016, Miss = 7015, Miss_rate = 0.500, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[50]: Access = 13878, Miss = 7147, Miss_rate = 0.515, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[51]: Access = 14400, Miss = 7446, Miss_rate = 0.517, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[52]: Access = 14399, Miss = 7313, Miss_rate = 0.508, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[53]: Access = 14151, Miss = 7163, Miss_rate = 0.506, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[54]: Access = 14104, Miss = 7350, Miss_rate = 0.521, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[55]: Access = 14180, Miss = 7233, Miss_rate = 0.510, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[56]: Access = 14218, Miss = 7299, Miss_rate = 0.513, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[57]: Access = 14311, Miss = 7303, Miss_rate = 0.510, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[58]: Access = 14165, Miss = 7309, Miss_rate = 0.516, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[59]: Access = 14279, Miss = 7384, Miss_rate = 0.517, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[60]: Access = 14120, Miss = 7188, Miss_rate = 0.509, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[61]: Access = 14147, Miss = 7300, Miss_rate = 0.516, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[62]: Access = 14262, Miss = 7402, Miss_rate = 0.519, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[63]: Access = 14208, Miss = 7453, Miss_rate = 0.525, Pending_hits = 18, Reservation_fails = 0
L2_total_cache_accesses = 911507
L2_total_cache_misses = 471026
L2_total_cache_miss_rate = 0.5168
L2_total_cache_pending_hits = 1023
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 438324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 116784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 152423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1021
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1134
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 177085
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 24734
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 708552
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 202955
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=708552
icnt_total_pkts_simt_to_mem=911507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 888592
Req_Network_cycles = 207037
Req_Network_injected_packets_per_cycle =       4.2919 
Req_Network_conflicts_per_cycle =       0.4749
Req_Network_conflicts_per_cycle_util =       0.9368
Req_Bank_Level_Parallism =       8.4657
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0102
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0671

Reply_Network_injected_packets_num = 708552
Reply_Network_cycles = 207037
Reply_Network_injected_packets_per_cycle =        3.4223
Reply_Network_conflicts_per_cycle =        0.1150
Reply_Network_conflicts_per_cycle_util =       0.2353
Reply_Bank_Level_Parallism =       7.0061
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0428
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 11 sec (1031 sec)
gpgpu_simulation_rate = 149595 (inst/sec)
gpgpu_simulation_rate = 200 (cycle/sec)
gpgpu_silicon_slowdown = 7235000x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 192826
gpu_sim_insn = 29844802
gpu_ipc =     154.7758
gpu_tot_sim_cycle = 399863
gpu_tot_sim_insn = 184077890
gpu_tot_ipc =     460.3524
gpu_tot_issued_cta = 29310
gpu_occupancy = 58.1115% 
gpu_tot_occupancy = 52.4367% 
max_total_param_size = 0
gpu_stall_dramfull = 1139681
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.2021
partiton_level_parallism_total  =       7.1420
partiton_level_parallism_util =      10.9924
partiton_level_parallism_util_total  =      10.0583
L2_BW  =     274.3128 GB/Sec
L2_BW_total  =     214.3320 GB/Sec
gpu_total_sim_rate=36143

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 75806, Miss = 36664, Miss_rate = 0.484, Pending_hits = 392, Reservation_fails = 139
	L1D_cache_core[1]: Access = 79901, Miss = 38917, Miss_rate = 0.487, Pending_hits = 536, Reservation_fails = 321
	L1D_cache_core[2]: Access = 78529, Miss = 38291, Miss_rate = 0.488, Pending_hits = 565, Reservation_fails = 374
	L1D_cache_core[3]: Access = 80758, Miss = 39204, Miss_rate = 0.485, Pending_hits = 552, Reservation_fails = 225
	L1D_cache_core[4]: Access = 80706, Miss = 39433, Miss_rate = 0.489, Pending_hits = 603, Reservation_fails = 566
	L1D_cache_core[5]: Access = 74388, Miss = 36207, Miss_rate = 0.487, Pending_hits = 478, Reservation_fails = 307
	L1D_cache_core[6]: Access = 79747, Miss = 38557, Miss_rate = 0.483, Pending_hits = 479, Reservation_fails = 619
	L1D_cache_core[7]: Access = 72012, Miss = 35173, Miss_rate = 0.488, Pending_hits = 453, Reservation_fails = 307
	L1D_cache_core[8]: Access = 76336, Miss = 37198, Miss_rate = 0.487, Pending_hits = 426, Reservation_fails = 347
	L1D_cache_core[9]: Access = 79791, Miss = 38438, Miss_rate = 0.482, Pending_hits = 413, Reservation_fails = 319
	L1D_cache_core[10]: Access = 82369, Miss = 40241, Miss_rate = 0.489, Pending_hits = 638, Reservation_fails = 598
	L1D_cache_core[11]: Access = 81876, Miss = 39078, Miss_rate = 0.477, Pending_hits = 412, Reservation_fails = 300
	L1D_cache_core[12]: Access = 76575, Miss = 37381, Miss_rate = 0.488, Pending_hits = 564, Reservation_fails = 345
	L1D_cache_core[13]: Access = 77684, Miss = 37939, Miss_rate = 0.488, Pending_hits = 547, Reservation_fails = 251
	L1D_cache_core[14]: Access = 80768, Miss = 39390, Miss_rate = 0.488, Pending_hits = 538, Reservation_fails = 217
	L1D_cache_core[15]: Access = 80907, Miss = 40124, Miss_rate = 0.496, Pending_hits = 819, Reservation_fails = 464
	L1D_cache_core[16]: Access = 80325, Miss = 38756, Miss_rate = 0.482, Pending_hits = 406, Reservation_fails = 325
	L1D_cache_core[17]: Access = 80483, Miss = 39777, Miss_rate = 0.494, Pending_hits = 700, Reservation_fails = 401
	L1D_cache_core[18]: Access = 79772, Miss = 38911, Miss_rate = 0.488, Pending_hits = 574, Reservation_fails = 234
	L1D_cache_core[19]: Access = 79419, Miss = 38358, Miss_rate = 0.483, Pending_hits = 366, Reservation_fails = 276
	L1D_cache_core[20]: Access = 76805, Miss = 37278, Miss_rate = 0.485, Pending_hits = 404, Reservation_fails = 248
	L1D_cache_core[21]: Access = 78153, Miss = 38460, Miss_rate = 0.492, Pending_hits = 649, Reservation_fails = 395
	L1D_cache_core[22]: Access = 84528, Miss = 41047, Miss_rate = 0.486, Pending_hits = 662, Reservation_fails = 524
	L1D_cache_core[23]: Access = 83735, Miss = 39930, Miss_rate = 0.477, Pending_hits = 391, Reservation_fails = 243
	L1D_cache_core[24]: Access = 82060, Miss = 39464, Miss_rate = 0.481, Pending_hits = 519, Reservation_fails = 591
	L1D_cache_core[25]: Access = 82236, Miss = 39745, Miss_rate = 0.483, Pending_hits = 466, Reservation_fails = 336
	L1D_cache_core[26]: Access = 80460, Miss = 38564, Miss_rate = 0.479, Pending_hits = 401, Reservation_fails = 454
	L1D_cache_core[27]: Access = 82391, Miss = 39723, Miss_rate = 0.482, Pending_hits = 438, Reservation_fails = 471
	L1D_cache_core[28]: Access = 85221, Miss = 40995, Miss_rate = 0.481, Pending_hits = 505, Reservation_fails = 146
	L1D_cache_core[29]: Access = 81991, Miss = 39453, Miss_rate = 0.481, Pending_hits = 375, Reservation_fails = 295
	L1D_cache_core[30]: Access = 78060, Miss = 37905, Miss_rate = 0.486, Pending_hits = 438, Reservation_fails = 348
	L1D_cache_core[31]: Access = 81853, Miss = 39754, Miss_rate = 0.486, Pending_hits = 589, Reservation_fails = 480
	L1D_cache_core[32]: Access = 77191, Miss = 37505, Miss_rate = 0.486, Pending_hits = 462, Reservation_fails = 341
	L1D_cache_core[33]: Access = 82203, Miss = 39827, Miss_rate = 0.484, Pending_hits = 501, Reservation_fails = 344
	L1D_cache_core[34]: Access = 77633, Miss = 37553, Miss_rate = 0.484, Pending_hits = 373, Reservation_fails = 329
	L1D_cache_core[35]: Access = 82697, Miss = 39652, Miss_rate = 0.479, Pending_hits = 337, Reservation_fails = 396
	L1D_cache_core[36]: Access = 80430, Miss = 38408, Miss_rate = 0.478, Pending_hits = 359, Reservation_fails = 226
	L1D_cache_core[37]: Access = 77497, Miss = 37605, Miss_rate = 0.485, Pending_hits = 421, Reservation_fails = 159
	L1D_cache_core[38]: Access = 79739, Miss = 38849, Miss_rate = 0.487, Pending_hits = 486, Reservation_fails = 291
	L1D_cache_core[39]: Access = 77982, Miss = 37574, Miss_rate = 0.482, Pending_hits = 349, Reservation_fails = 217
	L1D_cache_core[40]: Access = 81691, Miss = 39172, Miss_rate = 0.480, Pending_hits = 384, Reservation_fails = 190
	L1D_cache_core[41]: Access = 78843, Miss = 38655, Miss_rate = 0.490, Pending_hits = 613, Reservation_fails = 526
	L1D_cache_core[42]: Access = 80896, Miss = 39762, Miss_rate = 0.492, Pending_hits = 594, Reservation_fails = 372
	L1D_cache_core[43]: Access = 79018, Miss = 38370, Miss_rate = 0.486, Pending_hits = 518, Reservation_fails = 282
	L1D_cache_core[44]: Access = 80163, Miss = 38551, Miss_rate = 0.481, Pending_hits = 458, Reservation_fails = 388
	L1D_cache_core[45]: Access = 77523, Miss = 37865, Miss_rate = 0.488, Pending_hits = 478, Reservation_fails = 144
	L1D_cache_core[46]: Access = 83360, Miss = 40194, Miss_rate = 0.482, Pending_hits = 508, Reservation_fails = 330
	L1D_cache_core[47]: Access = 84475, Miss = 40601, Miss_rate = 0.481, Pending_hits = 423, Reservation_fails = 348
	L1D_cache_core[48]: Access = 83113, Miss = 39930, Miss_rate = 0.480, Pending_hits = 412, Reservation_fails = 305
	L1D_cache_core[49]: Access = 77527, Miss = 37421, Miss_rate = 0.483, Pending_hits = 391, Reservation_fails = 135
	L1D_cache_core[50]: Access = 77747, Miss = 37767, Miss_rate = 0.486, Pending_hits = 437, Reservation_fails = 426
	L1D_cache_core[51]: Access = 78912, Miss = 38166, Miss_rate = 0.484, Pending_hits = 453, Reservation_fails = 386
	L1D_cache_core[52]: Access = 84259, Miss = 40599, Miss_rate = 0.482, Pending_hits = 502, Reservation_fails = 326
	L1D_cache_core[53]: Access = 76656, Miss = 37695, Miss_rate = 0.492, Pending_hits = 621, Reservation_fails = 430
	L1D_cache_core[54]: Access = 76476, Miss = 37696, Miss_rate = 0.493, Pending_hits = 609, Reservation_fails = 295
	L1D_cache_core[55]: Access = 84418, Miss = 40353, Miss_rate = 0.478, Pending_hits = 446, Reservation_fails = 240
	L1D_cache_core[56]: Access = 79883, Miss = 38687, Miss_rate = 0.484, Pending_hits = 541, Reservation_fails = 334
	L1D_cache_core[57]: Access = 78532, Miss = 38412, Miss_rate = 0.489, Pending_hits = 562, Reservation_fails = 194
	L1D_cache_core[58]: Access = 82055, Miss = 39712, Miss_rate = 0.484, Pending_hits = 471, Reservation_fails = 381
	L1D_cache_core[59]: Access = 77175, Miss = 37874, Miss_rate = 0.491, Pending_hits = 579, Reservation_fails = 415
	L1D_cache_core[60]: Access = 78129, Miss = 37905, Miss_rate = 0.485, Pending_hits = 453, Reservation_fails = 584
	L1D_cache_core[61]: Access = 83204, Miss = 40195, Miss_rate = 0.483, Pending_hits = 529, Reservation_fails = 381
	L1D_cache_core[62]: Access = 87303, Miss = 42019, Miss_rate = 0.481, Pending_hits = 538, Reservation_fails = 376
	L1D_cache_core[63]: Access = 82728, Miss = 39875, Miss_rate = 0.482, Pending_hits = 431, Reservation_fails = 524
	L1D_cache_core[64]: Access = 81470, Miss = 39327, Miss_rate = 0.483, Pending_hits = 477, Reservation_fails = 446
	L1D_cache_core[65]: Access = 79212, Miss = 39119, Miss_rate = 0.494, Pending_hits = 713, Reservation_fails = 389
	L1D_cache_core[66]: Access = 79061, Miss = 38565, Miss_rate = 0.488, Pending_hits = 555, Reservation_fails = 308
	L1D_cache_core[67]: Access = 83117, Miss = 40091, Miss_rate = 0.482, Pending_hits = 437, Reservation_fails = 566
	L1D_cache_core[68]: Access = 76180, Miss = 37341, Miss_rate = 0.490, Pending_hits = 619, Reservation_fails = 386
	L1D_cache_core[69]: Access = 77099, Miss = 37305, Miss_rate = 0.484, Pending_hits = 394, Reservation_fails = 383
	L1D_cache_core[70]: Access = 80978, Miss = 39516, Miss_rate = 0.488, Pending_hits = 571, Reservation_fails = 235
	L1D_cache_core[71]: Access = 83444, Miss = 40001, Miss_rate = 0.479, Pending_hits = 406, Reservation_fails = 467
	L1D_cache_core[72]: Access = 78998, Miss = 38373, Miss_rate = 0.486, Pending_hits = 444, Reservation_fails = 381
	L1D_cache_core[73]: Access = 79347, Miss = 38633, Miss_rate = 0.487, Pending_hits = 516, Reservation_fails = 315
	L1D_cache_core[74]: Access = 78666, Miss = 38159, Miss_rate = 0.485, Pending_hits = 461, Reservation_fails = 281
	L1D_cache_core[75]: Access = 79465, Miss = 38474, Miss_rate = 0.484, Pending_hits = 474, Reservation_fails = 481
	L1D_cache_core[76]: Access = 85885, Miss = 41222, Miss_rate = 0.480, Pending_hits = 472, Reservation_fails = 246
	L1D_cache_core[77]: Access = 86371, Miss = 41254, Miss_rate = 0.478, Pending_hits = 476, Reservation_fails = 407
	L1D_cache_core[78]: Access = 80243, Miss = 39278, Miss_rate = 0.489, Pending_hits = 553, Reservation_fails = 409
	L1D_cache_core[79]: Access = 82741, Miss = 39623, Miss_rate = 0.479, Pending_hits = 440, Reservation_fails = 458
	L1D_total_cache_accesses = 6417380
	L1D_total_cache_misses = 3111085
	L1D_total_cache_miss_rate = 0.4848
	L1D_total_cache_pending_hits = 39545
	L1D_total_cache_reservation_fails = 28239
	L1D_cache_data_port_util = 0.161
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2807495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1184698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 666188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39212
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 459255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1119648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 140551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4697593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1719787

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28092
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 147
ctas_completed 29310, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3524, 3728, 3628, 3800, 3488, 3689, 3396, 3191, 3403, 3362, 3249, 2873, 2997, 3185, 3199, 2930, 3070, 3249, 3380, 3176, 3697, 3156, 4173, 2974, 3163, 2921, 3342, 3322, 3802, 2796, 3157, 3627, 3437, 3876, 2706, 3264, 3616, 3117, 3279, 3259, 2625, 3381, 2902, 3517, 3089, 3144, 3446, 3555, 3297, 3595, 3258, 3131, 3569, 3364, 3657, 3586, 3298, 3352, 3534, 3107, 2928, 3258, 3652, 3743, 
gpgpu_n_tot_thrd_icount = 184077890
gpgpu_n_tot_w_icount = 17334962
gpgpu_n_stall_shd_mem = 772484
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1850886
gpgpu_n_mem_write_global = 1004931
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19898296
gpgpu_n_store_insn = 2424312
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 738340
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5859230	W0_Idle:3990683	W0_Scoreboard:69654955	W1:4575716	W2:2306338	W3:1501846	W4:1091190	W5:721385	W6:430265	W7:232041	W8:106462	W9:45577	W10:15685	W11:4377	W12:1306	W13:525	W14:81	W15:0	W16:0	W17:0	W18:2	W19:14	W20:32	W21:114	W22:378	W23:1042	W24:2280	W25:4558	W26:7396	W27:10472	W28:12928	W29:14232	W30:19164	W31:29815	W32:4805083
single_issue_nums: WS0:4339869	WS1:4322084	WS2:4348949	WS3:4324060	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14807088 {8:1850886,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 44570744 {40:928971,72:35741,104:19726,136:20493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74035440 {40:1850886,}
maxmflatency = 8919 
max_icnt2mem_latency = 7334 
maxmrqlatency = 1558 
max_icnt2sh_latency = 27 
averagemflatency = 679 
avg_icnt2mem_latency = 360 
avg_mrq_latency = 174 
avg_icnt2sh_latency = 2 
mrq_lat_table:66204 	196055 	50971 	53077 	88282 	177403 	272289 	441454 	420899 	84821 	861 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	681201 	371248 	398408 	315820 	73872 	10328 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	195014 	327371 	78623 	1274596 	104200 	79991 	119850 	211899 	296418 	128917 	34258 	4680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1827568 	22912 	380 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	123 	192 	208 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        66        64        67        64        66        64        64        64        67        64        65        66        64        41        43 
dram[1]:        68        66        65        67        64        64        64        65        64        64        65        71        64        66        41        40 
dram[2]:        68        68        66        65        64        64        64        68        67        64        64        64        64        66        44        43 
dram[3]:        65        68        64        64        64        64        64        66        65        64        65        64        66        71        45        40 
dram[4]:        66        65        65        64        64        64        66        64        64        67        64        67        64        64        44        42 
dram[5]:        64        67        65        67        64        64        66        68        66        66        64        64        64        67        42        44 
dram[6]:        65        66        64        65        64        64        67        64        64        64        64        65        66        64        45        41 
dram[7]:        68        65        64        64        65        65        64        64        64        64        65        64        65        64        41        47 
dram[8]:        66        67        64        66        64        66        64        64        68        64        64        64        64        64        41        44 
dram[9]:        69        66        65        65        64        64        64        64        64        64        68        64        64        66        46        43 
dram[10]:        66        64        65        64        64        64        64        66        67        64        64        65        66        64        43        44 
dram[11]:        66        71        64        64        64        64        66        64        64        65        65        64        66        64        40        40 
dram[12]:        70        67        65        66        64        64        64        64        64        66        66        70        64        64        40        42 
dram[13]:        66        67        65        64        64        66        67        64        65        65        69        66        71        64        42        42 
dram[14]:        65        65        64        64        64        64        64        69        65        64        64        65        64        64        41        42 
dram[15]:        64        66        64        64        66        64        65        64        64        67        68        66        67        68        41        40 
dram[16]:        64        68        64        64        64        64        64        65        65        64        70        64        65        65        42        42 
dram[17]:        64        66        66        64        65        64        72        64        65        64        64        64        64        64        40        42 
dram[18]:        64        67        64        64        64        64        64        64        66        64        67        65        65        70        48        40 
dram[19]:        66        64        65        64        64        64        65        64        65        66        68        65        64        66        48        41 
dram[20]:        66        64        68        64        64        64        64        64        64        67        64        67        64        66        52        41 
dram[21]:        65        64        64        66        66        68        64        64        65        66        66        66        69        64        48        43 
dram[22]:        65        64        64        64        64        64        67        64        64        64        64        64        65        64        45        41 
dram[23]:        67        64        64        64        64        64        64        64        64        66        64        64        67        64        44        40 
dram[24]:        72        66        64        66        66        69        65        67        67        68        64        64        66        64        41        40 
dram[25]:        67        65        64        66        64        68        68        65        66        64        64        64        64        64        41        42 
dram[26]:        66        68        65        64        64        64        64        64        65        66        64        64        68        64        45        41 
dram[27]:        65        65        65        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        66        66        66        66        64        64        64        42        41 
dram[29]:        65        65        64        66        64        64        64        66        64        66        64        64        67        69        40        43 
dram[30]:        64        65        64        64        65        66        64        67        64        64        65        65        64        65        45        41 
dram[31]:        66        66        65        64        64        64        65        64        65        64        64        64        65        64        41        44 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      7317      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7914      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5837      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5979      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      6170      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5938      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5632      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      7900      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]:  1.929374  2.003751  1.940673  1.994127  1.946099  1.969744  2.004350  2.016860  1.970094  2.024705  1.910970  1.939926  1.983004  1.962825  1.780884  1.803374 
dram[1]:  2.029835  2.024698  1.901930  1.972428  1.950682  1.951245  1.987383  1.903602  2.011518  2.035640  1.925404  1.972987  1.958935  1.941427  1.817876  1.803513 
dram[2]:  2.023610  2.015591  1.948773  1.998952  1.957850  1.996243  1.962214  1.973115  1.964903  1.964491  1.956522  1.975315  1.980910  1.944060  1.805142  1.850796 
dram[3]:  1.953781  1.985371  1.928872  1.989496  1.935685  1.974386  1.945550  2.040276  2.032603  2.027470  1.972178  1.969995  1.977921  1.987200  1.850448  1.860404 
dram[4]:  1.964156  1.983658  1.906752  2.016703  1.945589  1.956892  1.990058  2.017694  1.971123  1.994703  1.951903  1.900751  1.942553  1.945975  1.806892  1.792182 
dram[5]:  1.998455  1.999461  1.990674  1.915669  2.011610  1.912117  2.007953  1.951630  1.938278  2.039770  1.957042  1.960732  1.935695  1.979825  1.871030  1.796835 
dram[6]:  1.996343  1.988304  1.986141  1.998919  1.953903  1.948813  1.989894  1.987193  1.964700  1.971698  1.981013  2.006266  1.986978  1.981948  1.854936  1.826987 
dram[7]:  2.041248  2.016112  1.939979  1.996800  1.971279  2.030971  2.010718  1.981343  1.985417  2.023722  1.951512  1.909091  1.948004  1.946179  1.808372  1.875083 
dram[8]:  2.021265  2.040838  2.006424  2.006369  2.012429  1.996812  2.003590  1.956568  2.007870  1.978432  1.920104  1.945716  1.941423  1.939641  1.828034  1.801887 
dram[9]:  1.951075  1.968297  1.938166  1.991314  1.965098  1.967358  2.000529  1.949757  1.977059  2.013971  2.014138  1.882624  2.020234  1.924878  1.834777  1.861219 
dram[10]:  1.984848  2.023634  1.975649  1.990410  1.988140  1.979841  1.947195  1.980246  1.966066  2.021164  1.995298  1.938389  1.916068  1.969022  1.819737  1.806901 
dram[11]:  2.045738  1.996701  1.937700  1.943677  1.972178  1.987914  1.989172  1.959055  1.985059  1.999470  1.972559  1.935657  1.921706  1.954955  1.762219  1.828237 
dram[12]:  2.000000  2.052744  2.013764  1.972761  1.919492  1.976830  1.943714  1.947750  2.004709  1.980780  1.978701  1.947508  1.950246  1.976693  1.820817  1.793034 
dram[13]:  2.014446  2.044248  1.999480  2.015112  2.003661  2.011018  1.978215  1.987227  1.983640  1.990031  1.957165  1.932347  1.982854  1.945125  1.822944  1.874399 
dram[14]:  1.988210  1.925476  1.968475  1.935115  1.994778  1.933014  1.933967  2.043548  1.957658  1.944705  1.955062  1.972443  1.945932  1.972988  1.849378  1.818841 
dram[15]:  2.011272  1.982503  2.056009  1.960449  1.959770  1.998416  1.997297  1.959367  2.023379  2.025600  1.971713  1.927106  1.952637  1.937225  1.785666  1.845207 
dram[16]:  2.029151  1.998464  1.989567  1.950611  2.054348  2.022443  1.992608  1.983753  2.031937  2.006234  2.020213  2.016632  2.000000  1.950847  1.842362  1.847097 
dram[17]:  1.975584  2.034428  1.980506  1.958660  2.003085  1.995223  2.010074  2.018819  1.965446  1.973534  1.948623  2.005790  1.942411  1.985421  1.808211  1.794157 
dram[18]:  1.972164  1.947848  2.007736  1.982706  2.001576  2.029231  1.986423  1.958504  1.993808  2.029890  2.026744  1.966040  1.979748  1.966147  1.790612  1.779122 
dram[19]:  1.954046  1.927609  1.956564  2.038916  1.995000  1.979187  2.005023  2.000495  1.956565  2.016882  1.977778  1.977204  1.932859  2.004084  1.744904  1.706298 
dram[20]:  1.973958  1.995805  2.023784  1.973256  1.994226  1.992386  2.033123  1.945975  1.957392  2.009834  1.906617  1.940625  1.921139  2.012442  1.807692  1.834464 
dram[21]:  2.007924  1.953379  1.981905  1.980769  2.002163  1.944648  1.967347  1.942052  1.970070  1.975871  1.935431  1.976558  1.924610  1.955019  1.819683  1.814767 
dram[22]:  2.019126  2.002149  1.966929  1.946275  1.945846  2.017647  2.084299  1.959918  2.001047  1.986556  1.998467  1.962304  1.983949  1.924186  1.777778  1.823179 
dram[23]:  1.999469  1.973182  1.986674  1.978091  1.994379  1.950400  1.941451  2.006434  2.033299  2.028841  1.974439  1.953084  1.947481  1.943107  1.789605  1.821268 
dram[24]:  1.951918  1.967550  1.936819  1.956015  2.046951  1.987395  1.980042  1.972403  1.988341  2.006956  1.928608  1.950585  1.950970  1.993311  1.834906  1.807794 
dram[25]:  2.025988  1.968478  1.911810  1.969554  1.962363  1.976353  2.003700  1.950598  2.003778  1.987180  1.900415  1.983246  2.018549  1.959892  1.825000  1.806773 
dram[26]:  1.976968  1.990933  1.899225  1.972722  1.946702  1.888357  1.924686  1.928571  1.939968  1.944206  1.945623  1.998442  1.917509  1.969129  1.795197  1.831643 
dram[27]:  1.982851  1.992278  1.982428  1.963558  2.000000  1.918262  1.977742  2.032805  1.997355  1.983069  1.984009  1.968263  2.012493  1.945085  1.798083  1.830832 
dram[28]:  2.002120  2.019190  1.964528  1.934964  1.922387  1.972903  2.007495  1.976668  2.041429  1.973548  1.934997  1.929399  1.904631  1.979010  1.824176  1.841819 
dram[29]:  1.987362  2.018868  1.976331  2.006907  1.966014  2.008286  1.989600  1.953320  1.972582  1.971369  1.999479  1.955008  1.923161  1.991365  1.804164  1.779180 
dram[30]:  2.017829  1.998403  1.994802  2.021119  2.026800  1.955128  1.951563  1.971429  1.972723  1.965042  2.018868  1.963141  2.007069  1.961766  1.801582  1.823053 
dram[31]:  1.981552  1.986437  1.932023  1.976008  1.973575  1.957075  1.897449  2.002707  1.979211  1.958312  1.934840  1.926234  1.975237  1.965352  1.853642  1.752988 
average row locality = 1852316/945272 = 1.959559
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1682      1753      1710      1758      1856      1791      1746      1817      1836      1852      1799      1770      1804      1793      1383      1438 
dram[1]:      1830      1659      1743      1774      1776      1819      1718      1687      1891      1876      1812      1883      1656      1822      1374      1427 
dram[2]:      1863      1782      1748      1876      1792      1809      1773      1824      1723      1849      1783      1796      1722      1817      1352      1422 
dram[3]:      1801      1838      1720      1868      1736      1793      1832      1912      1850      1856      1733      1881      1790      1825      1305      1484 
dram[4]:      1816      1747      1727      1747      1789      1724      1865      1852      1798      1801      1722      1703      1755      1750      1386      1402 
dram[5]:      1864      1763      1883      1722      1838      1725      1898      1777      1801      1916      1692      1705      1700      1753      1466      1448 
dram[6]:      1847      1859      1816      1654      1849      1754      1796      1801      1918      1825      1858      1840      1783      1804      1428      1416 
dram[7]:      1882      1828      1718      1823      1838      1918      1825      1793      1881      1871      1852      1830      1785      1736      1389      1482 
dram[8]:      1788      1826      1821      1815      1948      1836      1914      1745      1890      1844      1807      1767      1852      1723      1413      1364 
dram[9]:      1748      1729      1701      1756      1808      1832      1884      1692      1835      1788      1796      1797      1818      1706      1394      1500 
dram[10]:      1750      1874      1710      1803      1784      1786      1673      1825      1808      1867      1886      1738      1608      1782      1352      1439 
dram[11]:      1911      1677      1744      1798      1831      1794      1775      1811      1823      1861      1800      1662      1734      1667      1362      1444 
dram[12]:      1784      1840      1802      1762      1740      1903      1759      1810      1820      1826      1842      1759      1717      1728      1420      1350 
dram[13]:      1779      1881      1805      1826      1891      1802      1788      1768      1926      1819      1745      1743      1714      1769      1347      1389 
dram[14]:      1760      1728      1803      1686      1880      1827      1702      1739      1812      1776      1674      1779      1774      1725      1476      1469 
dram[15]:      1823      1808      1815      1707      1812      1838      1819      1767      1855      1857      1774      1719      1757      1709      1336      1515 
dram[16]:      1887      1863      1832      1861      1916      1854      1855      1845      1860      1900      1825      1886      1812      1750      1600      1488 
dram[17]:      1839      1811      1840      1758      1970      1817      1848      1854      1915      1784      1736      1855      1778      1730      1556      1368 
dram[18]:      1834      1863      1873      1830      1870      1960      1860      1815      1789      1901      1886      1786      1706      1784      1505      1498 
dram[19]:      1877      1854      2001      2105      1953      1986      1993      1952      1967      2070      1942      1911      1942      1994      1567      1486 
dram[20]:      1833      1845      1814      1799      1768      1967      1898      1745      1854      1892      1697      1819      1660      1875      1457      1388 
dram[21]:      1828      1832      1797      1821      1752      1876      1851      1690      1805      1798      1675      1776      1613      1718      1433      1465 
dram[22]:      1770      1732      1770      1841      1778      1766      1966      1782      1885      1885      1910      1878      1865      1780      1453      1436 
dram[23]:      1808      1834      1741      1869      1954      1729      1811      1790      1973      1851      1873      1758      1782      1696      1531      1421 
dram[24]:      1743      1690      1677      1778      1850      1827      1825      1691      1919      1819      1763      1743      1729      1721      1389      1370 
dram[25]:      1764      1714      1765      1808      1819      1782      1856      1802      1824      1814      1766      1809      1762      1749      1405      1396 
dram[26]:      1718      1736      1713      1664      1809      1669      1782      1691      1710      1683      1645      1901      1759      1687      1342      1368 
dram[27]:      1836      1674      1793      1768      1771      1791      1729      1815      1853      1838      1751      1731      1758      1709      1487      1428 
dram[28]:      1859      1840      1781      1811      1717      1888      1773      1710      1898      1870      1789      1754      1666      1760      1446      1476 
dram[29]:      1847      1780      1715      1809      1911      1875      1835      1830      1831      1831      1891      1721      1665      1814      1365      1409 
dram[30]:      1807      1816      1860      1842      1875      1808      1823      1808      1845      1759      1878      1782      1882      1795      1354      1531 
dram[31]:      1661      1864      1710      1907      1867      1778      1742      1755      1823      1816      1764      1763      1832      1821      1394      1375 
total dram reads = 899109
bank skew: 2105/1305 = 1.61
chip skew: 30600/26877 = 1.14
number of total write accesses:
dram[0]:      2241      2313      2268      2313      2245      2320      2240      2337      2182      2211      2093      2187      2030      2170      1514      1492 
dram[1]:      2313      2379      2246      2245      2220      2254      2240      2152      2246      2288      2171      2193      2139      2104      1478      1495 
dram[2]:      2328      2279      2182      2260      2238      2177      2198      2237      2239      2173      2175      2258      2063      2119      1485      1538 
dram[3]:      2210      2257      2195      2218      2286      2194      2160      2206      2249      2284      2232      2223      2179      2154      1550      1548 
dram[4]:      2253      2361      2054      2336      2240      2272      2188      2196      2227      2264      2232      2048      2201      2136      1561      1528 
dram[5]:      2329      2289      2255      2209      2282      2269      2133      2205      2220      2317      2165      2209      2183      2125      1563      1563 
dram[6]:      2315      2174      2223      2341      2179      2236      2244      2203      2049      2258      2182      2300      2197      2131      1513      1479 
dram[7]:      2306      2230      2240      2185      2233      2256      2150      2186      2225      2227      2140      2144      2219      2168      1575      1480 
dram[8]:      2257      2310      2236      2296      2222      2232      2268      2195      2230      2187      2155      2189      2143      2118      1592      1450 
dram[9]:      2217      2252      2220      2205      2178      2272      2147      2220      2228      2288      2195      2154      2236      2078      1516      1548 
dram[10]:      2242      2298      2325      2218      2159      2239      2171      2203      2159      2250      2226      2220      2158      2117      1587      1420 
dram[11]:      2349      2253      2190      2151      2143      2331      2191      2225      2175      2198      2232      2222      2089      2086      1475      1525 
dram[12]:      2252      2372      2337      2368      2156      2125      2205      2280      2324      2179      2255      2208      2096      2113      1498      1464 
dram[13]:      2291      2370      2367      2330      2243      2368      2230      2255      2233      2268      2274      2154      2145      2203      1597      1500 
dram[14]:      2258      2199      2282      2154      2240      2082      2246      2377      2232      2256      2239      2224      2187      2177      1528      1424 
dram[15]:      2214      2306      2298      2311      2208      2226      2165      2194      2234      2233      2294      2072      2155      2074      1490      1508 
dram[16]:      2353      2337      2291      2282      2397      2335      2200      2242      2354      2201      2288      2308      2229      2068      1626      1534 
dram[17]:      2285      2424      2228      2266      2210      2255      2232      2315      2152      2324      2195      2242      2124      2226      1569      1505 
dram[18]:      2205      2316      2316      2408      2245      2310      2243      2290      2374      2270      2293      2270      2160      2142      1569      1444 
dram[19]:      2305      2298      2270      2317      2412      2293      2274      2415      2249      2276      2232      2275      2159      2198      1609      1601 
dram[20]:      2260      2269      2224      2256      2346      2276      2269      2184      2260      2270      2157      2197      2096      2287      1554      1518 
dram[21]:      2262      2211      2207      2306      2236      2125      2328      2225      2139      2148      2205      2241      2279      2135      1495      1508 
dram[22]:      2235      2336      2329      2255      2193      2342      2303      2308      2226      2162      2282      2156      2133      2110      1564      1490 
dram[23]:      2288      2275      2328      2213      2201      2196      2213      2247      2214      2376      2141      2220      2119      2136      1475      1591 
dram[24]:      2193      2256      2192      2234      2260      2271      2249      2243      2101      2192      2270      2258      2135      2117      1506      1575 
dram[25]:      2290      2190      2265      2245      2236      2287      2262      2190      2151      2186      2149      2292      2235      2148      1521      1469 
dram[26]:      2263      2312      2255      2292      2175      2171      2218      2167      2157      2252      2241      2221      2145      2203      1516      1498 
dram[27]:      2126      2261      2254      2182      2317      2187      2237      2161      2151      2152      2225      2206      2268      2131      1501      1391 
dram[28]:      2247      2237      2301      2182      2239      2213      2256      2243      2350      2204      2210      2187      2060      2225      1542      1345 
dram[29]:      2250      2271      2298      2308      2196      2318      2298      2286      2253      2225      2202      2237      2139      2139      1590      1593 
dram[30]:      2351      2240      2341      2298      2303      2131      2206      2208      2309      2261      2252      2157      2051      2140      1513      1558 
dram[31]:      2281      2253      2216      2267      2244      2233      2178      2245      2153      2244      2182      2201      2145      2140      1490      1397 
total dram writes = 1095423
bank skew: 2424/1345 = 1.80
chip skew: 35183/33750 = 1.04
average mf latency per bank:
dram[0]:        552       572       541       548       544       555       538       561       561       570       562       581       564       560       556       556
dram[1]:        584       549       559       577       535       554       539       533       561       538       560       561       550       567       583       586
dram[2]:        643       644       672       670       631       665       638       639       636       632       635       637       646       637       657       637
dram[3]:        635       635       642       636       596       613       617       651       613       613       613       625       588       624       631       631
dram[4]:        553       552       584       544       535       547       557       540       555       529       546       571       546       566       548       538
dram[5]:        545       571       565       559       559       544       578       551       557       558       571       584       539       568       581       552
dram[6]:        580       595       603       572       574       560       565       557       591       564       582       610       556       571       582       586
dram[7]:        636       645       646       668       651       670       653       644       642       628       657       635       596       599       621       643
dram[8]:        660       658       658       680       677       638       652       651       650       641       660       662       635       632       628       661
dram[9]:        576       564       558       551       562       538       569       538       538       549       575       562       556       572       545       571
dram[10]:        557       564       564       590       567       562       563       556       560       576       567       567       562       584       574       592
dram[11]:        555       582       574       594       567       544       546       562       565       548       572       552       566       569       579       573
dram[12]:        570       561       575       570       559       566       560       556       552       569       547       553       568       581       535       588
dram[13]:        616       586       601       585       586       581       576       563       564       556       558       581       575       585       547       586
dram[14]:        544       541       542       542       531       536       517       517       514       505       539       558       514       542       537       558
dram[15]:        588       551       555       567       577       578       557       555       563       554       546       561       571       570       569       581
dram[16]:        800       805       822       815       790       796       812       806       752       792       792       801       778       824       835       833
dram[17]:        597       591       610       610       596       591       620       599       623       582       606       602       597       574       609       602
dram[18]:        601       571       613       586       600       586       576       561       582       613       594       581       572       609       614       598
dram[19]:       1524      1444      1549      1570      1497      1546      1510      1518      1561      1512      1586      1582      1547      1640      1787      1424
dram[20]:        601       604       631       643       577       611       598       599       598       611       608       645       584       590       630       606
dram[21]:        551       549       565       568       543       570       534       545       559       572       566       561       523       552       537       558
dram[22]:        624       621       643       672       625       616       643       611       631       648       640       632       634       626       629       632
dram[23]:        586       583       583       622       577       564       574       565       591       587       593       558       586       568       598       556
dram[24]:        562       545       552       577       543       563       538       538       560       549       551       558       541       547       570       522
dram[25]:        587       592       581       599       580       560       587       578       597       579       583       566       564       583       577       592
dram[26]:        518       532       524       533       557       523       534       520       556       517       524       557       547       547       541       539
dram[27]:        623       584       611       607       592       601       572       605       627       602       599       596       578       577       613       634
dram[28]:        568       590       555       582       519       562       547       544       569       577       561       565       567       554       563       600
dram[29]:        610       610       601       628       611       588       593       599       589       602       609       588       577       609       578       580
dram[30]:        866       899       910       906       882       925       949       943       900       869       893       915       946       907       891       892
dram[31]:        526       549       546       579       544       539       554       536       566       543       573       550       577       564       563       582
maximum mf latency per bank:
dram[0]:       3566      3859      3809      3580      3601      3619      3419      3537      3459      3660      3427      3381      3710      3620      3399      3526
dram[1]:       3484      3958      3817      3552      3625      3540      3429      3439      3331      3559      3692      3549      3816      3573      3212      3712
dram[2]:       3680      3212      3815      4052      3453      3329      3403      3273      3986      3238      3655      3666      3321      3594      3950      3677
dram[3]:       3440      3225      3165      3888      3317      3646      3467      3164      3407      3471      3610      3573      3552      3610      3035      3488
dram[4]:       3539      3633      3503      4053      3358      4022      3644      3815      3531      3424      3682      3834      3909      4454      3919      3488
dram[5]:       3005      3682      3680      3340      3447      3952      3240      3164      3610      3725      3109      3547      3613      3723      3234      3571
dram[6]:       3529      3619      3819      3563      3405      3946      3861      3510      3513      3722      3546      3722      3666      3750      4057      3410
dram[7]:       3963      3674      3657      4053      4124      3495      3673      3610      3462      3534      3741      3396      3802      3569      3532      3637
dram[8]:       3546      4251      3681      4555      3447      3395      3476      3617      3786      3717      3633      3755      3518      3722      3429      3528
dram[9]:       3699      3728      3786      3192      3923      3510      3544      3210      3217      3244      3322      4362      3175      3489      3746      3907
dram[10]:       3035      4278      3068      4471      3656      3719      3417      3804      3658      3161      4192      3242      3044      4453      3356      4113
dram[11]:       3112      4486      3879      3257      3563      3495      3438      3415      3506      3260      3529      3589      3612      3512      3735      3311
dram[12]:       3554      3587      3525      3953      4001      4341      4140      3388      3292      3569      3948      3772      3426      3318      3415      3377
dram[13]:       3939      3711      4736      3727      3548      3660      3557      3590      3986      3237      3872      4379      3397      3669      3633      3415
dram[14]:       3458      4402      3252      3550      3597      3681      3161      3444      3387      3170      4523      3317      3859      3121      3427      3336
dram[15]:       4046      3831      3886      3567      3249      3351      3465      3232      4052      3252      3507      3565      3738      3381      3527      3280
dram[16]:       3709      3614      3516      3743      4074      3678      4376      3987      3583      3642      4196      4193      3659      3422      3618      3614
dram[17]:       3394      3700      3565      3446      3659      3694      3740      4080      3497      3562      3730      3635      3701      3354      3556      3614
dram[18]:       3900      3380      4454      4720      3315      3722      3182      3293      3549      3427      3645      3303      3618      3649      3582      4126
dram[19]:       7910      7978      8837      8871      7825      7899      8186      7814      8179      7629      8345      7876      7892      8919      7751      8076
dram[20]:       4347      3472      3323      3635      3706      3527      3415      3402      3651      3356      3670      3775      3699      3384      3811      3485
dram[21]:       4013      3509      3886      3457      3870      3861      3366      3020      3502      3262      3566      3656      3484      3390      3187      3398
dram[22]:       3999      3395      3321      3698      3570      3333      4032      3280      3459      3870      3568      3955      3665      3582      3245      4253
dram[23]:       4196      3598      3478      3739      3652      4209      3311      3160      3328      3204      3367      3600      3961      4777      3445      3460
dram[24]:       3919      3632      3896      4367      3400      4165      3368      3367      3534      3719      3588      3819      3546      3496      3460      3200
dram[25]:       3380      3851      3366      3595      3295      3457      3283      3837      3846      3541      3591      3499      3594      3365      4302      3709
dram[26]:       3829      3684      3803      4128      3614      3041      3175      3298      3584      2770      3600      3547      3246      3113      3517      3592
dram[27]:       4258      3760      3265      3468      3415      3567      3115      3286      3717      3535      3550      3587      4139      3879      3730      3405
dram[28]:       3449      3687      3492      3700      3574      3045      3634      3854      3694      3329      3487      3575      3496      3519      3301      3535
dram[29]:       3509      3421      3182      3847      3260      4068      3474      3301      3600      3557      3367      3306      3371      3469      3870      3075
dram[30]:       4435      4677      5095      4471      4963      4902      4823      4870      4520      4572      4669      5637      4677      4943      4514      4589
dram[31]:       3984      3461      3685      4052      3403      3540      3601      3566      3587      3415      4314      3274      3470      3665      3439      3445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139750 n_act=29403 n_pre=29387 n_ref_event=0 n_req=57403 n_rd=27788 n_rd_L2_A=0 n_write=0 n_wr_bk=34156 bw_util=0.2637
n_activity=156854 dram_eff=0.3949
bk0: 1682a 133496i bk1: 1753a 132908i bk2: 1710a 133444i bk3: 1758a 131486i bk4: 1856a 130160i bk5: 1791a 131171i bk6: 1746a 135104i bk7: 1817a 132297i bk8: 1836a 132853i bk9: 1852a 131717i bk10: 1799a 134712i bk11: 1770a 131389i bk12: 1804a 136660i bk13: 1793a 133657i bk14: 1383a 153294i bk15: 1438a 151647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487779
Row_Buffer_Locality_read = 0.606845
Row_Buffer_Locality_write = 0.376059
Bank_Level_Parallism = 11.102395
Bank_Level_Parallism_Col = 5.935421
Bank_Level_Parallism_Ready = 2.371642
write_to_read_ratio_blp_rw_average = 0.607726
GrpLevelPara = 3.111918 

BW Util details:
bwutil = 0.263717 
total_CMD = 234888 
util_bw = 61944 
Wasted_Col = 78593 
Wasted_Row = 8045 
Idle = 86306 

BW Util Bottlenecks: 
RCDc_limit = 78839 
RCDWRc_limit = 93497 
WTRc_limit = 52488 
RTWc_limit = 284084 
CCDLc_limit = 36339 
rwq = 0 
CCDLc_limit_alone = 18595 
WTRc_limit_alone = 48190 
RTWc_limit_alone = 270638 

Commands details: 
total_CMD = 234888 
n_nop = 139750 
Read = 27788 
Write = 0 
L2_Alloc = 0 
L2_WB = 34156 
n_act = 29403 
n_pre = 29387 
n_ref = 0 
n_req = 57403 
total_req = 61944 

Dual Bus Interface Util: 
issued_total_row = 58790 
issued_total_col = 61944 
Row_Bus_Util =  0.250289 
CoL_Bus_Util = 0.263717 
Either_Row_CoL_Bus_Util = 0.405036 
Issued_on_Two_Bus_Simul_Util = 0.108971 
issued_two_Eff = 0.269041 
queue_avg = 24.209738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2097
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139490 n_act=29412 n_pre=29396 n_ref_event=0 n_req=57430 n_rd=27747 n_rd_L2_A=0 n_write=0 n_wr_bk=34163 bw_util=0.2636
n_activity=157772 dram_eff=0.3924
bk0: 1830a 133356i bk1: 1659a 133903i bk2: 1743a 132897i bk3: 1774a 133456i bk4: 1776a 131986i bk5: 1819a 130560i bk6: 1718a 134480i bk7: 1687a 133850i bk8: 1891a 132319i bk9: 1876a 130996i bk10: 1812a 132039i bk11: 1883a 130034i bk12: 1656a 136696i bk13: 1822a 134823i bk14: 1374a 155366i bk15: 1427a 152941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487863
Row_Buffer_Locality_read = 0.605687
Row_Buffer_Locality_write = 0.377725
Bank_Level_Parallism = 10.989684
Bank_Level_Parallism_Col = 5.897938
Bank_Level_Parallism_Ready = 2.358827
write_to_read_ratio_blp_rw_average = 0.607633
GrpLevelPara = 3.099329 

BW Util details:
bwutil = 0.263572 
total_CMD = 234888 
util_bw = 61910 
Wasted_Col = 79547 
Wasted_Row = 8314 
Idle = 85117 

BW Util Bottlenecks: 
RCDc_limit = 79679 
RCDWRc_limit = 93653 
WTRc_limit = 52934 
RTWc_limit = 285422 
CCDLc_limit = 36089 
rwq = 0 
CCDLc_limit_alone = 18329 
WTRc_limit_alone = 48747 
RTWc_limit_alone = 271849 

Commands details: 
total_CMD = 234888 
n_nop = 139490 
Read = 27747 
Write = 0 
L2_Alloc = 0 
L2_WB = 34163 
n_act = 29412 
n_pre = 29396 
n_ref = 0 
n_req = 57430 
total_req = 61910 

Dual Bus Interface Util: 
issued_total_row = 58808 
issued_total_col = 61910 
Row_Bus_Util =  0.250366 
CoL_Bus_Util = 0.263572 
Either_Row_CoL_Bus_Util = 0.406143 
Issued_on_Two_Bus_Simul_Util = 0.107796 
issued_two_Eff = 0.265414 
queue_avg = 23.943573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139762 n_act=29286 n_pre=29270 n_ref_event=0 n_req=57425 n_rd=27931 n_rd_L2_A=0 n_write=0 n_wr_bk=33949 bw_util=0.2634
n_activity=157279 dram_eff=0.3934
bk0: 1863a 130242i bk1: 1782a 132183i bk2: 1748a 133934i bk3: 1876a 130727i bk4: 1792a 131951i bk5: 1809a 132668i bk6: 1773a 132071i bk7: 1824a 129937i bk8: 1723a 133164i bk9: 1849a 131136i bk10: 1783a 131928i bk11: 1796a 129990i bk12: 1722a 135646i bk13: 1817a 134271i bk14: 1352a 155642i bk15: 1422a 151586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490013
Row_Buffer_Locality_read = 0.604955
Row_Buffer_Locality_write = 0.381162
Bank_Level_Parallism = 11.137085
Bank_Level_Parallism_Col = 6.008295
Bank_Level_Parallism_Ready = 2.404509
write_to_read_ratio_blp_rw_average = 0.608678
GrpLevelPara = 3.122818 

BW Util details:
bwutil = 0.263445 
total_CMD = 234888 
util_bw = 61880 
Wasted_Col = 79103 
Wasted_Row = 7939 
Idle = 85966 

BW Util Bottlenecks: 
RCDc_limit = 80298 
RCDWRc_limit = 92737 
WTRc_limit = 53172 
RTWc_limit = 291221 
CCDLc_limit = 37268 
rwq = 0 
CCDLc_limit_alone = 18714 
WTRc_limit_alone = 48803 
RTWc_limit_alone = 277036 

Commands details: 
total_CMD = 234888 
n_nop = 139762 
Read = 27931 
Write = 0 
L2_Alloc = 0 
L2_WB = 33949 
n_act = 29286 
n_pre = 29270 
n_ref = 0 
n_req = 57425 
total_req = 61880 

Dual Bus Interface Util: 
issued_total_row = 58556 
issued_total_col = 61880 
Row_Bus_Util =  0.249293 
CoL_Bus_Util = 0.263445 
Either_Row_CoL_Bus_Util = 0.404985 
Issued_on_Two_Bus_Simul_Util = 0.107753 
issued_two_Eff = 0.266068 
queue_avg = 24.707699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7077
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139292 n_act=29501 n_pre=29485 n_ref_event=0 n_req=58038 n_rd=28224 n_rd_L2_A=0 n_write=0 n_wr_bk=34145 bw_util=0.2655
n_activity=157658 dram_eff=0.3956
bk0: 1801a 132723i bk1: 1838a 131070i bk2: 1720a 132994i bk3: 1868a 133067i bk4: 1736a 129002i bk5: 1793a 132178i bk6: 1832a 132657i bk7: 1912a 132829i bk8: 1850a 133749i bk9: 1856a 131102i bk10: 1733a 131373i bk11: 1881a 128677i bk12: 1790a 132704i bk13: 1825a 131582i bk14: 1305a 154944i bk15: 1484a 150872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491695
Row_Buffer_Locality_read = 0.608489
Row_Buffer_Locality_write = 0.381130
Bank_Level_Parallism = 11.175338
Bank_Level_Parallism_Col = 5.969080
Bank_Level_Parallism_Ready = 2.360580
write_to_read_ratio_blp_rw_average = 0.604502
GrpLevelPara = 3.124108 

BW Util details:
bwutil = 0.265527 
total_CMD = 234888 
util_bw = 62369 
Wasted_Col = 78407 
Wasted_Row = 8188 
Idle = 85924 

BW Util Bottlenecks: 
RCDc_limit = 79598 
RCDWRc_limit = 92305 
WTRc_limit = 54924 
RTWc_limit = 280996 
CCDLc_limit = 37192 
rwq = 0 
CCDLc_limit_alone = 19064 
WTRc_limit_alone = 50387 
RTWc_limit_alone = 267405 

Commands details: 
total_CMD = 234888 
n_nop = 139292 
Read = 28224 
Write = 0 
L2_Alloc = 0 
L2_WB = 34145 
n_act = 29501 
n_pre = 29485 
n_ref = 0 
n_req = 58038 
total_req = 62369 

Dual Bus Interface Util: 
issued_total_row = 58986 
issued_total_col = 62369 
Row_Bus_Util =  0.251124 
CoL_Bus_Util = 0.265527 
Either_Row_CoL_Bus_Util = 0.406985 
Issued_on_Two_Bus_Simul_Util = 0.109665 
issued_two_Eff = 0.269457 
queue_avg = 25.147636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1476
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139837 n_act=29410 n_pre=29394 n_ref_event=0 n_req=57243 n_rd=27584 n_rd_L2_A=0 n_write=0 n_wr_bk=34097 bw_util=0.2626
n_activity=156956 dram_eff=0.393
bk0: 1816a 132870i bk1: 1747a 133675i bk2: 1727a 135908i bk3: 1747a 133946i bk4: 1789a 134431i bk5: 1724a 132563i bk6: 1865a 133195i bk7: 1852a 134648i bk8: 1798a 132922i bk9: 1801a 133269i bk10: 1722a 132978i bk11: 1703a 136127i bk12: 1755a 134686i bk13: 1750a 136389i bk14: 1386a 151192i bk15: 1402a 152851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486225
Row_Buffer_Locality_read = 0.606185
Row_Buffer_Locality_write = 0.374659
Bank_Level_Parallism = 10.957166
Bank_Level_Parallism_Col = 5.844673
Bank_Level_Parallism_Ready = 2.342294
write_to_read_ratio_blp_rw_average = 0.603831
GrpLevelPara = 3.092285 

BW Util details:
bwutil = 0.262598 
total_CMD = 234888 
util_bw = 61681 
Wasted_Col = 79282 
Wasted_Row = 8145 
Idle = 85780 

BW Util Bottlenecks: 
RCDc_limit = 78728 
RCDWRc_limit = 94063 
WTRc_limit = 54838 
RTWc_limit = 276626 
CCDLc_limit = 36553 
rwq = 0 
CCDLc_limit_alone = 18945 
WTRc_limit_alone = 50474 
RTWc_limit_alone = 263382 

Commands details: 
total_CMD = 234888 
n_nop = 139837 
Read = 27584 
Write = 0 
L2_Alloc = 0 
L2_WB = 34097 
n_act = 29410 
n_pre = 29394 
n_ref = 0 
n_req = 57243 
total_req = 61681 

Dual Bus Interface Util: 
issued_total_row = 58804 
issued_total_col = 61681 
Row_Bus_Util =  0.250349 
CoL_Bus_Util = 0.262598 
Either_Row_CoL_Bus_Util = 0.404665 
Issued_on_Two_Bus_Simul_Util = 0.108281 
issued_two_Eff = 0.267583 
queue_avg = 23.660715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6607
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139345 n_act=29584 n_pre=29568 n_ref_event=0 n_req=57890 n_rd=27951 n_rd_L2_A=0 n_write=0 n_wr_bk=34316 bw_util=0.2651
n_activity=157025 dram_eff=0.3965
bk0: 1864a 131488i bk1: 1763a 133079i bk2: 1883a 131399i bk3: 1722a 131690i bk4: 1838a 131197i bk5: 1725a 131085i bk6: 1898a 131524i bk7: 1777a 131804i bk8: 1801a 131958i bk9: 1916a 130003i bk10: 1692a 134846i bk11: 1705a 132692i bk12: 1700a 134897i bk13: 1753a 135188i bk14: 1466a 151252i bk15: 1448a 150703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488962
Row_Buffer_Locality_read = 0.604665
Row_Buffer_Locality_write = 0.380941
Bank_Level_Parallism = 11.203756
Bank_Level_Parallism_Col = 5.967004
Bank_Level_Parallism_Ready = 2.392407
write_to_read_ratio_blp_rw_average = 0.603363
GrpLevelPara = 3.104117 

BW Util details:
bwutil = 0.265092 
total_CMD = 234888 
util_bw = 62267 
Wasted_Col = 78399 
Wasted_Row = 7614 
Idle = 86608 

BW Util Bottlenecks: 
RCDc_limit = 79049 
RCDWRc_limit = 93570 
WTRc_limit = 55385 
RTWc_limit = 281751 
CCDLc_limit = 36842 
rwq = 0 
CCDLc_limit_alone = 19164 
WTRc_limit_alone = 50901 
RTWc_limit_alone = 268557 

Commands details: 
total_CMD = 234888 
n_nop = 139345 
Read = 27951 
Write = 0 
L2_Alloc = 0 
L2_WB = 34316 
n_act = 29584 
n_pre = 29568 
n_ref = 0 
n_req = 57890 
total_req = 62267 

Dual Bus Interface Util: 
issued_total_row = 59152 
issued_total_col = 62267 
Row_Bus_Util =  0.251831 
CoL_Bus_Util = 0.265092 
Either_Row_CoL_Bus_Util = 0.406760 
Issued_on_Two_Bus_Simul_Util = 0.110163 
issued_two_Eff = 0.270831 
queue_avg = 24.698936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139452 n_act=29354 n_pre=29338 n_ref_event=0 n_req=57746 n_rd=28248 n_rd_L2_A=0 n_write=0 n_wr_bk=34024 bw_util=0.2651
n_activity=157537 dram_eff=0.3953
bk0: 1847a 132190i bk1: 1859a 134367i bk2: 1816a 133665i bk3: 1654a 131261i bk4: 1849a 131717i bk5: 1754a 131834i bk6: 1796a 131701i bk7: 1801a 131815i bk8: 1918a 132981i bk9: 1825a 129522i bk10: 1858a 132632i bk11: 1840a 129915i bk12: 1783a 134035i bk13: 1804a 135834i bk14: 1428a 152567i bk15: 1416a 154859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491670
Row_Buffer_Locality_read = 0.606804
Row_Buffer_Locality_write = 0.381416
Bank_Level_Parallism = 11.073888
Bank_Level_Parallism_Col = 5.950236
Bank_Level_Parallism_Ready = 2.387269
write_to_read_ratio_blp_rw_average = 0.604917
GrpLevelPara = 3.110840 

BW Util details:
bwutil = 0.265114 
total_CMD = 234888 
util_bw = 62272 
Wasted_Col = 78797 
Wasted_Row = 8387 
Idle = 85432 

BW Util Bottlenecks: 
RCDc_limit = 79916 
RCDWRc_limit = 91977 
WTRc_limit = 53008 
RTWc_limit = 283889 
CCDLc_limit = 37065 
rwq = 0 
CCDLc_limit_alone = 19031 
WTRc_limit_alone = 48612 
RTWc_limit_alone = 270251 

Commands details: 
total_CMD = 234888 
n_nop = 139452 
Read = 28248 
Write = 0 
L2_Alloc = 0 
L2_WB = 34024 
n_act = 29354 
n_pre = 29338 
n_ref = 0 
n_req = 57746 
total_req = 62272 

Dual Bus Interface Util: 
issued_total_row = 58692 
issued_total_col = 62272 
Row_Bus_Util =  0.249872 
CoL_Bus_Util = 0.265114 
Either_Row_CoL_Bus_Util = 0.406304 
Issued_on_Two_Bus_Simul_Util = 0.108682 
issued_two_Eff = 0.267488 
queue_avg = 24.531551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5316
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139194 n_act=29515 n_pre=29499 n_ref_event=0 n_req=58078 n_rd=28451 n_rd_L2_A=0 n_write=0 n_wr_bk=33964 bw_util=0.2657
n_activity=156337 dram_eff=0.3992
bk0: 1882a 129087i bk1: 1828a 132596i bk2: 1718a 132425i bk3: 1823a 132105i bk4: 1838a 130421i bk5: 1918a 129698i bk6: 1825a 130746i bk7: 1793a 131011i bk8: 1881a 130282i bk9: 1871a 130096i bk10: 1852a 130180i bk11: 1830a 130150i bk12: 1785a 130218i bk13: 1736a 134161i bk14: 1389a 149979i bk15: 1482a 153665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491804
Row_Buffer_Locality_read = 0.604126
Row_Buffer_Locality_write = 0.383940
Bank_Level_Parallism = 11.292274
Bank_Level_Parallism_Col = 6.054258
Bank_Level_Parallism_Ready = 2.428887
write_to_read_ratio_blp_rw_average = 0.607052
GrpLevelPara = 3.127869 

BW Util details:
bwutil = 0.265722 
total_CMD = 234888 
util_bw = 62415 
Wasted_Col = 78713 
Wasted_Row = 7599 
Idle = 86161 

BW Util Bottlenecks: 
RCDc_limit = 81436 
RCDWRc_limit = 91729 
WTRc_limit = 51715 
RTWc_limit = 293152 
CCDLc_limit = 37443 
rwq = 0 
CCDLc_limit_alone = 19123 
WTRc_limit_alone = 47590 
RTWc_limit_alone = 278957 

Commands details: 
total_CMD = 234888 
n_nop = 139194 
Read = 28451 
Write = 0 
L2_Alloc = 0 
L2_WB = 33964 
n_act = 29515 
n_pre = 29499 
n_ref = 0 
n_req = 58078 
total_req = 62415 

Dual Bus Interface Util: 
issued_total_row = 59014 
issued_total_col = 62415 
Row_Bus_Util =  0.251243 
CoL_Bus_Util = 0.265722 
Either_Row_CoL_Bus_Util = 0.407403 
Issued_on_Two_Bus_Simul_Util = 0.109563 
issued_two_Eff = 0.268930 
queue_avg = 25.285221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2852
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139316 n_act=29452 n_pre=29436 n_ref_event=0 n_req=57924 n_rd=28353 n_rd_L2_A=0 n_write=0 n_wr_bk=34080 bw_util=0.2658
n_activity=157532 dram_eff=0.3963
bk0: 1788a 134302i bk1: 1826a 132591i bk2: 1821a 130620i bk3: 1815a 131163i bk4: 1948a 127607i bk5: 1836a 131052i bk6: 1914a 128407i bk7: 1745a 134233i bk8: 1890a 129364i bk9: 1844a 130654i bk10: 1807a 130640i bk11: 1767a 132539i bk12: 1852a 129406i bk13: 1723a 133312i bk14: 1413a 150279i bk15: 1364a 154735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491541
Row_Buffer_Locality_read = 0.605968
Row_Buffer_Locality_write = 0.381827
Bank_Level_Parallism = 11.230252
Bank_Level_Parallism_Col = 6.028875
Bank_Level_Parallism_Ready = 2.406596
write_to_read_ratio_blp_rw_average = 0.606790
GrpLevelPara = 3.131405 

BW Util details:
bwutil = 0.265799 
total_CMD = 234888 
util_bw = 62433 
Wasted_Col = 78931 
Wasted_Row = 7807 
Idle = 85717 

BW Util Bottlenecks: 
RCDc_limit = 80803 
RCDWRc_limit = 91951 
WTRc_limit = 51523 
RTWc_limit = 293055 
CCDLc_limit = 37214 
rwq = 0 
CCDLc_limit_alone = 18907 
WTRc_limit_alone = 47480 
RTWc_limit_alone = 278791 

Commands details: 
total_CMD = 234888 
n_nop = 139316 
Read = 28353 
Write = 0 
L2_Alloc = 0 
L2_WB = 34080 
n_act = 29452 
n_pre = 29436 
n_ref = 0 
n_req = 57924 
total_req = 62433 

Dual Bus Interface Util: 
issued_total_row = 58888 
issued_total_col = 62433 
Row_Bus_Util =  0.250707 
CoL_Bus_Util = 0.265799 
Either_Row_CoL_Bus_Util = 0.406883 
Issued_on_Two_Bus_Simul_Util = 0.109622 
issued_two_Eff = 0.269420 
queue_avg = 25.656820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6568
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139688 n_act=29329 n_pre=29313 n_ref_event=0 n_req=57372 n_rd=27784 n_rd_L2_A=0 n_write=0 n_wr_bk=33954 bw_util=0.2628
n_activity=156913 dram_eff=0.3935
bk0: 1748a 133500i bk1: 1729a 132125i bk2: 1701a 132660i bk3: 1756a 134259i bk4: 1808a 131325i bk5: 1832a 128103i bk6: 1884a 131625i bk7: 1692a 133837i bk8: 1835a 132485i bk9: 1788a 132275i bk10: 1796a 133563i bk11: 1797a 131159i bk12: 1818a 131117i bk13: 1706a 135081i bk14: 1394a 153674i bk15: 1500a 152617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488792
Row_Buffer_Locality_read = 0.604809
Row_Buffer_Locality_write = 0.379850
Bank_Level_Parallism = 11.115045
Bank_Level_Parallism_Col = 5.973338
Bank_Level_Parallism_Ready = 2.407043
write_to_read_ratio_blp_rw_average = 0.611262
GrpLevelPara = 3.109466 

BW Util details:
bwutil = 0.262840 
total_CMD = 234888 
util_bw = 61738 
Wasted_Col = 79371 
Wasted_Row = 7894 
Idle = 85885 

BW Util Bottlenecks: 
RCDc_limit = 80387 
RCDWRc_limit = 93543 
WTRc_limit = 51793 
RTWc_limit = 291110 
CCDLc_limit = 36804 
rwq = 0 
CCDLc_limit_alone = 18831 
WTRc_limit_alone = 47686 
RTWc_limit_alone = 277244 

Commands details: 
total_CMD = 234888 
n_nop = 139688 
Read = 27784 
Write = 0 
L2_Alloc = 0 
L2_WB = 33954 
n_act = 29329 
n_pre = 29313 
n_ref = 0 
n_req = 57372 
total_req = 61738 

Dual Bus Interface Util: 
issued_total_row = 58642 
issued_total_col = 61738 
Row_Bus_Util =  0.249659 
CoL_Bus_Util = 0.262840 
Either_Row_CoL_Bus_Util = 0.405300 
Issued_on_Two_Bus_Simul_Util = 0.107200 
issued_two_Eff = 0.264496 
queue_avg = 24.203114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2031
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=140108 n_act=29216 n_pre=29200 n_ref_event=0 n_req=57268 n_rd=27685 n_rd_L2_A=0 n_write=0 n_wr_bk=33992 bw_util=0.2626
n_activity=157311 dram_eff=0.3921
bk0: 1750a 133817i bk1: 1874a 130652i bk2: 1710a 131861i bk3: 1803a 132819i bk4: 1784a 133154i bk5: 1786a 131796i bk6: 1673a 134921i bk7: 1825a 133285i bk8: 1808a 132597i bk9: 1867a 131218i bk10: 1886a 131496i bk11: 1738a 131396i bk12: 1608a 136113i bk13: 1782a 134431i bk14: 1352a 151693i bk15: 1439a 155177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489837
Row_Buffer_Locality_read = 0.603468
Row_Buffer_Locality_write = 0.383497
Bank_Level_Parallism = 11.066707
Bank_Level_Parallism_Col = 5.956820
Bank_Level_Parallism_Ready = 2.401300
write_to_read_ratio_blp_rw_average = 0.603539
GrpLevelPara = 3.115265 

BW Util details:
bwutil = 0.262580 
total_CMD = 234888 
util_bw = 61677 
Wasted_Col = 79137 
Wasted_Row = 8196 
Idle = 85878 

BW Util Bottlenecks: 
RCDc_limit = 80250 
RCDWRc_limit = 92151 
WTRc_limit = 53041 
RTWc_limit = 285956 
CCDLc_limit = 36361 
rwq = 0 
CCDLc_limit_alone = 18446 
WTRc_limit_alone = 48784 
RTWc_limit_alone = 272298 

Commands details: 
total_CMD = 234888 
n_nop = 140108 
Read = 27685 
Write = 0 
L2_Alloc = 0 
L2_WB = 33992 
n_act = 29216 
n_pre = 29200 
n_ref = 0 
n_req = 57268 
total_req = 61677 

Dual Bus Interface Util: 
issued_total_row = 58416 
issued_total_col = 61677 
Row_Bus_Util =  0.248697 
CoL_Bus_Util = 0.262580 
Either_Row_CoL_Bus_Util = 0.403511 
Issued_on_Two_Bus_Simul_Util = 0.107766 
issued_two_Eff = 0.267071 
queue_avg = 24.407190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4072
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=140140 n_act=29226 n_pre=29210 n_ref_event=0 n_req=57088 n_rd=27694 n_rd_L2_A=0 n_write=0 n_wr_bk=33835 bw_util=0.262
n_activity=157055 dram_eff=0.3918
bk0: 1911a 130718i bk1: 1677a 133838i bk2: 1744a 133673i bk3: 1798a 132584i bk4: 1831a 132681i bk5: 1794a 130871i bk6: 1775a 133951i bk7: 1811a 130735i bk8: 1823a 132585i bk9: 1861a 132417i bk10: 1800a 131457i bk11: 1662a 133005i bk12: 1734a 134318i bk13: 1667a 137651i bk14: 1362a 154518i bk15: 1444a 151125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488054
Row_Buffer_Locality_read = 0.605330
Row_Buffer_Locality_write = 0.377560
Bank_Level_Parallism = 11.081784
Bank_Level_Parallism_Col = 5.984464
Bank_Level_Parallism_Ready = 2.390791
write_to_read_ratio_blp_rw_average = 0.611050
GrpLevelPara = 3.120019 

BW Util details:
bwutil = 0.261950 
total_CMD = 234888 
util_bw = 61529 
Wasted_Col = 79200 
Wasted_Row = 8089 
Idle = 86070 

BW Util Bottlenecks: 
RCDc_limit = 79357 
RCDWRc_limit = 93489 
WTRc_limit = 53010 
RTWc_limit = 288156 
CCDLc_limit = 36821 
rwq = 0 
CCDLc_limit_alone = 18548 
WTRc_limit_alone = 48733 
RTWc_limit_alone = 274160 

Commands details: 
total_CMD = 234888 
n_nop = 140140 
Read = 27694 
Write = 0 
L2_Alloc = 0 
L2_WB = 33835 
n_act = 29226 
n_pre = 29210 
n_ref = 0 
n_req = 57088 
total_req = 61529 

Dual Bus Interface Util: 
issued_total_row = 58436 
issued_total_col = 61529 
Row_Bus_Util =  0.248782 
CoL_Bus_Util = 0.261950 
Either_Row_CoL_Bus_Util = 0.403375 
Issued_on_Two_Bus_Simul_Util = 0.107358 
issued_two_Eff = 0.266148 
queue_avg = 23.862225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8622
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139602 n_act=29396 n_pre=29380 n_ref_event=0 n_req=57580 n_rd=27862 n_rd_L2_A=0 n_write=0 n_wr_bk=34232 bw_util=0.2644
n_activity=158185 dram_eff=0.3925
bk0: 1784a 133350i bk1: 1840a 131951i bk2: 1802a 131536i bk3: 1762a 131432i bk4: 1740a 132553i bk5: 1903a 132581i bk6: 1759a 131480i bk7: 1810a 131534i bk8: 1820a 130118i bk9: 1826a 132566i bk10: 1842a 130005i bk11: 1759a 130667i bk12: 1717a 136598i bk13: 1728a 136542i bk14: 1420a 152103i bk15: 1350a 154374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489476
Row_Buffer_Locality_read = 0.607889
Row_Buffer_Locality_write = 0.378457
Bank_Level_Parallism = 11.051052
Bank_Level_Parallism_Col = 5.946995
Bank_Level_Parallism_Ready = 2.382211
write_to_read_ratio_blp_rw_average = 0.605038
GrpLevelPara = 3.105767 

BW Util details:
bwutil = 0.264356 
total_CMD = 234888 
util_bw = 62094 
Wasted_Col = 79340 
Wasted_Row = 8452 
Idle = 85002 

BW Util Bottlenecks: 
RCDc_limit = 79117 
RCDWRc_limit = 93225 
WTRc_limit = 54022 
RTWc_limit = 283907 
CCDLc_limit = 37205 
rwq = 0 
CCDLc_limit_alone = 18913 
WTRc_limit_alone = 49468 
RTWc_limit_alone = 270169 

Commands details: 
total_CMD = 234888 
n_nop = 139602 
Read = 27862 
Write = 0 
L2_Alloc = 0 
L2_WB = 34232 
n_act = 29396 
n_pre = 29380 
n_ref = 0 
n_req = 57580 
total_req = 62094 

Dual Bus Interface Util: 
issued_total_row = 58776 
issued_total_col = 62094 
Row_Bus_Util =  0.250230 
CoL_Bus_Util = 0.264356 
Either_Row_CoL_Bus_Util = 0.405666 
Issued_on_Two_Bus_Simul_Util = 0.108920 
issued_two_Eff = 0.268497 
queue_avg = 24.396734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3967
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=138897 n_act=29506 n_pre=29490 n_ref_event=0 n_req=58271 n_rd=27992 n_rd_L2_A=0 n_write=0 n_wr_bk=34828 bw_util=0.2674
n_activity=156861 dram_eff=0.4005
bk0: 1779a 133598i bk1: 1881a 131423i bk2: 1805a 128705i bk3: 1826a 130058i bk4: 1891a 131708i bk5: 1802a 131191i bk6: 1788a 132523i bk7: 1768a 132506i bk8: 1926a 129955i bk9: 1819a 131947i bk10: 1745a 132193i bk11: 1743a 133348i bk12: 1714a 136061i bk13: 1769a 133470i bk14: 1347a 151595i bk15: 1389a 152978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493642
Row_Buffer_Locality_read = 0.606316
Row_Buffer_Locality_write = 0.389478
Bank_Level_Parallism = 11.201945
Bank_Level_Parallism_Col = 5.985947
Bank_Level_Parallism_Ready = 2.396625
write_to_read_ratio_blp_rw_average = 0.610172
GrpLevelPara = 3.128783 

BW Util details:
bwutil = 0.267447 
total_CMD = 234888 
util_bw = 62820 
Wasted_Col = 78193 
Wasted_Row = 7463 
Idle = 86412 

BW Util Bottlenecks: 
RCDc_limit = 79130 
RCDWRc_limit = 92656 
WTRc_limit = 53436 
RTWc_limit = 286409 
CCDLc_limit = 36992 
rwq = 0 
CCDLc_limit_alone = 18701 
WTRc_limit_alone = 48997 
RTWc_limit_alone = 272557 

Commands details: 
total_CMD = 234888 
n_nop = 138897 
Read = 27992 
Write = 0 
L2_Alloc = 0 
L2_WB = 34828 
n_act = 29506 
n_pre = 29490 
n_ref = 0 
n_req = 58271 
total_req = 62820 

Dual Bus Interface Util: 
issued_total_row = 58996 
issued_total_col = 62820 
Row_Bus_Util =  0.251167 
CoL_Bus_Util = 0.267447 
Either_Row_CoL_Bus_Util = 0.408667 
Issued_on_Two_Bus_Simul_Util = 0.109946 
issued_two_Eff = 0.269036 
queue_avg = 24.832346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8323
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139787 n_act=29404 n_pre=29388 n_ref_event=0 n_req=57306 n_rd=27610 n_rd_L2_A=0 n_write=0 n_wr_bk=34105 bw_util=0.2627
n_activity=157074 dram_eff=0.3929
bk0: 1760a 133526i bk1: 1728a 132582i bk2: 1803a 131805i bk3: 1686a 135661i bk4: 1880a 130662i bk5: 1827a 135212i bk6: 1702a 131776i bk7: 1739a 133399i bk8: 1812a 131308i bk9: 1776a 131532i bk10: 1674a 132129i bk11: 1779a 130904i bk12: 1774a 132996i bk13: 1725a 136774i bk14: 1476a 152107i bk15: 1469a 154188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486895
Row_Buffer_Locality_read = 0.603513
Row_Buffer_Locality_write = 0.378468
Bank_Level_Parallism = 11.084504
Bank_Level_Parallism_Col = 5.930883
Bank_Level_Parallism_Ready = 2.372843
write_to_read_ratio_blp_rw_average = 0.605930
GrpLevelPara = 3.111831 

BW Util details:
bwutil = 0.262742 
total_CMD = 234888 
util_bw = 61715 
Wasted_Col = 79216 
Wasted_Row = 7831 
Idle = 86126 

BW Util Bottlenecks: 
RCDc_limit = 79007 
RCDWRc_limit = 94254 
WTRc_limit = 54905 
RTWc_limit = 283485 
CCDLc_limit = 36735 
rwq = 0 
CCDLc_limit_alone = 19022 
WTRc_limit_alone = 50637 
RTWc_limit_alone = 270040 

Commands details: 
total_CMD = 234888 
n_nop = 139787 
Read = 27610 
Write = 0 
L2_Alloc = 0 
L2_WB = 34105 
n_act = 29404 
n_pre = 29388 
n_ref = 0 
n_req = 57306 
total_req = 61715 

Dual Bus Interface Util: 
issued_total_row = 58792 
issued_total_col = 61715 
Row_Bus_Util =  0.250298 
CoL_Bus_Util = 0.262742 
Either_Row_CoL_Bus_Util = 0.404878 
Issued_on_Two_Bus_Simul_Util = 0.108162 
issued_two_Eff = 0.267148 
queue_avg = 23.690283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6903
Memory Partition 15: 
Memory Sub Parition 30: pending memory requests:
  mf: uid=18093125, sid03:w4294967295, part=15, addr=0x7f7247e9b000, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (399846), 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139978 n_act=29241 n_pre=29225 n_ref_event=0 n_req=57479 n_rd=27911 n_rd_L2_A=0 n_write=0 n_wr_bk=33982 bw_util=0.2635
n_activity=157732 dram_eff=0.3924
bk0: 1823a 134275i bk1: 1808a 131853i bk2: 1815a 133712i bk3: 1707a 134124i bk4: 1812a 132001i bk5: 1838a 132332i bk6: 1819a 133753i bk7: 1767a 133110i bk8: 1855a 130872i bk9: 1857a 131475i bk10: 1774a 130267i bk11: 1719a 133613i bk12: 1757a 131979i bk13: 1709a 136602i bk14: 1336a 153888i bk15: 1515a 151140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491275
Row_Buffer_Locality_read = 0.607502
Row_Buffer_Locality_write = 0.381561
Bank_Level_Parallism = 11.035064
Bank_Level_Parallism_Col = 5.963694
Bank_Level_Parallism_Ready = 2.404068
write_to_read_ratio_blp_rw_average = 0.607308
GrpLevelPara = 3.119150 

BW Util details:
bwutil = 0.263500 
total_CMD = 234888 
util_bw = 61893 
Wasted_Col = 79017 
Wasted_Row = 8676 
Idle = 85302 

BW Util Bottlenecks: 
RCDc_limit = 79739 
RCDWRc_limit = 92870 
WTRc_limit = 52098 
RTWc_limit = 288068 
CCDLc_limit = 36277 
rwq = 0 
CCDLc_limit_alone = 18319 
WTRc_limit_alone = 47744 
RTWc_limit_alone = 274464 

Commands details: 
total_CMD = 234888 
n_nop = 139978 
Read = 27911 
Write = 0 
L2_Alloc = 0 
L2_WB = 33982 
n_act = 29241 
n_pre = 29225 
n_ref = 0 
n_req = 57479 
total_req = 61893 

Dual Bus Interface Util: 
issued_total_row = 58466 
issued_total_col = 61893 
Row_Bus_Util =  0.248910 
CoL_Bus_Util = 0.263500 
Either_Row_CoL_Bus_Util = 0.404065 
Issued_on_Two_Bus_Simul_Util = 0.108345 
issued_two_Eff = 0.268138 
queue_avg = 24.569990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.57
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=137811 n_act=29937 n_pre=29921 n_ref_event=0 n_req=59470 n_rd=29034 n_rd_L2_A=0 n_write=0 n_wr_bk=35045 bw_util=0.2728
n_activity=157051 dram_eff=0.408
bk0: 1887a 129412i bk1: 1863a 127854i bk2: 1832a 128024i bk3: 1861a 127459i bk4: 1916a 128502i bk5: 1854a 127860i bk6: 1855a 130088i bk7: 1845a 130172i bk8: 1860a 126790i bk9: 1900a 128316i bk10: 1825a 130508i bk11: 1886a 127088i bk12: 1812a 129158i bk13: 1750a 132876i bk14: 1600a 144264i bk15: 1488a 148773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496603
Row_Buffer_Locality_read = 0.604085
Row_Buffer_Locality_write = 0.394073
Bank_Level_Parallism = 11.529875
Bank_Level_Parallism_Col = 6.176753
Bank_Level_Parallism_Ready = 2.425132
write_to_read_ratio_blp_rw_average = 0.602879
GrpLevelPara = 3.176944 

BW Util details:
bwutil = 0.272807 
total_CMD = 234888 
util_bw = 64079 
Wasted_Col = 77836 
Wasted_Row = 7309 
Idle = 85664 

BW Util Bottlenecks: 
RCDc_limit = 81902 
RCDWRc_limit = 91343 
WTRc_limit = 54969 
RTWc_limit = 297274 
CCDLc_limit = 37968 
rwq = 0 
CCDLc_limit_alone = 19280 
WTRc_limit_alone = 50540 
RTWc_limit_alone = 283015 

Commands details: 
total_CMD = 234888 
n_nop = 137811 
Read = 29034 
Write = 0 
L2_Alloc = 0 
L2_WB = 35045 
n_act = 29937 
n_pre = 29921 
n_ref = 0 
n_req = 59470 
total_req = 64079 

Dual Bus Interface Util: 
issued_total_row = 59858 
issued_total_col = 64079 
Row_Bus_Util =  0.254836 
CoL_Bus_Util = 0.272807 
Either_Row_CoL_Bus_Util = 0.413291 
Issued_on_Two_Bus_Simul_Util = 0.114352 
issued_two_Eff = 0.276688 
queue_avg = 27.821609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.8216
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=138640 n_act=29752 n_pre=29736 n_ref_event=0 n_req=58497 n_rd=28459 n_rd_L2_A=0 n_write=0 n_wr_bk=34552 bw_util=0.2683
n_activity=157747 dram_eff=0.3994
bk0: 1839a 130096i bk1: 1811a 128334i bk2: 1840a 130907i bk3: 1758a 129555i bk4: 1970a 127769i bk5: 1817a 129688i bk6: 1848a 130311i bk7: 1854a 127246i bk8: 1915a 128352i bk9: 1784a 126915i bk10: 1736a 127858i bk11: 1855a 128627i bk12: 1778a 133487i bk13: 1730a 132467i bk14: 1556a 147130i bk15: 1368a 151519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491393
Row_Buffer_Locality_read = 0.600794
Row_Buffer_Locality_write = 0.387742
Bank_Level_Parallism = 11.373715
Bank_Level_Parallism_Col = 6.134572
Bank_Level_Parallism_Ready = 2.419863
write_to_read_ratio_blp_rw_average = 0.604282
GrpLevelPara = 3.152862 

BW Util details:
bwutil = 0.268260 
total_CMD = 234888 
util_bw = 63011 
Wasted_Col = 79187 
Wasted_Row = 7836 
Idle = 84854 

BW Util Bottlenecks: 
RCDc_limit = 82116 
RCDWRc_limit = 92280 
WTRc_limit = 53372 
RTWc_limit = 302560 
CCDLc_limit = 38099 
rwq = 0 
CCDLc_limit_alone = 19081 
WTRc_limit_alone = 49135 
RTWc_limit_alone = 287779 

Commands details: 
total_CMD = 234888 
n_nop = 138640 
Read = 28459 
Write = 0 
L2_Alloc = 0 
L2_WB = 34552 
n_act = 29752 
n_pre = 29736 
n_ref = 0 
n_req = 58497 
total_req = 63011 

Dual Bus Interface Util: 
issued_total_row = 59488 
issued_total_col = 63011 
Row_Bus_Util =  0.253261 
CoL_Bus_Util = 0.268260 
Either_Row_CoL_Bus_Util = 0.409761 
Issued_on_Two_Bus_Simul_Util = 0.111760 
issued_two_Eff = 0.272743 
queue_avg = 26.232000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.232
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=137776 n_act=30049 n_pre=30033 n_ref_event=0 n_req=59121 n_rd=28760 n_rd_L2_A=0 n_write=0 n_wr_bk=34855 bw_util=0.2708
n_activity=157912 dram_eff=0.4029
bk0: 1834a 129193i bk1: 1863a 125423i bk2: 1873a 126586i bk3: 1830a 127378i bk4: 1870a 128712i bk5: 1960a 126828i bk6: 1860a 128019i bk7: 1815a 127599i bk8: 1789a 126815i bk9: 1901a 128480i bk10: 1886a 129405i bk11: 1786a 129213i bk12: 1706a 135184i bk13: 1784a 131859i bk14: 1505a 146509i bk15: 1498a 149326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491737
Row_Buffer_Locality_read = 0.597949
Row_Buffer_Locality_write = 0.391127
Bank_Level_Parallism = 11.491920
Bank_Level_Parallism_Col = 6.171827
Bank_Level_Parallism_Ready = 2.409966
write_to_read_ratio_blp_rw_average = 0.604855
GrpLevelPara = 3.173267 

BW Util details:
bwutil = 0.270831 
total_CMD = 234888 
util_bw = 63615 
Wasted_Col = 78829 
Wasted_Row = 7296 
Idle = 85148 

BW Util Bottlenecks: 
RCDc_limit = 83035 
RCDWRc_limit = 92409 
WTRc_limit = 54957 
RTWc_limit = 302099 
CCDLc_limit = 38265 
rwq = 0 
CCDLc_limit_alone = 19300 
WTRc_limit_alone = 50451 
RTWc_limit_alone = 287640 

Commands details: 
total_CMD = 234888 
n_nop = 137776 
Read = 28760 
Write = 0 
L2_Alloc = 0 
L2_WB = 34855 
n_act = 30049 
n_pre = 30033 
n_ref = 0 
n_req = 59121 
total_req = 63615 

Dual Bus Interface Util: 
issued_total_row = 60082 
issued_total_col = 63615 
Row_Bus_Util =  0.255790 
CoL_Bus_Util = 0.270831 
Either_Row_CoL_Bus_Util = 0.413440 
Issued_on_Two_Bus_Simul_Util = 0.113182 
issued_two_Eff = 0.273756 
queue_avg = 26.589643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5896
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=134817 n_act=31426 n_pre=31410 n_ref_event=0 n_req=61361 n_rd=30600 n_rd_L2_A=0 n_write=0 n_wr_bk=35183 bw_util=0.2801
n_activity=158322 dram_eff=0.4155
bk0: 1877a 120040i bk1: 1854a 120301i bk2: 2001a 118202i bk3: 2105a 117918i bk4: 1953a 118466i bk5: 1986a 119777i bk6: 1993a 119941i bk7: 1952a 119095i bk8: 1967a 119926i bk9: 2070a 120072i bk10: 1942a 119904i bk11: 1911a 119859i bk12: 1942a 122034i bk13: 1994a 121442i bk14: 1567a 136609i bk15: 1486a 138324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487851
Row_Buffer_Locality_read = 0.569706
Row_Buffer_Locality_write = 0.406424
Bank_Level_Parallism = 12.394459
Bank_Level_Parallism_Col = 6.636804
Bank_Level_Parallism_Ready = 2.520104
write_to_read_ratio_blp_rw_average = 0.596058
GrpLevelPara = 3.295711 

BW Util details:
bwutil = 0.280061 
total_CMD = 234888 
util_bw = 65783 
Wasted_Col = 78383 
Wasted_Row = 6519 
Idle = 84203 

BW Util Bottlenecks: 
RCDc_limit = 93931 
RCDWRc_limit = 89903 
WTRc_limit = 56501 
RTWc_limit = 339728 
CCDLc_limit = 39790 
rwq = 0 
CCDLc_limit_alone = 19189 
WTRc_limit_alone = 52007 
RTWc_limit_alone = 323621 

Commands details: 
total_CMD = 234888 
n_nop = 134817 
Read = 30600 
Write = 0 
L2_Alloc = 0 
L2_WB = 35183 
n_act = 31426 
n_pre = 31410 
n_ref = 0 
n_req = 61361 
total_req = 65783 

Dual Bus Interface Util: 
issued_total_row = 62836 
issued_total_col = 65783 
Row_Bus_Util =  0.267515 
CoL_Bus_Util = 0.280061 
Either_Row_CoL_Bus_Util = 0.426037 
Issued_on_Two_Bus_Simul_Util = 0.121539 
issued_two_Eff = 0.285277 
queue_avg = 31.770065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7701
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=138744 n_act=29738 n_pre=29722 n_ref_event=0 n_req=58324 n_rd=28311 n_rd_L2_A=0 n_write=0 n_wr_bk=34423 bw_util=0.2671
n_activity=158517 dram_eff=0.3958
bk0: 1833a 130983i bk1: 1845a 131206i bk2: 1814a 131681i bk3: 1799a 130260i bk4: 1768a 130941i bk5: 1967a 127454i bk6: 1898a 130408i bk7: 1745a 130212i bk8: 1854a 129879i bk9: 1892a 129209i bk10: 1697a 133293i bk11: 1819a 130013i bk12: 1660a 134875i bk13: 1875a 130946i bk14: 1457a 149215i bk15: 1388a 154989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490124
Row_Buffer_Locality_read = 0.603829
Row_Buffer_Locality_write = 0.382867
Bank_Level_Parallism = 11.175757
Bank_Level_Parallism_Col = 5.999257
Bank_Level_Parallism_Ready = 2.383779
write_to_read_ratio_blp_rw_average = 0.603371
GrpLevelPara = 3.123757 

BW Util details:
bwutil = 0.267080 
total_CMD = 234888 
util_bw = 62734 
Wasted_Col = 79536 
Wasted_Row = 8142 
Idle = 84476 

BW Util Bottlenecks: 
RCDc_limit = 81522 
RCDWRc_limit = 93631 
WTRc_limit = 54265 
RTWc_limit = 290005 
CCDLc_limit = 37899 
rwq = 0 
CCDLc_limit_alone = 19295 
WTRc_limit_alone = 49881 
RTWc_limit_alone = 275785 

Commands details: 
total_CMD = 234888 
n_nop = 138744 
Read = 28311 
Write = 0 
L2_Alloc = 0 
L2_WB = 34423 
n_act = 29738 
n_pre = 29722 
n_ref = 0 
n_req = 58324 
total_req = 62734 

Dual Bus Interface Util: 
issued_total_row = 59460 
issued_total_col = 62734 
Row_Bus_Util =  0.253142 
CoL_Bus_Util = 0.267080 
Either_Row_CoL_Bus_Util = 0.409318 
Issued_on_Two_Bus_Simul_Util = 0.110904 
issued_two_Eff = 0.270948 
queue_avg = 25.427160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4272
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139764 n_act=29404 n_pre=29388 n_ref_event=0 n_req=57343 n_rd=27730 n_rd_L2_A=0 n_write=0 n_wr_bk=34050 bw_util=0.263
n_activity=157593 dram_eff=0.392
bk0: 1828a 132568i bk1: 1832a 133018i bk2: 1797a 133949i bk3: 1821a 130387i bk4: 1752a 133707i bk5: 1876a 131853i bk6: 1851a 130595i bk7: 1690a 132616i bk8: 1805a 132465i bk9: 1798a 132478i bk10: 1675a 132399i bk11: 1776a 131258i bk12: 1613a 133237i bk13: 1718a 135149i bk14: 1433a 152191i bk15: 1465a 152675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487226
Row_Buffer_Locality_read = 0.604075
Row_Buffer_Locality_write = 0.377807
Bank_Level_Parallism = 11.092756
Bank_Level_Parallism_Col = 5.955453
Bank_Level_Parallism_Ready = 2.384218
write_to_read_ratio_blp_rw_average = 0.608386
GrpLevelPara = 3.106935 

BW Util details:
bwutil = 0.263019 
total_CMD = 234888 
util_bw = 61780 
Wasted_Col = 79147 
Wasted_Row = 8270 
Idle = 85691 

BW Util Bottlenecks: 
RCDc_limit = 80028 
RCDWRc_limit = 93013 
WTRc_limit = 52520 
RTWc_limit = 285899 
CCDLc_limit = 36609 
rwq = 0 
CCDLc_limit_alone = 18711 
WTRc_limit_alone = 48332 
RTWc_limit_alone = 272189 

Commands details: 
total_CMD = 234888 
n_nop = 139764 
Read = 27730 
Write = 0 
L2_Alloc = 0 
L2_WB = 34050 
n_act = 29404 
n_pre = 29388 
n_ref = 0 
n_req = 57343 
total_req = 61780 

Dual Bus Interface Util: 
issued_total_row = 58792 
issued_total_col = 61780 
Row_Bus_Util =  0.250298 
CoL_Bus_Util = 0.263019 
Either_Row_CoL_Bus_Util = 0.404976 
Issued_on_Two_Bus_Simul_Util = 0.108341 
issued_two_Eff = 0.267524 
queue_avg = 23.950684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9507
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=138700 n_act=29741 n_pre=29725 n_ref_event=0 n_req=58472 n_rd=28497 n_rd_L2_A=0 n_write=0 n_wr_bk=34424 bw_util=0.2679
n_activity=157742 dram_eff=0.3989
bk0: 1770a 132412i bk1: 1732a 132124i bk2: 1770a 130495i bk3: 1841a 129200i bk4: 1778a 130898i bk5: 1766a 129136i bk6: 1966a 129103i bk7: 1782a 126434i bk8: 1885a 129768i bk9: 1885a 127175i bk10: 1910a 126671i bk11: 1878a 130004i bk12: 1865a 133120i bk13: 1780a 132655i bk14: 1453a 150172i bk15: 1436a 152326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491363
Row_Buffer_Locality_read = 0.602309
Row_Buffer_Locality_write = 0.385888
Bank_Level_Parallism = 11.327931
Bank_Level_Parallism_Col = 6.090837
Bank_Level_Parallism_Ready = 2.402378
write_to_read_ratio_blp_rw_average = 0.601226
GrpLevelPara = 3.155548 

BW Util details:
bwutil = 0.267877 
total_CMD = 234888 
util_bw = 62921 
Wasted_Col = 78523 
Wasted_Row = 8185 
Idle = 85259 

BW Util Bottlenecks: 
RCDc_limit = 81857 
RCDWRc_limit = 92243 
WTRc_limit = 54428 
RTWc_limit = 293210 
CCDLc_limit = 37689 
rwq = 0 
CCDLc_limit_alone = 19190 
WTRc_limit_alone = 50172 
RTWc_limit_alone = 278967 

Commands details: 
total_CMD = 234888 
n_nop = 138700 
Read = 28497 
Write = 0 
L2_Alloc = 0 
L2_WB = 34424 
n_act = 29741 
n_pre = 29725 
n_ref = 0 
n_req = 58472 
total_req = 62921 

Dual Bus Interface Util: 
issued_total_row = 59466 
issued_total_col = 62921 
Row_Bus_Util =  0.253167 
CoL_Bus_Util = 0.267877 
Either_Row_CoL_Bus_Util = 0.409506 
Issued_on_Two_Bus_Simul_Util = 0.111538 
issued_two_Eff = 0.272373 
queue_avg = 26.043127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0431
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=138905 n_act=29737 n_pre=29721 n_ref_event=0 n_req=58313 n_rd=28421 n_rd_L2_A=0 n_write=0 n_wr_bk=34233 bw_util=0.2667
n_activity=157241 dram_eff=0.3985
bk0: 1808a 132345i bk1: 1834a 129797i bk2: 1741a 131400i bk3: 1869a 130409i bk4: 1954a 128977i bk5: 1729a 132266i bk6: 1811a 131060i bk7: 1790a 133073i bk8: 1973a 130049i bk9: 1851a 129932i bk10: 1873a 129785i bk11: 1758a 132296i bk12: 1782a 131269i bk13: 1696a 134930i bk14: 1531a 148854i bk15: 1421a 150492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490045
Row_Buffer_Locality_read = 0.601140
Row_Buffer_Locality_write = 0.384417
Bank_Level_Parallism = 11.241388
Bank_Level_Parallism_Col = 6.011737
Bank_Level_Parallism_Ready = 2.382146
write_to_read_ratio_blp_rw_average = 0.601725
GrpLevelPara = 3.125449 

BW Util details:
bwutil = 0.266740 
total_CMD = 234888 
util_bw = 62654 
Wasted_Col = 78813 
Wasted_Row = 7944 
Idle = 85477 

BW Util Bottlenecks: 
RCDc_limit = 81418 
RCDWRc_limit = 92405 
WTRc_limit = 54769 
RTWc_limit = 288391 
CCDLc_limit = 36911 
rwq = 0 
CCDLc_limit_alone = 18865 
WTRc_limit_alone = 50490 
RTWc_limit_alone = 274624 

Commands details: 
total_CMD = 234888 
n_nop = 138905 
Read = 28421 
Write = 0 
L2_Alloc = 0 
L2_WB = 34233 
n_act = 29737 
n_pre = 29721 
n_ref = 0 
n_req = 58313 
total_req = 62654 

Dual Bus Interface Util: 
issued_total_row = 59458 
issued_total_col = 62654 
Row_Bus_Util =  0.253133 
CoL_Bus_Util = 0.266740 
Either_Row_CoL_Bus_Util = 0.408633 
Issued_on_Two_Bus_Simul_Util = 0.111240 
issued_two_Eff = 0.272225 
queue_avg = 25.327768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3278
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=140175 n_act=29165 n_pre=29149 n_ref_event=0 n_req=57076 n_rd=27534 n_rd_L2_A=0 n_write=0 n_wr_bk=34052 bw_util=0.2622
n_activity=156553 dram_eff=0.3934
bk0: 1743a 136571i bk1: 1690a 134102i bk2: 1677a 136207i bk3: 1778a 133843i bk4: 1850a 132022i bk5: 1827a 132176i bk6: 1825a 132760i bk7: 1691a 134695i bk8: 1919a 133090i bk9: 1819a 132910i bk10: 1763a 130252i bk11: 1743a 132271i bk12: 1729a 134309i bk13: 1721a 137376i bk14: 1389a 154372i bk15: 1370a 153213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489015
Row_Buffer_Locality_read = 0.608085
Row_Buffer_Locality_write = 0.378038
Bank_Level_Parallism = 11.020449
Bank_Level_Parallism_Col = 5.897877
Bank_Level_Parallism_Ready = 2.378057
write_to_read_ratio_blp_rw_average = 0.607386
GrpLevelPara = 3.102589 

BW Util details:
bwutil = 0.262193 
total_CMD = 234888 
util_bw = 61586 
Wasted_Col = 78638 
Wasted_Row = 8147 
Idle = 86517 

BW Util Bottlenecks: 
RCDc_limit = 78215 
RCDWRc_limit = 92854 
WTRc_limit = 52346 
RTWc_limit = 281485 
CCDLc_limit = 35579 
rwq = 0 
CCDLc_limit_alone = 18248 
WTRc_limit_alone = 48092 
RTWc_limit_alone = 268408 

Commands details: 
total_CMD = 234888 
n_nop = 140175 
Read = 27534 
Write = 0 
L2_Alloc = 0 
L2_WB = 34052 
n_act = 29165 
n_pre = 29149 
n_ref = 0 
n_req = 57076 
total_req = 61586 

Dual Bus Interface Util: 
issued_total_row = 58314 
issued_total_col = 61586 
Row_Bus_Util =  0.248263 
CoL_Bus_Util = 0.262193 
Either_Row_CoL_Bus_Util = 0.403226 
Issued_on_Two_Bus_Simul_Util = 0.107230 
issued_two_Eff = 0.265930 
queue_avg = 23.945805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9458
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139649 n_act=29429 n_pre=29413 n_ref_event=0 n_req=57576 n_rd=27835 n_rd_L2_A=0 n_write=0 n_wr_bk=34116 bw_util=0.2637
n_activity=156524 dram_eff=0.3958
bk0: 1764a 133470i bk1: 1714a 134752i bk2: 1765a 130964i bk3: 1808a 131929i bk4: 1819a 129504i bk5: 1782a 131134i bk6: 1856a 130865i bk7: 1802a 130017i bk8: 1824a 131002i bk9: 1814a 132563i bk10: 1766a 131261i bk11: 1809a 130977i bk12: 1762a 133509i bk13: 1749a 134765i bk14: 1405a 152055i bk15: 1396a 154169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488867
Row_Buffer_Locality_read = 0.605748
Row_Buffer_Locality_write = 0.379476
Bank_Level_Parallism = 11.215302
Bank_Level_Parallism_Col = 5.998344
Bank_Level_Parallism_Ready = 2.379639
write_to_read_ratio_blp_rw_average = 0.606216
GrpLevelPara = 3.120802 

BW Util details:
bwutil = 0.263747 
total_CMD = 234888 
util_bw = 61951 
Wasted_Col = 78492 
Wasted_Row = 7823 
Idle = 86622 

BW Util Bottlenecks: 
RCDc_limit = 79098 
RCDWRc_limit = 93688 
WTRc_limit = 53530 
RTWc_limit = 288059 
CCDLc_limit = 36556 
rwq = 0 
CCDLc_limit_alone = 18882 
WTRc_limit_alone = 49287 
RTWc_limit_alone = 274628 

Commands details: 
total_CMD = 234888 
n_nop = 139649 
Read = 27835 
Write = 0 
L2_Alloc = 0 
L2_WB = 34116 
n_act = 29429 
n_pre = 29413 
n_ref = 0 
n_req = 57576 
total_req = 61951 

Dual Bus Interface Util: 
issued_total_row = 58842 
issued_total_col = 61951 
Row_Bus_Util =  0.250511 
CoL_Bus_Util = 0.263747 
Either_Row_CoL_Bus_Util = 0.405466 
Issued_on_Two_Bus_Simul_Util = 0.108792 
issued_two_Eff = 0.268314 
queue_avg = 24.625162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6252
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=140486 n_act=29195 n_pre=29179 n_ref_event=0 n_req=56413 n_rd=26877 n_rd_L2_A=0 n_write=0 n_wr_bk=34086 bw_util=0.2595
n_activity=157907 dram_eff=0.3861
bk0: 1718a 135104i bk1: 1736a 134485i bk2: 1713a 133681i bk3: 1664a 135989i bk4: 1809a 133869i bk5: 1669a 133562i bk6: 1782a 135109i bk7: 1691a 135161i bk8: 1710a 136077i bk9: 1683a 132616i bk10: 1645a 134659i bk11: 1901a 131581i bk12: 1759a 134664i bk13: 1687a 136382i bk14: 1342a 156012i bk15: 1368a 156040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482477
Row_Buffer_Locality_read = 0.600774
Row_Buffer_Locality_write = 0.374831
Bank_Level_Parallism = 10.840462
Bank_Level_Parallism_Col = 5.787273
Bank_Level_Parallism_Ready = 2.370175
write_to_read_ratio_blp_rw_average = 0.606768
GrpLevelPara = 3.079353 

BW Util details:
bwutil = 0.259541 
total_CMD = 234888 
util_bw = 60963 
Wasted_Col = 80257 
Wasted_Row = 8186 
Idle = 85482 

BW Util Bottlenecks: 
RCDc_limit = 78564 
RCDWRc_limit = 94804 
WTRc_limit = 52738 
RTWc_limit = 278791 
CCDLc_limit = 35322 
rwq = 0 
CCDLc_limit_alone = 18174 
WTRc_limit_alone = 48538 
RTWc_limit_alone = 265843 

Commands details: 
total_CMD = 234888 
n_nop = 140486 
Read = 26877 
Write = 0 
L2_Alloc = 0 
L2_WB = 34086 
n_act = 29195 
n_pre = 29179 
n_ref = 0 
n_req = 56413 
total_req = 60963 

Dual Bus Interface Util: 
issued_total_row = 58374 
issued_total_col = 60963 
Row_Bus_Util =  0.248518 
CoL_Bus_Util = 0.259541 
Either_Row_CoL_Bus_Util = 0.401902 
Issued_on_Two_Bus_Simul_Util = 0.106157 
issued_two_Eff = 0.264136 
queue_avg = 22.978947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.9789
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=140406 n_act=29120 n_pre=29104 n_ref_event=0 n_req=57187 n_rd=27732 n_rd_L2_A=0 n_write=0 n_wr_bk=33750 bw_util=0.2618
n_activity=157143 dram_eff=0.3912
bk0: 1836a 134236i bk1: 1674a 137511i bk2: 1793a 132921i bk3: 1768a 133882i bk4: 1771a 132167i bk5: 1791a 130894i bk6: 1729a 133444i bk7: 1815a 133477i bk8: 1853a 132819i bk9: 1838a 131465i bk10: 1751a 131270i bk11: 1731a 133070i bk12: 1758a 133319i bk13: 1709a 135590i bk14: 1487a 151751i bk15: 1428a 155770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490793
Row_Buffer_Locality_read = 0.609008
Row_Buffer_Locality_write = 0.379494
Bank_Level_Parallism = 11.040266
Bank_Level_Parallism_Col = 5.941422
Bank_Level_Parallism_Ready = 2.387902
write_to_read_ratio_blp_rw_average = 0.604875
GrpLevelPara = 3.093575 

BW Util details:
bwutil = 0.261750 
total_CMD = 234888 
util_bw = 61482 
Wasted_Col = 78719 
Wasted_Row = 8510 
Idle = 86177 

BW Util Bottlenecks: 
RCDc_limit = 78816 
RCDWRc_limit = 92341 
WTRc_limit = 52596 
RTWc_limit = 281844 
CCDLc_limit = 35949 
rwq = 0 
CCDLc_limit_alone = 18417 
WTRc_limit_alone = 48216 
RTWc_limit_alone = 268692 

Commands details: 
total_CMD = 234888 
n_nop = 140406 
Read = 27732 
Write = 0 
L2_Alloc = 0 
L2_WB = 33750 
n_act = 29120 
n_pre = 29104 
n_ref = 0 
n_req = 57187 
total_req = 61482 

Dual Bus Interface Util: 
issued_total_row = 58224 
issued_total_col = 61482 
Row_Bus_Util =  0.247880 
CoL_Bus_Util = 0.261750 
Either_Row_CoL_Bus_Util = 0.402243 
Issued_on_Two_Bus_Simul_Util = 0.107387 
issued_two_Eff = 0.266971 
queue_avg = 24.207668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2077
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139468 n_act=29498 n_pre=29482 n_ref_event=0 n_req=57668 n_rd=28038 n_rd_L2_A=0 n_write=0 n_wr_bk=34041 bw_util=0.2643
n_activity=157881 dram_eff=0.3932
bk0: 1859a 132002i bk1: 1840a 131690i bk2: 1781a 131051i bk3: 1811a 130149i bk4: 1717a 130896i bk5: 1888a 130673i bk6: 1773a 130975i bk7: 1710a 132568i bk8: 1898a 129556i bk9: 1870a 130378i bk10: 1789a 130820i bk11: 1754a 129238i bk12: 1666a 135890i bk13: 1760a 132351i bk14: 1446a 150246i bk15: 1476a 155032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488486
Row_Buffer_Locality_read = 0.600578
Row_Buffer_Locality_write = 0.382416
Bank_Level_Parallism = 11.157478
Bank_Level_Parallism_Col = 6.003814
Bank_Level_Parallism_Ready = 2.412184
write_to_read_ratio_blp_rw_average = 0.605314
GrpLevelPara = 3.120041 

BW Util details:
bwutil = 0.264292 
total_CMD = 234888 
util_bw = 62079 
Wasted_Col = 79402 
Wasted_Row = 8406 
Idle = 85001 

BW Util Bottlenecks: 
RCDc_limit = 81085 
RCDWRc_limit = 92323 
WTRc_limit = 50907 
RTWc_limit = 294034 
CCDLc_limit = 36836 
rwq = 0 
CCDLc_limit_alone = 18848 
WTRc_limit_alone = 46905 
RTWc_limit_alone = 280048 

Commands details: 
total_CMD = 234888 
n_nop = 139468 
Read = 28038 
Write = 0 
L2_Alloc = 0 
L2_WB = 34041 
n_act = 29498 
n_pre = 29482 
n_ref = 0 
n_req = 57668 
total_req = 62079 

Dual Bus Interface Util: 
issued_total_row = 58980 
issued_total_col = 62079 
Row_Bus_Util =  0.251098 
CoL_Bus_Util = 0.264292 
Either_Row_CoL_Bus_Util = 0.406236 
Issued_on_Two_Bus_Simul_Util = 0.109154 
issued_two_Eff = 0.268696 
queue_avg = 24.872940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8729
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=138786 n_act=29669 n_pre=29653 n_ref_event=0 n_req=58157 n_rd=28129 n_rd_L2_A=0 n_write=0 n_wr_bk=34603 bw_util=0.2671
n_activity=157505 dram_eff=0.3983
bk0: 1847a 133229i bk1: 1780a 132178i bk2: 1715a 133858i bk3: 1809a 131637i bk4: 1911a 128964i bk5: 1875a 130438i bk6: 1835a 129957i bk7: 1830a 130042i bk8: 1831a 129123i bk9: 1831a 130090i bk10: 1891a 129023i bk11: 1721a 131877i bk12: 1665a 136056i bk13: 1814a 134509i bk14: 1365a 151170i bk15: 1409a 150320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489846
Row_Buffer_Locality_read = 0.602332
Row_Buffer_Locality_write = 0.384474
Bank_Level_Parallism = 11.216949
Bank_Level_Parallism_Col = 5.988833
Bank_Level_Parallism_Ready = 2.376315
write_to_read_ratio_blp_rw_average = 0.600492
GrpLevelPara = 3.126981 

BW Util details:
bwutil = 0.267072 
total_CMD = 234888 
util_bw = 62732 
Wasted_Col = 78654 
Wasted_Row = 7843 
Idle = 85659 

BW Util Bottlenecks: 
RCDc_limit = 80331 
RCDWRc_limit = 92189 
WTRc_limit = 55913 
RTWc_limit = 283748 
CCDLc_limit = 36666 
rwq = 0 
CCDLc_limit_alone = 18816 
WTRc_limit_alone = 51407 
RTWc_limit_alone = 270404 

Commands details: 
total_CMD = 234888 
n_nop = 138786 
Read = 28129 
Write = 0 
L2_Alloc = 0 
L2_WB = 34603 
n_act = 29669 
n_pre = 29653 
n_ref = 0 
n_req = 58157 
total_req = 62732 

Dual Bus Interface Util: 
issued_total_row = 59322 
issued_total_col = 62732 
Row_Bus_Util =  0.252554 
CoL_Bus_Util = 0.267072 
Either_Row_CoL_Bus_Util = 0.409140 
Issued_on_Two_Bus_Simul_Util = 0.110487 
issued_two_Eff = 0.270046 
queue_avg = 25.065350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0653
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139166 n_act=29618 n_pre=29602 n_ref_event=0 n_req=58322 n_rd=28465 n_rd_L2_A=0 n_write=0 n_wr_bk=34319 bw_util=0.2673
n_activity=157180 dram_eff=0.3994
bk0: 1807a 129540i bk1: 1816a 129373i bk2: 1860a 129171i bk3: 1842a 129709i bk4: 1875a 128001i bk5: 1808a 131025i bk6: 1823a 129265i bk7: 1808a 130077i bk8: 1845a 126739i bk9: 1759a 131854i bk10: 1878a 128043i bk11: 1782a 130005i bk12: 1882a 132420i bk13: 1795a 131283i bk14: 1354a 150056i bk15: 1531a 146779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492164
Row_Buffer_Locality_read = 0.601721
Row_Buffer_Locality_write = 0.387715
Bank_Level_Parallism = 11.431496
Bank_Level_Parallism_Col = 6.173053
Bank_Level_Parallism_Ready = 2.432706
write_to_read_ratio_blp_rw_average = 0.605358
GrpLevelPara = 3.158956 

BW Util details:
bwutil = 0.267293 
total_CMD = 234888 
util_bw = 62784 
Wasted_Col = 77776 
Wasted_Row = 8431 
Idle = 85897 

BW Util Bottlenecks: 
RCDc_limit = 81095 
RCDWRc_limit = 91495 
WTRc_limit = 55062 
RTWc_limit = 295897 
CCDLc_limit = 37921 
rwq = 0 
CCDLc_limit_alone = 19114 
WTRc_limit_alone = 50454 
RTWc_limit_alone = 281698 

Commands details: 
total_CMD = 234888 
n_nop = 139166 
Read = 28465 
Write = 0 
L2_Alloc = 0 
L2_WB = 34319 
n_act = 29618 
n_pre = 29602 
n_ref = 0 
n_req = 58322 
total_req = 62784 

Dual Bus Interface Util: 
issued_total_row = 59220 
issued_total_col = 62784 
Row_Bus_Util =  0.252120 
CoL_Bus_Util = 0.267293 
Either_Row_CoL_Bus_Util = 0.407522 
Issued_on_Two_Bus_Simul_Util = 0.111892 
issued_two_Eff = 0.274566 
queue_avg = 26.989655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9897
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234888 n_nop=139638 n_act=29559 n_pre=29543 n_ref_event=0 n_req=57475 n_rd=27872 n_rd_L2_A=0 n_write=0 n_wr_bk=33869 bw_util=0.2629
n_activity=158117 dram_eff=0.3905
bk0: 1661a 134995i bk1: 1864a 132321i bk2: 1710a 132606i bk3: 1907a 129792i bk4: 1867a 131915i bk5: 1778a 132865i bk6: 1742a 129699i bk7: 1755a 133564i bk8: 1823a 131937i bk9: 1816a 129437i bk10: 1764a 133443i bk11: 1763a 130812i bk12: 1832a 131422i bk13: 1821a 133659i bk14: 1394a 155114i bk15: 1375a 154428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485707
Row_Buffer_Locality_read = 0.603150
Row_Buffer_Locality_write = 0.375131
Bank_Level_Parallism = 11.058606
Bank_Level_Parallism_Col = 5.918549
Bank_Level_Parallism_Ready = 2.371617
write_to_read_ratio_blp_rw_average = 0.602069
GrpLevelPara = 3.101377 

BW Util details:
bwutil = 0.262853 
total_CMD = 234888 
util_bw = 61741 
Wasted_Col = 79701 
Wasted_Row = 8457 
Idle = 84989 

BW Util Bottlenecks: 
RCDc_limit = 80468 
RCDWRc_limit = 94028 
WTRc_limit = 53334 
RTWc_limit = 284215 
CCDLc_limit = 36718 
rwq = 0 
CCDLc_limit_alone = 18784 
WTRc_limit_alone = 49133 
RTWc_limit_alone = 270482 

Commands details: 
total_CMD = 234888 
n_nop = 139638 
Read = 27872 
Write = 0 
L2_Alloc = 0 
L2_WB = 33869 
n_act = 29559 
n_pre = 29543 
n_ref = 0 
n_req = 57475 
total_req = 61741 

Dual Bus Interface Util: 
issued_total_row = 59102 
issued_total_col = 61741 
Row_Bus_Util =  0.251618 
CoL_Bus_Util = 0.262853 
Either_Row_CoL_Bus_Util = 0.405512 
Issued_on_Two_Bus_Simul_Util = 0.108958 
issued_two_Eff = 0.268693 
queue_avg = 24.225325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46900, Miss = 31729, Miss_rate = 0.677, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[1]: Access = 46716, Miss = 31528, Miss_rate = 0.675, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[2]: Access = 46508, Miss = 31473, Miss_rate = 0.677, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[3]: Access = 46637, Miss = 31734, Miss_rate = 0.680, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[4]: Access = 46842, Miss = 32022, Miss_rate = 0.684, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[5]: Access = 46333, Miss = 31159, Miss_rate = 0.673, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[6]: Access = 46737, Miss = 31835, Miss_rate = 0.681, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[7]: Access = 46784, Miss = 31851, Miss_rate = 0.681, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[8]: Access = 46107, Miss = 31334, Miss_rate = 0.680, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[9]: Access = 46643, Miss = 31619, Miss_rate = 0.678, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[10]: Access = 46657, Miss = 31772, Miss_rate = 0.681, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[11]: Access = 46778, Miss = 31770, Miss_rate = 0.679, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 46781, Miss = 31901, Miss_rate = 0.682, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[13]: Access = 46440, Miss = 31658, Miss_rate = 0.682, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[14]: Access = 46597, Miss = 31899, Miss_rate = 0.685, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[15]: Access = 46693, Miss = 31815, Miss_rate = 0.681, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[16]: Access = 46919, Miss = 31937, Miss_rate = 0.681, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[17]: Access = 46489, Miss = 31749, Miss_rate = 0.683, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[18]: Access = 46890, Miss = 31670, Miss_rate = 0.675, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[19]: Access = 46506, Miss = 31322, Miss_rate = 0.674, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[20]: Access = 46849, Miss = 31782, Miss_rate = 0.678, Pending_hits = 212, Reservation_fails = 162
L2_cache_bank[21]: Access = 46105, Miss = 31140, Miss_rate = 0.675, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[22]: Access = 46732, Miss = 31529, Miss_rate = 0.675, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[23]: Access = 46255, Miss = 31271, Miss_rate = 0.676, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[24]: Access = 46125, Miss = 31423, Miss_rate = 0.681, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[25]: Access = 47098, Miss = 31942, Miss_rate = 0.678, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[26]: Access = 47227, Miss = 32125, Miss_rate = 0.680, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[27]: Access = 46671, Miss = 31988, Miss_rate = 0.685, Pending_hits = 217, Reservation_fails = 11
L2_cache_bank[28]: Access = 46345, Miss = 31590, Miss_rate = 0.682, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[29]: Access = 46470, Miss = 31420, Miss_rate = 0.676, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[30]: Access = 46620, Miss = 31779, Miss_rate = 0.682, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[31]: Access = 46033, Miss = 31402, Miss_rate = 0.682, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[32]: Access = 47218, Miss = 32042, Miss_rate = 0.679, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[33]: Access = 47936, Miss = 33291, Miss_rate = 0.694, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[34]: Access = 46452, Miss = 31738, Miss_rate = 0.683, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[35]: Access = 47419, Miss = 32545, Miss_rate = 0.686, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[36]: Access = 46959, Miss = 31867, Miss_rate = 0.679, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[37]: Access = 48000, Miss = 33008, Miss_rate = 0.688, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[38]: Access = 46531, Miss = 31453, Miss_rate = 0.676, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[39]: Access = 50349, Miss = 35506, Miss_rate = 0.705, Pending_hits = 364, Reservation_fails = 848
L2_cache_bank[40]: Access = 47045, Miss = 31876, Miss_rate = 0.678, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[41]: Access = 46758, Miss = 32139, Miss_rate = 0.687, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[42]: Access = 46588, Miss = 31587, Miss_rate = 0.678, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[43]: Access = 46330, Miss = 31459, Miss_rate = 0.679, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[44]: Access = 46937, Miss = 31973, Miss_rate = 0.681, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[45]: Access = 47473, Miss = 32209, Miss_rate = 0.678, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[46]: Access = 46276, Miss = 31928, Miss_rate = 0.690, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[47]: Access = 47035, Miss = 31989, Miss_rate = 0.680, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[48]: Access = 46823, Miss = 31623, Miss_rate = 0.675, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[49]: Access = 46322, Miss = 31250, Miss_rate = 0.675, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[50]: Access = 46039, Miss = 31199, Miss_rate = 0.678, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[51]: Access = 47354, Miss = 32031, Miss_rate = 0.676, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[52]: Access = 46521, Miss = 31384, Miss_rate = 0.675, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[53]: Access = 46086, Miss = 30856, Miss_rate = 0.670, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[54]: Access = 45939, Miss = 31451, Miss_rate = 0.685, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[55]: Access = 46445, Miss = 31352, Miss_rate = 0.675, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[56]: Access = 46164, Miss = 31226, Miss_rate = 0.676, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[57]: Access = 47282, Miss = 32118, Miss_rate = 0.679, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[58]: Access = 46800, Miss = 31724, Miss_rate = 0.678, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[59]: Access = 47180, Miss = 32265, Miss_rate = 0.684, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[60]: Access = 46513, Miss = 31515, Miss_rate = 0.678, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[61]: Access = 47495, Miss = 32585, Miss_rate = 0.686, Pending_hits = 294, Reservation_fails = 29
L2_cache_bank[62]: Access = 46312, Miss = 31423, Miss_rate = 0.679, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[63]: Access = 46420, Miss = 31595, Miss_rate = 0.681, Pending_hits = 196, Reservation_fails = 0
L2_total_cache_accesses = 2992488
L2_total_cache_misses = 2035375
L2_total_cache_miss_rate = 0.6802
L2_total_cache_pending_hits = 12947
L2_total_cache_reservation_fails = 1050
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 938842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12935
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 427041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 472068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12935
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 5324
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 989282
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 146984
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1850886
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 1141602
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1050
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=1850886
icnt_total_pkts_simt_to_mem=2992489
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2855817
Req_Network_cycles = 399863
Req_Network_injected_packets_per_cycle =       7.1420 
Req_Network_conflicts_per_cycle =      13.2425
Req_Network_conflicts_per_cycle_util =      18.4112
Req_Bank_Level_Parallism =       9.9295
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      14.6347
Req_Network_out_buffer_full_per_cycle =       0.2235
Req_Network_out_buffer_avg_util =       5.9362

Reply_Network_injected_packets_num = 1850886
Reply_Network_cycles = 399863
Reply_Network_injected_packets_per_cycle =        4.6288
Reply_Network_conflicts_per_cycle =        0.3621
Reply_Network_conflicts_per_cycle_util =       0.5279
Reply_Bank_Level_Parallism =       6.7470
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0068
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0579
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 53 sec (5093 sec)
gpgpu_simulation_rate = 36143 (inst/sec)
gpgpu_simulation_rate = 78 (cycle/sec)
gpgpu_silicon_slowdown = 18551282x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 10382
gpu_sim_insn = 17314588
gpu_ipc =    1667.7507
gpu_tot_sim_cycle = 410245
gpu_tot_sim_insn = 201392478
gpu_tot_ipc =     490.9078
gpu_tot_issued_cta = 31264
gpu_occupancy = 82.8249% 
gpu_tot_occupancy = 52.9527% 
max_total_param_size = 0
gpu_stall_dramfull = 1139681
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0100
partiton_level_parallism_total  =       7.0374
partiton_level_parallism_util =       7.1023
partiton_level_parallism_util_total  =      10.0132
L2_BW  =     139.3758 GB/Sec
L2_BW_total  =     212.4351 GB/Sec
gpu_total_sim_rate=35784

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77726, Miss = 37817, Miss_rate = 0.487, Pending_hits = 392, Reservation_fails = 139
	L1D_cache_core[1]: Access = 81901, Miss = 40118, Miss_rate = 0.490, Pending_hits = 536, Reservation_fails = 321
	L1D_cache_core[2]: Access = 80529, Miss = 39492, Miss_rate = 0.490, Pending_hits = 565, Reservation_fails = 374
	L1D_cache_core[3]: Access = 82598, Miss = 40309, Miss_rate = 0.488, Pending_hits = 552, Reservation_fails = 225
	L1D_cache_core[4]: Access = 82706, Miss = 40634, Miss_rate = 0.491, Pending_hits = 603, Reservation_fails = 566
	L1D_cache_core[5]: Access = 76308, Miss = 37360, Miss_rate = 0.490, Pending_hits = 478, Reservation_fails = 307
	L1D_cache_core[6]: Access = 81667, Miss = 39710, Miss_rate = 0.486, Pending_hits = 479, Reservation_fails = 619
	L1D_cache_core[7]: Access = 73932, Miss = 36326, Miss_rate = 0.491, Pending_hits = 453, Reservation_fails = 307
	L1D_cache_core[8]: Access = 78336, Miss = 38399, Miss_rate = 0.490, Pending_hits = 426, Reservation_fails = 347
	L1D_cache_core[9]: Access = 81791, Miss = 39639, Miss_rate = 0.485, Pending_hits = 413, Reservation_fails = 319
	L1D_cache_core[10]: Access = 84289, Miss = 41394, Miss_rate = 0.491, Pending_hits = 638, Reservation_fails = 598
	L1D_cache_core[11]: Access = 83716, Miss = 40183, Miss_rate = 0.480, Pending_hits = 412, Reservation_fails = 300
	L1D_cache_core[12]: Access = 78495, Miss = 38534, Miss_rate = 0.491, Pending_hits = 564, Reservation_fails = 345
	L1D_cache_core[13]: Access = 79604, Miss = 39092, Miss_rate = 0.491, Pending_hits = 547, Reservation_fails = 251
	L1D_cache_core[14]: Access = 82688, Miss = 40543, Miss_rate = 0.490, Pending_hits = 538, Reservation_fails = 217
	L1D_cache_core[15]: Access = 82827, Miss = 41277, Miss_rate = 0.498, Pending_hits = 819, Reservation_fails = 464
	L1D_cache_core[16]: Access = 82245, Miss = 39909, Miss_rate = 0.485, Pending_hits = 406, Reservation_fails = 325
	L1D_cache_core[17]: Access = 82483, Miss = 40978, Miss_rate = 0.497, Pending_hits = 700, Reservation_fails = 401
	L1D_cache_core[18]: Access = 81772, Miss = 40112, Miss_rate = 0.491, Pending_hits = 574, Reservation_fails = 234
	L1D_cache_core[19]: Access = 81339, Miss = 39511, Miss_rate = 0.486, Pending_hits = 366, Reservation_fails = 276
	L1D_cache_core[20]: Access = 78725, Miss = 38431, Miss_rate = 0.488, Pending_hits = 404, Reservation_fails = 248
	L1D_cache_core[21]: Access = 80233, Miss = 39709, Miss_rate = 0.495, Pending_hits = 649, Reservation_fails = 395
	L1D_cache_core[22]: Access = 86448, Miss = 42200, Miss_rate = 0.488, Pending_hits = 662, Reservation_fails = 524
	L1D_cache_core[23]: Access = 85655, Miss = 41083, Miss_rate = 0.480, Pending_hits = 391, Reservation_fails = 243
	L1D_cache_core[24]: Access = 84060, Miss = 40665, Miss_rate = 0.484, Pending_hits = 519, Reservation_fails = 591
	L1D_cache_core[25]: Access = 84236, Miss = 40946, Miss_rate = 0.486, Pending_hits = 466, Reservation_fails = 336
	L1D_cache_core[26]: Access = 82380, Miss = 39717, Miss_rate = 0.482, Pending_hits = 401, Reservation_fails = 454
	L1D_cache_core[27]: Access = 84311, Miss = 40876, Miss_rate = 0.485, Pending_hits = 438, Reservation_fails = 471
	L1D_cache_core[28]: Access = 87221, Miss = 42196, Miss_rate = 0.484, Pending_hits = 505, Reservation_fails = 146
	L1D_cache_core[29]: Access = 83911, Miss = 40606, Miss_rate = 0.484, Pending_hits = 375, Reservation_fails = 295
	L1D_cache_core[30]: Access = 79980, Miss = 39058, Miss_rate = 0.488, Pending_hits = 438, Reservation_fails = 348
	L1D_cache_core[31]: Access = 83693, Miss = 40859, Miss_rate = 0.488, Pending_hits = 589, Reservation_fails = 480
	L1D_cache_core[32]: Access = 79111, Miss = 38658, Miss_rate = 0.489, Pending_hits = 462, Reservation_fails = 341
	L1D_cache_core[33]: Access = 84203, Miss = 41028, Miss_rate = 0.487, Pending_hits = 501, Reservation_fails = 344
	L1D_cache_core[34]: Access = 79633, Miss = 38754, Miss_rate = 0.487, Pending_hits = 373, Reservation_fails = 329
	L1D_cache_core[35]: Access = 84697, Miss = 40853, Miss_rate = 0.482, Pending_hits = 337, Reservation_fails = 396
	L1D_cache_core[36]: Access = 82350, Miss = 39561, Miss_rate = 0.480, Pending_hits = 359, Reservation_fails = 226
	L1D_cache_core[37]: Access = 79417, Miss = 38758, Miss_rate = 0.488, Pending_hits = 421, Reservation_fails = 159
	L1D_cache_core[38]: Access = 81749, Miss = 40056, Miss_rate = 0.490, Pending_hits = 486, Reservation_fails = 291
	L1D_cache_core[39]: Access = 79982, Miss = 38775, Miss_rate = 0.485, Pending_hits = 349, Reservation_fails = 217
	L1D_cache_core[40]: Access = 83611, Miss = 40325, Miss_rate = 0.482, Pending_hits = 384, Reservation_fails = 190
	L1D_cache_core[41]: Access = 80843, Miss = 39856, Miss_rate = 0.493, Pending_hits = 613, Reservation_fails = 526
	L1D_cache_core[42]: Access = 82896, Miss = 40963, Miss_rate = 0.494, Pending_hits = 594, Reservation_fails = 372
	L1D_cache_core[43]: Access = 80858, Miss = 39475, Miss_rate = 0.488, Pending_hits = 518, Reservation_fails = 282
	L1D_cache_core[44]: Access = 82083, Miss = 39704, Miss_rate = 0.484, Pending_hits = 458, Reservation_fails = 388
	L1D_cache_core[45]: Access = 79523, Miss = 39066, Miss_rate = 0.491, Pending_hits = 478, Reservation_fails = 144
	L1D_cache_core[46]: Access = 85280, Miss = 41347, Miss_rate = 0.485, Pending_hits = 508, Reservation_fails = 330
	L1D_cache_core[47]: Access = 86395, Miss = 41754, Miss_rate = 0.483, Pending_hits = 423, Reservation_fails = 348
	L1D_cache_core[48]: Access = 85033, Miss = 41083, Miss_rate = 0.483, Pending_hits = 412, Reservation_fails = 305
	L1D_cache_core[49]: Access = 79527, Miss = 38622, Miss_rate = 0.486, Pending_hits = 391, Reservation_fails = 135
	L1D_cache_core[50]: Access = 79747, Miss = 38968, Miss_rate = 0.489, Pending_hits = 437, Reservation_fails = 426
	L1D_cache_core[51]: Access = 80832, Miss = 39319, Miss_rate = 0.486, Pending_hits = 453, Reservation_fails = 386
	L1D_cache_core[52]: Access = 86259, Miss = 41800, Miss_rate = 0.485, Pending_hits = 502, Reservation_fails = 326
	L1D_cache_core[53]: Access = 78496, Miss = 38800, Miss_rate = 0.494, Pending_hits = 621, Reservation_fails = 430
	L1D_cache_core[54]: Access = 78476, Miss = 38897, Miss_rate = 0.496, Pending_hits = 609, Reservation_fails = 295
	L1D_cache_core[55]: Access = 86338, Miss = 41506, Miss_rate = 0.481, Pending_hits = 446, Reservation_fails = 240
	L1D_cache_core[56]: Access = 81803, Miss = 39840, Miss_rate = 0.487, Pending_hits = 541, Reservation_fails = 334
	L1D_cache_core[57]: Access = 80532, Miss = 39613, Miss_rate = 0.492, Pending_hits = 562, Reservation_fails = 194
	L1D_cache_core[58]: Access = 83975, Miss = 40865, Miss_rate = 0.487, Pending_hits = 471, Reservation_fails = 381
	L1D_cache_core[59]: Access = 79175, Miss = 39075, Miss_rate = 0.494, Pending_hits = 579, Reservation_fails = 415
	L1D_cache_core[60]: Access = 80129, Miss = 39106, Miss_rate = 0.488, Pending_hits = 453, Reservation_fails = 584
	L1D_cache_core[61]: Access = 85124, Miss = 41348, Miss_rate = 0.486, Pending_hits = 529, Reservation_fails = 381
	L1D_cache_core[62]: Access = 89223, Miss = 43172, Miss_rate = 0.484, Pending_hits = 538, Reservation_fails = 376
	L1D_cache_core[63]: Access = 84808, Miss = 41124, Miss_rate = 0.485, Pending_hits = 431, Reservation_fails = 524
	L1D_cache_core[64]: Access = 83470, Miss = 40528, Miss_rate = 0.486, Pending_hits = 477, Reservation_fails = 446
	L1D_cache_core[65]: Access = 81132, Miss = 40272, Miss_rate = 0.496, Pending_hits = 713, Reservation_fails = 389
	L1D_cache_core[66]: Access = 81061, Miss = 39766, Miss_rate = 0.491, Pending_hits = 555, Reservation_fails = 308
	L1D_cache_core[67]: Access = 85037, Miss = 41244, Miss_rate = 0.485, Pending_hits = 437, Reservation_fails = 566
	L1D_cache_core[68]: Access = 78100, Miss = 38494, Miss_rate = 0.493, Pending_hits = 619, Reservation_fails = 386
	L1D_cache_core[69]: Access = 79179, Miss = 38554, Miss_rate = 0.487, Pending_hits = 394, Reservation_fails = 383
	L1D_cache_core[70]: Access = 82978, Miss = 40717, Miss_rate = 0.491, Pending_hits = 571, Reservation_fails = 235
	L1D_cache_core[71]: Access = 85444, Miss = 41202, Miss_rate = 0.482, Pending_hits = 406, Reservation_fails = 467
	L1D_cache_core[72]: Access = 80918, Miss = 39526, Miss_rate = 0.488, Pending_hits = 444, Reservation_fails = 381
	L1D_cache_core[73]: Access = 81347, Miss = 39834, Miss_rate = 0.490, Pending_hits = 516, Reservation_fails = 315
	L1D_cache_core[74]: Access = 80666, Miss = 39360, Miss_rate = 0.488, Pending_hits = 461, Reservation_fails = 281
	L1D_cache_core[75]: Access = 81385, Miss = 39627, Miss_rate = 0.487, Pending_hits = 474, Reservation_fails = 481
	L1D_cache_core[76]: Access = 87805, Miss = 42375, Miss_rate = 0.483, Pending_hits = 472, Reservation_fails = 246
	L1D_cache_core[77]: Access = 88371, Miss = 42455, Miss_rate = 0.480, Pending_hits = 476, Reservation_fails = 407
	L1D_cache_core[78]: Access = 82163, Miss = 40431, Miss_rate = 0.492, Pending_hits = 553, Reservation_fails = 409
	L1D_cache_core[79]: Access = 84661, Miss = 40776, Miss_rate = 0.482, Pending_hits = 440, Reservation_fails = 458
	L1D_total_cache_accesses = 6573630
	L1D_total_cache_misses = 3204915
	L1D_total_cache_miss_rate = 0.4875
	L1D_total_cache_pending_hits = 39545
	L1D_total_cache_reservation_fails = 28239
	L1D_cache_data_port_util = 0.161
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2807495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1192511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 689625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39212
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 521675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1135354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4728843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1844787

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28092
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 147
ctas_completed 31264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3692, 3896, 3796, 3968, 3656, 3857, 3564, 3359, 3571, 3530, 3417, 3041, 3165, 3353, 3367, 3098, 3238, 3417, 3548, 3344, 3865, 3324, 4341, 3142, 3331, 3089, 3510, 3490, 3970, 2964, 3325, 3795, 3605, 4044, 2874, 3432, 3784, 3285, 3447, 3427, 2793, 3549, 3070, 3685, 3257, 3312, 3614, 3723, 3465, 3763, 3426, 3299, 3737, 3532, 3825, 3754, 3466, 3520, 3702, 3275, 3096, 3426, 3820, 3911, 
gpgpu_n_tot_thrd_icount = 201392478
gpgpu_n_tot_w_icount = 18210060
gpgpu_n_stall_shd_mem = 772484
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1882136
gpgpu_n_mem_write_global = 1004931
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20898296
gpgpu_n_store_insn = 4227712
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 738340
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6389571	W0_Idle:4009624	W0_Scoreboard:69941973	W1:4575716	W2:2306338	W3:1501861	W4:1091190	W5:721385	W6:430581	W7:232941	W8:109448	W9:53270	W10:32793	W11:33704	W12:49142	W13:63595	W14:74409	W15:74331	W16:64352	W17:48053	W18:32778	W19:19600	W20:9508	W21:5011	W22:2310	W23:1749	W24:2494	W25:4618	W26:7432	W27:10472	W28:12928	W29:14233	W30:19164	W31:29815	W32:5117667
single_issue_nums: WS0:4558654	WS1:4540869	WS2:4567713	WS3:4542824	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15057088 {8:1882136,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 44570744 {40:928971,72:35741,104:19726,136:20493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75285440 {40:1882136,}
maxmflatency = 8919 
max_icnt2mem_latency = 7334 
maxmrqlatency = 1558 
max_icnt2sh_latency = 27 
averagemflatency = 675 
avg_icnt2mem_latency = 355 
avg_mrq_latency = 172 
avg_icnt2sh_latency = 2 
mrq_lat_table:69514 	205590 	53153 	54999 	91128 	182592 	278537 	446429 	422297 	84880 	861 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	681201 	399299 	401607 	315820 	73872 	10328 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	195014 	327371 	78623 	1305846 	104200 	79991 	119850 	211899 	296418 	128917 	34258 	4680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1858685 	23045 	380 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	202 	208 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        68        64        67        64        66        65        64        65        67        68        66        66        64        41        43 
dram[1]:        68        66        65        67        64        64        64        65        64        64        65        71        64        66        41        40 
dram[2]:        69        68        66        65        70        64        64        69        67        64        64        64        69        66        44        43 
dram[3]:        67        68        64        64        64        64        66        66        65        64        65        64        66        71        45        40 
dram[4]:        66        65        71        64        64        67        66        64        64        68        64        67        68        64        44        42 
dram[5]:        68        68        65        67        64        66        66        68        66        66        64        64        66        67        42        44 
dram[6]:        65        66        67        65        67        64        67        64        64        64        64        65        66        64        45        41 
dram[7]:        68        65        64        64        65        65        64        68        69        67        65        64        72        64        41        47 
dram[8]:        66        67        64        66        64        66        64        64        68        64        64        64        64        64        41        44 
dram[9]:        69        66        65        65        65        64        64        64        64        65        68        64        64        66        46        43 
dram[10]:        66        65        65        64        64        64        64        66        67        64        67        65        66        67        43        44 
dram[11]:        66        71        70        66        64        67        69        70        66        65        65        64        66        70        40        40 
dram[12]:        70        67        67        66        64        64        64        64        64        66        66        70        64        72        40        42 
dram[13]:        68        67        65        64        64        66        67        64        65        65        69        66        71        64        42        42 
dram[14]:        65        66        64        65        64        64        64        69        65        64        64        65        64        64        41        42 
dram[15]:        67        66        67        64        66        64        65        68        65        67        68        66        67        68        41        40 
dram[16]:        67        68        64        64        64        68        64        65        65        64        70        64        65        65        42        42 
dram[17]:        64        66        66        67        65        66        72        64        65        64        64        66        64        64        40        42 
dram[18]:        64        72        64        65        64        64        64        67        66        64        67        65        65        70        48        40 
dram[19]:        66        64        65        66        64        68        65        64        65        66        68        65        64        66        48        41 
dram[20]:        66        67        68        64        64        68        64        64        64        67        64        67        64        66        52        41 
dram[21]:        65        68        64        66        66        68        64        64        68        66        66        71        69        64        48        43 
dram[22]:        67        67        64        64        64        64        67        64        64        66        64        64        65        64        45        41 
dram[23]:        67        64        64        67        64        64        65        67        68        66        64        66        67        65        44        40 
dram[24]:        72        66        64        66        66        69        65        67        67        68        64        70        66        64        41        40 
dram[25]:        67        65        66        66        64        68        68        65        66        64        64        64        68        68        41        44 
dram[26]:        67        68        65        66        64        64        65        64        65        66        64        64        68        64        45        41 
dram[27]:        67        65        65        64        66        66        64        64        64        64        64        64        65        64        40        40 
dram[28]:        69        68        64        64        67        64        64        66        66        66        66        68        64        66        42        41 
dram[29]:        66        65        65        66        66        64        66        66        64        66        64        64        67        69        40        43 
dram[30]:        65        67        64        64        65        66        65        67        64        66        65        65        66        65        45        41 
dram[31]:        67        66        65        65        65        67        65        64        65        64        64        67        65        64        41        44 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6475      6435      6849      6861      7200      7217      7591      7622      7964      7981 
dram[1]:      5351      5349      5564      7139      6017      6049      6483      6446      6825      6839      7179      7193      7569      7586      7944      7949 
dram[2]:      5349      5351      5535      5564      6029      7317      6463      6452      6854      6873      7198      7225      7562      7605      7966      7979 
dram[3]:      5351      5349      5564      5538      6023      6044      6478      6442      6830      6847      7179      7195      7559      7562      7945      7952 
dram[4]:      5349      5351      5535      5564      6027      6017      6439      6493      6858      6881      7191      7195      7571      7576      7947      7986 
dram[5]:      5351      5349      5564      5538      6023      6049      6452      6481      6834      6842      7914      7190      7569      7562      7944      8008 
dram[6]:      5349      5351      5535      5564      6032      6039      6432      6500      6854      6881      7198      7215      7574      7576      7945      7983 
dram[7]:      5351      5349      5564      5538      6020      6056      6459      6500      6827      6854      7179      7186      7544      7556      7940      7947 
dram[8]:      5837      5351      5535      5564      5981      6040      6483      6497      6856      6863      7179      7213      7561      7579      7971      7985 
dram[9]:      5351      5349      5564      5538      6010      6046      6461      6481      6839      6846      7166      7193      7574      7549      7944      7952 
dram[10]:      5349      5351      5535      5564      7148      6049      6481      6441      6863      6861      7191      7234      7581      7564      7962      7990 
dram[11]:      5351      5349      5564      5979      5989      6052      6456      6471      6839      6846      7173      7193      7554      7556      7942      7961 
dram[12]:      5349      5351      5563      5564      5989      6006      6441      6447      6858      6888      7191      7215      7564      7566      7964      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6447      6481      6842      6849      7164      7191      7567      7564      7944      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6449      6471      6856      6868      7181      7208      7561      7591      7966      7985 
dram[15]:      5351      5349      5564      5538      6012      6059      6493      6473      6835      7087      7162      7193      7552      7562      7944      7959 
dram[16]:      5349      5351      5535      6170      6015      6017      6490      6451      6861      6871      7205      7225      7532      7603      6549      7971 
dram[17]:      5351      5349      5564      5538      6022      6047      6466      6459      6837      6854      7181      7198      7545      7620      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6030      6459      6461      6859      6869      7208      7225      7557      7607      7954      7971 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6466      6841      6851      7191      7198      7539      7605      7935      7945 
dram[20]:      5349      5351      5535      5938      6010      6020      6473      6451      6851      6858      7205      7227      7559      7567      7935      7981 
dram[21]:      5351      5349      5564      5538      6023      6051      6466      6469      6837      6858      7188      7195      7554      7556      7933      7947 
dram[22]:      5349      5351      5535      5564      6015      6023      6473      6447      6844      6878      7205      7224      7544      7600      7959      7968 
dram[23]:      5351      5349      5564      5538      6023      6047      6454      6466      6839      6859      7190      7195      7525      7586      7930      7944 
dram[24]:      5349      5351      5632      5564      6035      6005      6449      6459      6861      6881      7200      7218      7544      7586      7964      7969 
dram[25]:      5351      5349      5564      5538      6020      6049      6461      6485      6846      6849      7183      7195      7527      7579      7932      7942 
dram[26]:      5349      5351      5535      5564      5981      6001      6464      6454      6842      6904      7203      7196      7556      7557      7968      7974 
dram[27]:      5351      5349      5564      5538      6006      6047      6466      6478      6842      6873      7193      7191      7544      7554      7942      7940 
dram[28]:      5349      5351      5535      5564      5991      6005      6434      6468      6861      6892      7200      7227      7554      7583      7959      7969 
dram[29]:      5351      7900      5564      5538      6013      6051      6449      6498      6842      6878      7181      7195      7544      7554      7937      7949 
dram[30]:      5349      6381      5535      5564      5993      6027      6456      6490      6861      6871      7200      7227      7545      7588      7954      7973 
dram[31]:      5351      5349      5564      5538      6010      6044      6464      6510      6842      6851      7184      7200      7525      7561      7937      7947 
average row accesses per activate:
dram[0]:  1.962174  2.036325  1.972311  2.024429  1.976519  1.997927  2.034632  2.042865  2.003663  2.053419  1.943476  1.972443  2.015838  1.993668  1.807120  1.823794 
dram[1]:  2.060911  2.053464  1.929052  1.998421  1.977095  1.975334  2.021335  1.933789  2.037364  2.063575  1.954333  1.999484  1.991713  1.973461  1.841472  1.824822 
dram[2]:  2.055266  2.046039  1.979277  2.027647  1.992130  2.022909  1.991530  2.005249  1.996776  1.991173  1.986294  2.004180  2.017348  1.975066  1.830531  1.877390 
dram[3]:  1.986918  2.012994  1.956545  2.019854  1.963421  2.005842  1.975013  2.066281  2.063332  2.058421  2.001063  1.998971  2.007499  2.016967  1.873973  1.882772 
dram[4]:  1.995855  2.015781  1.940235  2.047261  1.971189  1.990981  2.020855  2.045309  1.995238  2.027924  1.983667  1.927128  1.974590  1.977383  1.831395  1.812903 
dram[5]:  2.032854  2.034335  2.023232  1.948625  2.040945  1.944099  2.034265  1.982732  1.965997  2.071391  1.985938  1.989840  1.966938  2.008663  1.892328  1.819497 
dram[6]:  2.026535  2.017970  2.019670  2.031754  1.986437  1.979517  2.021175  2.018568  1.995281  2.000521  2.008386  2.033696  2.018378  2.013043  1.878505  1.853058 
dram[7]:  2.071504  2.045406  1.971688  2.027645  2.001560  2.056771  2.042089  2.012739  2.015528  2.055147  1.978768  1.937372  1.984293  1.978564  1.828905  1.898271 
dram[8]:  2.053804  2.071658  2.038339  2.038584  2.038046  2.027470  2.034254  1.986148  2.037056  2.008887  1.949584  1.975649  1.972874  1.966038  1.849774  1.824514 
dram[9]:  1.984475  1.997863  1.967674  2.022703  1.996320  1.994333  2.026233  1.982777  2.005179  2.045503  2.045455  1.908444  2.051962  1.958785  1.859696  1.880876 
dram[10]:  2.012896  2.055410  2.005263  2.019078  2.019282  2.009499  1.977571  2.011696  1.995261  2.053242  2.027633  1.973186  1.949917  2.001081  1.840731  1.829156 
dram[11]:  2.075491  2.029009  1.973433  1.976178  2.003725  2.018848  2.022114  1.993194  2.017003  2.029039  2.000000  1.966346  1.954814  1.987151  1.784868  1.852618 
dram[12]:  2.033708  2.082715  2.043684  2.002084  1.949447  2.006817  1.970772  1.977847  2.031721  2.012228  2.008273  1.976278  1.984222  2.014396  1.843586  1.815825 
dram[13]:  2.045213  2.074689  2.026370  2.040827  2.028542  2.042320  2.011117  2.015311  2.014788  2.019833  1.983719  1.963703  2.015435  1.981393  1.847826  1.897890 
dram[14]:  2.017058  1.955859  1.990281  1.969598  2.020207  1.961905  1.965789  2.075603  1.988571  1.969525  1.983333  2.002640  1.979560  2.005491  1.870695  1.844590 
dram[15]:  2.041045  2.013193  2.085900  1.993081  1.989594  2.025681  2.025228  1.992635  2.054497  2.053468  2.000000  1.956966  1.981808  1.969846  1.812000  1.868726 
dram[16]:  2.059555  2.027027  2.020801  1.981237  2.080761  2.055208  2.015167  2.013563  2.059834  2.037804  2.049180  2.042290  2.028192  1.979415  1.865373  1.868842 
dram[17]:  2.005694  2.065401  2.009963  1.992689  2.028542  2.026427  2.039453  2.046729  1.992835  2.002579  1.980983  2.035640  1.972133  2.014485  1.829476  1.817282 
dram[18]:  2.001045  1.983847  2.037493  2.012671  2.027097  2.051803  2.016641  1.987768  2.024628  2.057292  2.055151  1.996878  2.010911  1.996797  1.811309  1.802407 
dram[19]:  1.985565  1.955721  1.984443  2.065132  2.024366  2.009886  2.029955  2.024043  1.983607  2.044423  2.005528  2.005547  1.964014  2.033062  1.768739  1.727006 
dram[20]:  2.002583  2.027676  2.054330  2.002608  2.022976  2.024292  2.062794  1.973712  1.986189  2.041774  1.932733  1.970482  1.948913  2.044985  1.831875  1.858395 
dram[21]:  2.036221  1.984872  2.013242  2.007228  2.035560  1.976587  1.994422  1.970915  2.003721  2.002128  1.968108  2.011690  1.956103  1.983134  1.849901  1.839897 
dram[22]:  2.052231  2.034796  1.993226  1.973286  1.970803  2.049014  2.112101  1.984200  2.025441  2.016469  2.025393  1.995305  2.013815  1.955319  1.802500  1.844181 
dram[23]:  2.032822  2.002053  2.018028  2.010915  2.021838  1.977237  1.971104  2.035144  2.063180  2.057903  2.003634  1.984769  1.983974  1.977074  1.812306  1.845124 
dram[24]:  1.986523  1.998923  1.965368  1.985232  2.076676  2.018789  2.006781  2.000000  2.020074  2.039979  1.953205  1.985177  1.984442  2.026082  1.858579  1.829941 
dram[25]:  2.058824  1.998919  1.941992  1.998433  1.991160  2.005225  2.036316  1.979814  2.033315  2.013256  1.931889  2.007788  2.051032  1.993524  1.849279  1.829605 
dram[26]:  2.009072  2.022305  1.927984  2.004886  1.974332  1.913593  1.953174  1.959052  1.968314  1.973333  1.974068  2.023711  1.954280  2.000548  1.815181  1.856566 
dram[27]:  2.015991  2.023026  2.013771  1.993614  2.030623  1.949511  2.007559  2.064780  2.025789  2.014210  2.011665  1.996793  2.042071  1.978130  1.819683  1.856852 
dram[28]:  2.033737  2.052128  1.994805  1.963806  1.954737  2.004158  2.033457  2.009194  2.073234  2.000515  1.964267  1.962808  1.936813  2.010718  1.851804  1.861953 
dram[29]:  2.017829  2.048794  2.008039  2.035922  1.994877  2.034465  2.020197  1.979381  2.002568  2.000519  2.030617  1.985592  1.956074  2.023118  1.829015  1.803515 
dram[30]:  2.047992  2.030239  2.021661  2.047096  2.055352  1.985114  1.981856  2.004217  2.000511  1.996835  2.046899  1.991507  2.041215  1.994099  1.820496  1.845533 
dram[31]:  2.012419  2.013472  1.960443  2.005595  2.000515  1.991005  1.929497  2.028986  2.010074  1.988583  1.962924  1.958614  2.005238  1.995754  1.876351  1.776238 
average row locality = 1889980/950276 = 1.988875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1746      1817      1774      1822      1920      1855      1810      1881      1900      1916      1863      1834      1868      1857      1423      1478 
dram[1]:      1894      1723      1807      1838      1840      1883      1782      1751      1955      1940      1876      1947      1720      1886      1414      1467 
dram[2]:      1927      1846      1812      1940      1856      1873      1837      1888      1787      1913      1847      1860      1786      1881      1392      1462 
dram[3]:      1865      1902      1784      1932      1800      1857      1896      1976      1914      1920      1797      1945      1854      1889      1345      1524 
dram[4]:      1880      1811      1791      1811      1853      1788      1929      1916      1862      1865      1786      1767      1819      1814      1426      1442 
dram[5]:      1928      1827      1947      1786      1902      1789      1962      1841      1865      1980      1756      1769      1764      1817      1506      1488 
dram[6]:      1911      1923      1880      1718      1913      1818      1860      1865      1982      1889      1922      1904      1847      1868      1468      1456 
dram[7]:      1946      1892      1782      1887      1902      1982      1889      1857      1945      1935      1916      1894      1849      1800      1429      1522 
dram[8]:      1852      1890      1885      1879      2012      1900      1978      1809      1954      1908      1871      1831      1916      1787      1453      1404 
dram[9]:      1812      1793      1765      1820      1872      1896      1948      1756      1899      1852      1860      1861      1882      1770      1434      1540 
dram[10]:      1814      1938      1774      1867      1848      1850      1737      1889      1872      1931      1950      1802      1672      1846      1392      1479 
dram[11]:      1975      1741      1808      1862      1895      1858      1839      1875      1887      1925      1864      1726      1798      1731      1402      1484 
dram[12]:      1848      1904      1866      1826      1804      1967      1823      1874      1884      1890      1906      1823      1781      1792      1460      1390 
dram[13]:      1843      1945      1869      1890      1955      1866      1852      1832      1990      1883      1809      1807      1778      1833      1387      1429 
dram[14]:      1824      1792      1867      1750      1944      1891      1766      1803      1876      1840      1738      1843      1838      1789      1516      1509 
dram[15]:      1887      1872      1879      1771      1876      1902      1883      1831      1919      1921      1838      1783      1821      1773      1376      1555 
dram[16]:      1951      1927      1896      1925      1980      1918      1919      1909      1924      1964      1889      1950      1876      1814      1640      1528 
dram[17]:      1903      1875      1904      1822      2034      1881      1912      1918      1979      1848      1800      1919      1842      1794      1596      1408 
dram[18]:      1898      1927      1937      1894      1934      2024      1924      1879      1853      1965      1950      1850      1770      1848      1545      1538 
dram[19]:      1941      1918      2065      2169      2017      2050      2057      2016      2031      2134      2006      1975      2006      2058      1607      1526 
dram[20]:      1897      1909      1878      1863      1832      2031      1962      1809      1918      1956      1761      1883      1724      1939      1505      1428 
dram[21]:      1892      1896      1861      1885      1816      1940      1915      1754      1869      1862      1739      1840      1677      1782      1481      1505 
dram[22]:      1834      1796      1834      1905      1842      1830      2030      1846      1949      1949      1974      1942      1929      1844      1495      1476 
dram[23]:      1872      1898      1805      1933      2018      1793      1875      1854      2037      1915      1937      1822      1846      1760      1571      1461 
dram[24]:      1807      1754      1741      1842      1914      1891      1889      1755      1983      1883      1827      1807      1793      1785      1429      1410 
dram[25]:      1828      1778      1829      1872      1883      1846      1920      1866      1888      1878      1830      1873      1826      1813      1445      1436 
dram[26]:      1782      1800      1777      1728      1873      1733      1846      1755      1774      1747      1709      1965      1823      1751      1382      1408 
dram[27]:      1900      1738      1857      1832      1835      1855      1793      1879      1917      1902      1815      1795      1822      1773      1527      1468 
dram[28]:      1923      1904      1845      1875      1781      1952      1837      1774      1962      1934      1853      1818      1730      1824      1486      1516 
dram[29]:      1911      1844      1779      1873      1975      1939      1899      1894      1895      1895      1955      1785      1729      1878      1405      1449 
dram[30]:      1871      1880      1924      1906      1939      1872      1887      1872      1909      1823      1942      1846      1946      1859      1394      1571 
dram[31]:      1725      1928      1774      1971      1931      1842      1806      1819      1887      1880      1828      1827      1896      1885      1434      1415 
total dram reads = 930359
bank skew: 2169/1345 = 1.61
chip skew: 31576/27853 = 1.13
number of total write accesses:
dram[0]:      2254      2322      2277      2328      2262      2336      2250      2353      2195      2224      2102      2196      2041      2188      1537      1520 
dram[1]:      2330      2390      2263      2258      2238      2272      2249      2177      2272      2300      2183      2204      2150      2112      1493      1512 
dram[2]:      2349      2288      2192      2269      2256      2196      2209      2251      2252      2185      2189      2269      2077      2129      1502      1569 
dram[3]:      2223      2268      2208      2234      2301      2213      2175      2228      2261      2293      2247      2237      2191      2169      1564      1573 
dram[4]:      2261      2366      2069      2341      2257      2284      2197      2206      2250      2289      2240      2065      2215      2142      1590      1561 
dram[5]:      2344      2306      2268      2220      2296      2285      2141      2218      2236      2333      2174      2222      2196      2140      1573      1585 
dram[6]:      2326      2188      2232      2352      2193      2248      2258      2224      2061      2274      2194      2320      2205      2149      1534      1493 
dram[7]:      2323      2242      2247      2191      2243      2275      2170      2197      2243      2239      2157      2158      2236      2180      1605      1496 
dram[8]:      2265      2322      2252      2309      2236      2248      2279      2210      2242      2205      2167      2201      2149      2135      1610      1465 
dram[9]:      2232      2265      2234      2215      2195      2282      2163      2233      2249      2297      2207      2169      2248      2092      1534      1574 
dram[10]:      2256      2314      2340      2228      2179      2251      2184      2218      2180      2262      2232      2229      2167      2133      1610      1435 
dram[11]:      2364      2264      2201      2162      2159      2340      2202      2236      2188      2206      2252      2229      2104      2110      1486      1555 
dram[12]:      2264      2384      2352      2381      2173      2134      2225      2291      2340      2191      2266      2222      2112      2125      1520      1481 
dram[13]:      2308      2380      2379      2351      2257      2382      2243      2274      2242      2282      2286      2167      2153      2218      1618      1522 
dram[14]:      2269      2214      2300      2171      2255      2090      2256      2388      2255      2280      2254      2231      2194      2186      1554      1446 
dram[15]:      2232      2318      2315      2326      2217      2242      2181      2205      2245      2253      2307      2077      2168      2086      1504      1531 
dram[16]:      2368      2347      2299      2295      2409      2343      2220      2254      2371      2211      2301      2324      2240      2086      1638      1563 
dram[17]:      2293      2435      2238      2275      2232      2266      2257      2334      2175      2342      2202      2251      2131      2243      1588      1530 
dram[18]:      2216      2336      2326      2417      2263      2340      2256      2307      2397      2286      2316      2281      2165      2160      1583      1468 
dram[19]:      2318      2304      2279      2331      2429      2301      2284      2433      2261      2295      2244      2285      2170      2205      1626      1619 
dram[20]:      2283      2282      2235      2269      2357      2290      2283      2203      2270      2283      2178      2212      2110      2296      1585      1547 
dram[21]:      2277      2224      2220      2319      2249      2137      2341      2237      2160      2172      2215      2254      2296      2152      1506      1520 
dram[22]:      2249      2347      2346      2267      2211      2351      2318      2323      2242      2174      2295      2171      2151      2118      1583      1506 
dram[23]:      2299      2285      2345      2229      2216      2210      2224      2263      2226      2391      2152      2232      2135      2144      1496      1608 
dram[24]:      2202      2266      2204      2243      2278      2292      2263      2261      2109      2204      2295      2275      2150      2130      1523      1595 
dram[25]:      2299      2202      2279      2258      2247      2300      2276      2202      2158      2202      2166      2307      2251      2163      1540      1508 
dram[26]:      2273      2323      2266      2305      2191      2188      2228      2178      2173      2264      2253      2234      2154      2218      1548      1509 
dram[27]:      2144      2278      2272      2202      2330      2202      2248      2172      2162      2171      2233      2220      2286      2143      1520      1407 
dram[28]:      2264      2243      2311      2197      2248      2221      2274      2253      2364      2225      2218      2209      2066      2237      1559      1365 
dram[29]:      2260      2283      2307      2321      2208      2332      2312      2297      2277      2231      2214      2244      2156      2148      1608      1622 
dram[30]:      2365      2248      2361      2319      2318      2142      2220      2224      2330      2274      2264      2171      2061      2154      1544      1570 
dram[31]:      2292      2267      2231      2275      2260      2239      2191      2262      2167      2260      2195      2216      2160      2149      1511      1410 
total dram writes = 1102809
bank skew: 2435/1365 = 1.78
chip skew: 35384/33990 = 1.04
average mf latency per bank:
dram[0]:        547       571       537       544       540       551       533       556       556       565       557       576       559       554       549       549
dram[1]:        579       546       554       572       533       548       538       528       556       533       555       557       545       562       576       581
dram[2]:        637       638       665       667       624       658       631       634       630       626       628       630       639       630       649       627
dram[3]:        632       631       636       631       591       606       610       643       607       610       606       620       582       617       625       623
dram[4]:        552       549       579       542       531       545       553       537       549       525       543       566       542       561       542       530
dram[5]:        543       567       560       556       555       538       574       547       551       554       565       579       535       562       576       546
dram[6]:        575       591       598       570       569       558       560       552       588       558       577       603       551       566       575       582
dram[7]:        631       640       645       662       645       662       645       641       636       622       649       628       589       593       612       636
dram[8]:        654       652       652       674       670       631       646       644       648       633       653       656       630       625       620       653
dram[9]:        571       561       554       547       558       535       563       533       534       544       569       556       552       566       539       564
dram[10]:        553       559       560       585       561       559       558       550       554       571       562       562       558       578       567       586
dram[11]:        553       577       572       589       562       539       542       557       560       545       566       548       560       563       573       568
dram[12]:        565       557       570       565       554       562       554       551       546       564       542       548       562       575       529       582
dram[13]:        611       582       596       581       583       576       571       560       561       551       553       577       571       579       541       581
dram[14]:        541       537       537       536       527       532       514       513       510       500       533       554       511       538       530       553
dram[15]:        586       547       550       563       572       573       553       550       559       548       542       557       566       565       563       574
dram[16]:        792       797       814       807       782       788       802       798       743       784       782       792       770       812       827       820
dram[17]:        593       587       606       606       589       586       615       593       617       575       601       597       593       569       601       594
dram[18]:        596       568       609       581       594       579       572       556       577       606       587       575       567       603       607       590
dram[19]:       1504      1426      1528      1548      1478      1525      1489      1495      1540      1490      1564      1560      1524      1618      1760      1402
dram[20]:        595       600       626       637       575       605       593       593       593       605       602       638       579       585       619       599
dram[21]:        547       546       562       564       538       565       530       541       552       564       560       556       519       547       532       553
dram[22]:        619       615       637       666       618       611       636       605       626       641       634       625       627       620       621       625
dram[23]:        582       579       578       616       571       560       570       561       586       581       589       553       581       563       591       551
dram[24]:        558       543       549       573       538       558       533       533       556       543       546       553       536       543       564       517
dram[25]:        584       588       576       596       575       555       581       573       592       573       577       561       559       577       570       583
dram[26]:        515       528       520       530       552       519       529       516       551       514       520       553       542       541       533       535
dram[27]:        616       578       605       601       586       594       567       600       621       596       594       590       571       571       606       629
dram[28]:        568       585       551       577       515       558       542       540       563       572       557       561       562       549       557       592
dram[29]:        606       606       597       623       607       583       587       595       582       597       604       583       571       603       571       572
dram[30]:        856       889       897       895       871       915       938       930       888       858       882       904       934       895       875       883
dram[31]:        524       545       541       575       539       534       549       531       561       539       568       545       571       559       556       576
maximum mf latency per bank:
dram[0]:       3566      3859      3809      3580      3601      3619      3419      3537      3459      3660      3427      3381      3710      3620      3399      3526
dram[1]:       3484      3958      3817      3552      3625      3540      3429      3439      3331      3559      3692      3549      3816      3573      3212      3712
dram[2]:       3680      3212      3815      4052      3453      3329      3403      3273      3986      3238      3655      3666      3321      3594      3950      3677
dram[3]:       3440      3225      3165      3888      3317      3646      3467      3164      3407      3471      3610      3573      3552      3610      3035      3488
dram[4]:       3539      3633      3503      4053      3358      4022      3644      3815      3531      3424      3682      3834      3909      4454      3919      3488
dram[5]:       3005      3682      3680      3340      3447      3952      3240      3164      3610      3725      3109      3547      3613      3723      3234      3571
dram[6]:       3529      3619      3819      3563      3405      3946      3861      3510      3513      3722      3546      3722      3666      3750      4057      3410
dram[7]:       3963      3674      3657      4053      4124      3495      3673      3610      3462      3534      3741      3396      3802      3569      3532      3637
dram[8]:       3546      4251      3681      4555      3447      3395      3476      3617      3786      3717      3633      3755      3518      3722      3429      3528
dram[9]:       3699      3728      3786      3192      3923      3510      3544      3210      3217      3244      3322      4362      3175      3489      3746      3907
dram[10]:       3035      4278      3068      4471      3656      3719      3417      3804      3658      3161      4192      3242      3044      4453      3356      4113
dram[11]:       3112      4486      3879      3257      3563      3495      3438      3415      3506      3260      3529      3589      3612      3512      3735      3311
dram[12]:       3554      3587      3525      3953      4001      4341      4140      3388      3292      3569      3948      3772      3426      3318      3415      3377
dram[13]:       3939      3711      4736      3727      3548      3660      3557      3590      3986      3237      3872      4379      3397      3669      3633      3415
dram[14]:       3458      4402      3252      3550      3597      3681      3161      3444      3387      3170      4523      3317      3859      3121      3427      3336
dram[15]:       4046      3831      3886      3567      3249      3351      3465      3232      4052      3252      3507      3565      3738      3381      3527      3280
dram[16]:       3709      3614      3516      3743      4074      3678      4376      3987      3583      3642      4196      4193      3659      3422      3618      3614
dram[17]:       3394      3700      3565      3446      3659      3694      3740      4080      3497      3562      3730      3635      3701      3354      3556      3614
dram[18]:       3900      3380      4454      4720      3315      3722      3182      3293      3549      3427      3645      3303      3618      3649      3582      4126
dram[19]:       7910      7978      8837      8871      7825      7899      8186      7814      8179      7629      8345      7876      7892      8919      7751      8076
dram[20]:       4347      3472      3323      3635      3706      3527      3415      3402      3651      3356      3670      3775      3699      3384      3811      3485
dram[21]:       4013      3509      3886      3457      3870      3861      3366      3020      3502      3262      3566      3656      3484      3390      3187      3398
dram[22]:       3999      3395      3321      3698      3570      3333      4032      3280      3459      3870      3568      3955      3665      3582      3245      4253
dram[23]:       4196      3598      3478      3739      3652      4209      3311      3160      3328      3204      3367      3600      3961      4777      3445      3460
dram[24]:       3919      3632      3896      4367      3400      4165      3368      3367      3534      3719      3588      3819      3546      3496      3460      3200
dram[25]:       3380      3851      3366      3595      3295      3457      3283      3837      3846      3541      3591      3499      3594      3365      4302      3709
dram[26]:       3829      3684      3803      4128      3614      3041      3175      3298      3584      2770      3600      3547      3246      3113      3517      3592
dram[27]:       4258      3760      3265      3468      3415      3567      3115      3286      3717      3535      3550      3587      4139      3879      3730      3405
dram[28]:       3449      3687      3492      3700      3574      3045      3634      3854      3694      3329      3487      3575      3496      3519      3301      3535
dram[29]:       3509      3421      3182      3847      3260      4068      3474      3301      3600      3557      3367      3306      3371      3469      3870      3075
dram[30]:       4435      4677      5095      4471      4963      4902      4823      4870      4520      4572      4669      5637      4677      4943      4514      4589
dram[31]:       3984      3461      3685      4052      3403      3540      3601      3566      3587      3415      4314      3274      3470      3665      3439      3445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144473 n_act=29549 n_pre=29533 n_ref_event=0 n_req=58578 n_rd=28764 n_rd_L2_A=0 n_write=0 n_wr_bk=34385 bw_util=0.262
n_activity=159664 dram_eff=0.3955
bk0: 1746a 138844i bk1: 1817a 138383i bk2: 1774a 138841i bk3: 1822a 136638i bk4: 1920a 135190i bk5: 1855a 136096i bk6: 1810a 140347i bk7: 1881a 137175i bk8: 1900a 138329i bk9: 1916a 137175i bk10: 1863a 140188i bk11: 1834a 136977i bk12: 1868a 142066i bk13: 1857a 138555i bk14: 1423a 158416i bk15: 1478a 156488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495561
Row_Buffer_Locality_read = 0.619420
Row_Buffer_Locality_write = 0.376065
Bank_Level_Parallism = 11.001665
Bank_Level_Parallism_Col = 5.911331
Bank_Level_Parallism_Ready = 2.354748
write_to_read_ratio_blp_rw_average = 0.609460
GrpLevelPara = 3.103987 

BW Util details:
bwutil = 0.262043 
total_CMD = 240987 
util_bw = 63149 
Wasted_Col = 80034 
Wasted_Row = 8127 
Idle = 89677 

BW Util Bottlenecks: 
RCDc_limit = 79015 
RCDWRc_limit = 94113 
WTRc_limit = 52759 
RTWc_limit = 289332 
CCDLc_limit = 37369 
rwq = 0 
CCDLc_limit_alone = 19042 
WTRc_limit_alone = 48437 
RTWc_limit_alone = 275327 

Commands details: 
total_CMD = 240987 
n_nop = 144473 
Read = 28764 
Write = 0 
L2_Alloc = 0 
L2_WB = 34385 
n_act = 29549 
n_pre = 29533 
n_ref = 0 
n_req = 58578 
total_req = 63149 

Dual Bus Interface Util: 
issued_total_row = 59082 
issued_total_col = 63149 
Row_Bus_Util =  0.245167 
CoL_Bus_Util = 0.262043 
Either_Row_CoL_Bus_Util = 0.400495 
Issued_on_Two_Bus_Simul_Util = 0.106715 
issued_two_Eff = 0.266459 
queue_avg = 23.749884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144151 n_act=29596 n_pre=29580 n_ref_event=0 n_req=58618 n_rd=28723 n_rd_L2_A=0 n_write=0 n_wr_bk=34403 bw_util=0.2619
n_activity=160594 dram_eff=0.3931
bk0: 1894a 138398i bk1: 1723a 139205i bk2: 1807a 138059i bk3: 1838a 138567i bk4: 1840a 136786i bk5: 1883a 135369i bk6: 1782a 140045i bk7: 1751a 138412i bk8: 1955a 136932i bk9: 1940a 136179i bk10: 1876a 137422i bk11: 1947a 135441i bk12: 1720a 142146i bk13: 1886a 140568i bk14: 1414a 160928i bk15: 1467a 158218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495104
Row_Buffer_Locality_read = 0.618076
Row_Buffer_Locality_write = 0.376953
Bank_Level_Parallism = 10.890981
Bank_Level_Parallism_Col = 5.870635
Bank_Level_Parallism_Ready = 2.341618
write_to_read_ratio_blp_rw_average = 0.609518
GrpLevelPara = 3.092919 

BW Util details:
bwutil = 0.261948 
total_CMD = 240987 
util_bw = 63126 
Wasted_Col = 81049 
Wasted_Row = 8404 
Idle = 88408 

BW Util Bottlenecks: 
RCDc_limit = 79905 
RCDWRc_limit = 94399 
WTRc_limit = 53164 
RTWc_limit = 290745 
CCDLc_limit = 36940 
rwq = 0 
CCDLc_limit_alone = 18799 
WTRc_limit_alone = 48956 
RTWc_limit_alone = 276812 

Commands details: 
total_CMD = 240987 
n_nop = 144151 
Read = 28723 
Write = 0 
L2_Alloc = 0 
L2_WB = 34403 
n_act = 29596 
n_pre = 29580 
n_ref = 0 
n_req = 58618 
total_req = 63126 

Dual Bus Interface Util: 
issued_total_row = 59176 
issued_total_col = 63126 
Row_Bus_Util =  0.245557 
CoL_Bus_Util = 0.261948 
Either_Row_CoL_Bus_Util = 0.401831 
Issued_on_Two_Bus_Simul_Util = 0.105674 
issued_two_Eff = 0.262981 
queue_avg = 23.541067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5411
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144472 n_act=29436 n_pre=29420 n_ref_event=0 n_req=58605 n_rd=28907 n_rd_L2_A=0 n_write=0 n_wr_bk=34182 bw_util=0.2618
n_activity=160086 dram_eff=0.3941
bk0: 1927a 135489i bk1: 1846a 137612i bk2: 1812a 139390i bk3: 1940a 136056i bk4: 1856a 137031i bk5: 1873a 137706i bk6: 1837a 137374i bk7: 1888a 135289i bk8: 1787a 138434i bk9: 1913a 136640i bk10: 1847a 137064i bk11: 1860a 135128i bk12: 1786a 140838i bk13: 1881a 139745i bk14: 1392a 160803i bk15: 1462a 156554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497722
Row_Buffer_Locality_read = 0.617670
Row_Buffer_Locality_write = 0.380968
Bank_Level_Parallism = 11.029808
Bank_Level_Parallism_Col = 5.982171
Bank_Level_Parallism_Ready = 2.387754
write_to_read_ratio_blp_rw_average = 0.610809
GrpLevelPara = 3.113576 

BW Util details:
bwutil = 0.261794 
total_CMD = 240987 
util_bw = 63089 
Wasted_Col = 80501 
Wasted_Row = 8112 
Idle = 89285 

BW Util Bottlenecks: 
RCDc_limit = 80429 
RCDWRc_limit = 93425 
WTRc_limit = 53421 
RTWc_limit = 296338 
CCDLc_limit = 38018 
rwq = 0 
CCDLc_limit_alone = 19040 
WTRc_limit_alone = 49036 
RTWc_limit_alone = 281745 

Commands details: 
total_CMD = 240987 
n_nop = 144472 
Read = 28907 
Write = 0 
L2_Alloc = 0 
L2_WB = 34182 
n_act = 29436 
n_pre = 29420 
n_ref = 0 
n_req = 58605 
total_req = 63089 

Dual Bus Interface Util: 
issued_total_row = 58856 
issued_total_col = 63089 
Row_Bus_Util =  0.244229 
CoL_Bus_Util = 0.261794 
Either_Row_CoL_Bus_Util = 0.400499 
Issued_on_Two_Bus_Simul_Util = 0.105524 
issued_two_Eff = 0.263482 
queue_avg = 24.227320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2273
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=143983 n_act=29666 n_pre=29650 n_ref_event=0 n_req=59216 n_rd=29200 n_rd_L2_A=0 n_write=0 n_wr_bk=34385 bw_util=0.2639
n_activity=160453 dram_eff=0.3963
bk0: 1865a 137999i bk1: 1902a 136485i bk2: 1784a 138043i bk3: 1932a 138308i bk4: 1800a 133842i bk5: 1857a 137535i bk6: 1896a 137633i bk7: 1976a 137844i bk8: 1914a 139111i bk9: 1920a 136553i bk10: 1797a 136638i bk11: 1945a 133951i bk12: 1854a 138054i bk13: 1889a 136912i bk14: 1345a 160386i bk15: 1524a 155865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499021
Row_Buffer_Locality_read = 0.620582
Row_Buffer_Locality_write = 0.380764
Bank_Level_Parallism = 11.073712
Bank_Level_Parallism_Col = 5.941833
Bank_Level_Parallism_Ready = 2.343005
write_to_read_ratio_blp_rw_average = 0.606131
GrpLevelPara = 3.116979 

BW Util details:
bwutil = 0.263852 
total_CMD = 240987 
util_bw = 63585 
Wasted_Col = 79841 
Wasted_Row = 8271 
Idle = 89290 

BW Util Bottlenecks: 
RCDc_limit = 79820 
RCDWRc_limit = 92953 
WTRc_limit = 55224 
RTWc_limit = 286138 
CCDLc_limit = 38078 
rwq = 0 
CCDLc_limit_alone = 19504 
WTRc_limit_alone = 50659 
RTWc_limit_alone = 272129 

Commands details: 
total_CMD = 240987 
n_nop = 143983 
Read = 29200 
Write = 0 
L2_Alloc = 0 
L2_WB = 34385 
n_act = 29666 
n_pre = 29650 
n_ref = 0 
n_req = 59216 
total_req = 63585 

Dual Bus Interface Util: 
issued_total_row = 59316 
issued_total_col = 63585 
Row_Bus_Util =  0.246138 
CoL_Bus_Util = 0.263852 
Either_Row_CoL_Bus_Util = 0.402528 
Issued_on_Two_Bus_Simul_Util = 0.107462 
issued_two_Eff = 0.266968 
queue_avg = 24.692606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6926
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144546 n_act=29565 n_pre=29549 n_ref_event=0 n_req=58416 n_rd=28560 n_rd_L2_A=0 n_write=0 n_wr_bk=34333 bw_util=0.261
n_activity=159707 dram_eff=0.3938
bk0: 1880a 138556i bk1: 1811a 139296i bk2: 1791a 141038i bk3: 1811a 139574i bk4: 1853a 139401i bk5: 1788a 137941i bk6: 1929a 138829i bk7: 1916a 139968i bk8: 1862a 137555i bk9: 1865a 138157i bk10: 1786a 138585i bk11: 1767a 141288i bk12: 1819a 139891i bk13: 1814a 142070i bk14: 1426a 156297i bk15: 1442a 157955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493889
Row_Buffer_Locality_read = 0.618803
Row_Buffer_Locality_write = 0.374397
Bank_Level_Parallism = 10.851974
Bank_Level_Parallism_Col = 5.812624
Bank_Level_Parallism_Ready = 2.324631
write_to_read_ratio_blp_rw_average = 0.604922
GrpLevelPara = 3.083531 

BW Util details:
bwutil = 0.260981 
total_CMD = 240987 
util_bw = 62893 
Wasted_Col = 80738 
Wasted_Row = 8213 
Idle = 89143 

BW Util Bottlenecks: 
RCDc_limit = 78917 
RCDWRc_limit = 94766 
WTRc_limit = 55110 
RTWc_limit = 281492 
CCDLc_limit = 37597 
rwq = 0 
CCDLc_limit_alone = 19508 
WTRc_limit_alone = 50722 
RTWc_limit_alone = 267791 

Commands details: 
total_CMD = 240987 
n_nop = 144546 
Read = 28560 
Write = 0 
L2_Alloc = 0 
L2_WB = 34333 
n_act = 29565 
n_pre = 29549 
n_ref = 0 
n_req = 58416 
total_req = 62893 

Dual Bus Interface Util: 
issued_total_row = 59114 
issued_total_col = 62893 
Row_Bus_Util =  0.245300 
CoL_Bus_Util = 0.260981 
Either_Row_CoL_Bus_Util = 0.400192 
Issued_on_Two_Bus_Simul_Util = 0.106089 
issued_two_Eff = 0.265095 
queue_avg = 23.307899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3079
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144071 n_act=29733 n_pre=29717 n_ref_event=0 n_req=59069 n_rd=28927 n_rd_L2_A=0 n_write=0 n_wr_bk=34537 bw_util=0.2634
n_activity=159831 dram_eff=0.3971
bk0: 1928a 136684i bk1: 1827a 138129i bk2: 1947a 136948i bk3: 1786a 136963i bk4: 1902a 136518i bk5: 1789a 136045i bk6: 1962a 137030i bk7: 1841a 136992i bk8: 1865a 136883i bk9: 1980a 135215i bk10: 1756a 140232i bk11: 1769a 137939i bk12: 1764a 140140i bk13: 1817a 140324i bk14: 1506a 156581i bk15: 1488a 155854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496640
Row_Buffer_Locality_read = 0.617416
Row_Buffer_Locality_write = 0.380731
Bank_Level_Parallism = 11.099823
Bank_Level_Parallism_Col = 5.938615
Bank_Level_Parallism_Ready = 2.373771
write_to_read_ratio_blp_rw_average = 0.605491
GrpLevelPara = 3.095608 

BW Util details:
bwutil = 0.263350 
total_CMD = 240987 
util_bw = 63464 
Wasted_Col = 79908 
Wasted_Row = 7656 
Idle = 89959 

BW Util Bottlenecks: 
RCDc_limit = 79175 
RCDWRc_limit = 94209 
WTRc_limit = 55624 
RTWc_limit = 287096 
CCDLc_limit = 37931 
rwq = 0 
CCDLc_limit_alone = 19669 
WTRc_limit_alone = 51111 
RTWc_limit_alone = 273347 

Commands details: 
total_CMD = 240987 
n_nop = 144071 
Read = 28927 
Write = 0 
L2_Alloc = 0 
L2_WB = 34537 
n_act = 29733 
n_pre = 29717 
n_ref = 0 
n_req = 59069 
total_req = 63464 

Dual Bus Interface Util: 
issued_total_row = 59450 
issued_total_col = 63464 
Row_Bus_Util =  0.246694 
CoL_Bus_Util = 0.263350 
Either_Row_CoL_Bus_Util = 0.402163 
Issued_on_Two_Bus_Simul_Util = 0.107881 
issued_two_Eff = 0.268253 
queue_avg = 24.248499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2485
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144178 n_act=29504 n_pre=29488 n_ref_event=0 n_req=58927 n_rd=29224 n_rd_L2_A=0 n_write=0 n_wr_bk=34251 bw_util=0.2634
n_activity=160338 dram_eff=0.3959
bk0: 1911a 137501i bk1: 1923a 139494i bk2: 1880a 139119i bk3: 1718a 136572i bk4: 1913a 137036i bk5: 1818a 136954i bk6: 1860a 136800i bk7: 1865a 136831i bk8: 1982a 138073i bk9: 1889a 134489i bk10: 1922a 137744i bk11: 1904a 134772i bk12: 1847a 139228i bk13: 1868a 140653i bk14: 1468a 157845i bk15: 1456a 160317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499313
Row_Buffer_Locality_read = 0.619114
Row_Buffer_Locality_write = 0.381443
Bank_Level_Parallism = 10.981464
Bank_Level_Parallism_Col = 5.932644
Bank_Level_Parallism_Ready = 2.371500
write_to_read_ratio_blp_rw_average = 0.606867
GrpLevelPara = 3.106313 

BW Util details:
bwutil = 0.263396 
total_CMD = 240987 
util_bw = 63475 
Wasted_Col = 80231 
Wasted_Row = 8486 
Idle = 88795 

BW Util Bottlenecks: 
RCDc_limit = 80072 
RCDWRc_limit = 92558 
WTRc_limit = 53269 
RTWc_limit = 289886 
CCDLc_limit = 38126 
rwq = 0 
CCDLc_limit_alone = 19404 
WTRc_limit_alone = 48854 
RTWc_limit_alone = 275579 

Commands details: 
total_CMD = 240987 
n_nop = 144178 
Read = 29224 
Write = 0 
L2_Alloc = 0 
L2_WB = 34251 
n_act = 29504 
n_pre = 29488 
n_ref = 0 
n_req = 58927 
total_req = 63475 

Dual Bus Interface Util: 
issued_total_row = 58992 
issued_total_col = 63475 
Row_Bus_Util =  0.244793 
CoL_Bus_Util = 0.263396 
Either_Row_CoL_Bus_Util = 0.401719 
Issued_on_Two_Bus_Simul_Util = 0.106470 
issued_two_Eff = 0.265037 
queue_avg = 24.142307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1423
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=143883 n_act=29669 n_pre=29653 n_ref_event=0 n_req=59258 n_rd=29427 n_rd_L2_A=0 n_write=0 n_wr_bk=34202 bw_util=0.264
n_activity=159194 dram_eff=0.3997
bk0: 1946a 133975i bk1: 1892a 138010i bk2: 1782a 137667i bk3: 1887a 137563i bk4: 1902a 135939i bk5: 1982a 134403i bk6: 1889a 135553i bk7: 1857a 136030i bk8: 1945a 134962i bk9: 1935a 135227i bk10: 1916a 135199i bk11: 1894a 135111i bk12: 1849a 135605i bk13: 1800a 139262i bk14: 1429a 154512i bk15: 1522a 158839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499325
Row_Buffer_Locality_read = 0.616577
Row_Buffer_Locality_write = 0.383661
Bank_Level_Parallism = 11.202446
Bank_Level_Parallism_Col = 6.043000
Bank_Level_Parallism_Ready = 2.411825
write_to_read_ratio_blp_rw_average = 0.609769
GrpLevelPara = 3.127021 

BW Util details:
bwutil = 0.264035 
total_CMD = 240987 
util_bw = 63629 
Wasted_Col = 80174 
Wasted_Row = 7699 
Idle = 89485 

BW Util Bottlenecks: 
RCDc_limit = 81606 
RCDWRc_limit = 92330 
WTRc_limit = 51959 
RTWc_limit = 299956 
CCDLc_limit = 38502 
rwq = 0 
CCDLc_limit_alone = 19589 
WTRc_limit_alone = 47809 
RTWc_limit_alone = 285193 

Commands details: 
total_CMD = 240987 
n_nop = 143883 
Read = 29427 
Write = 0 
L2_Alloc = 0 
L2_WB = 34202 
n_act = 29669 
n_pre = 29653 
n_ref = 0 
n_req = 59258 
total_req = 63629 

Dual Bus Interface Util: 
issued_total_row = 59322 
issued_total_col = 63629 
Row_Bus_Util =  0.246163 
CoL_Bus_Util = 0.264035 
Either_Row_CoL_Bus_Util = 0.402943 
Issued_on_Two_Bus_Simul_Util = 0.107255 
issued_two_Eff = 0.266179 
queue_avg = 24.870703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8707
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144029 n_act=29609 n_pre=29593 n_ref_event=0 n_req=59098 n_rd=29329 n_rd_L2_A=0 n_write=0 n_wr_bk=34295 bw_util=0.264
n_activity=160292 dram_eff=0.3969
bk0: 1852a 139927i bk1: 1890a 137924i bk2: 1885a 135382i bk3: 1879a 136378i bk4: 2012a 132700i bk5: 1900a 136084i bk6: 1978a 133771i bk7: 1809a 138957i bk8: 1954a 134468i bk9: 1908a 135461i bk10: 1871a 136113i bk11: 1831a 137600i bk12: 1916a 134951i bk13: 1787a 138056i bk14: 1453a 155609i bk15: 1404a 160135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.498985
Row_Buffer_Locality_read = 0.618194
Row_Buffer_Locality_write = 0.381538
Bank_Level_Parallism = 11.139259
Bank_Level_Parallism_Col = 6.010951
Bank_Level_Parallism_Ready = 2.388485
write_to_read_ratio_blp_rw_average = 0.609125
GrpLevelPara = 3.125128 

BW Util details:
bwutil = 0.264014 
total_CMD = 240987 
util_bw = 63624 
Wasted_Col = 80280 
Wasted_Row = 7935 
Idle = 89148 

BW Util Bottlenecks: 
RCDc_limit = 81013 
RCDWRc_limit = 92594 
WTRc_limit = 51681 
RTWc_limit = 298589 
CCDLc_limit = 38121 
rwq = 0 
CCDLc_limit_alone = 19303 
WTRc_limit_alone = 47628 
RTWc_limit_alone = 283824 

Commands details: 
total_CMD = 240987 
n_nop = 144029 
Read = 29329 
Write = 0 
L2_Alloc = 0 
L2_WB = 34295 
n_act = 29609 
n_pre = 29593 
n_ref = 0 
n_req = 59098 
total_req = 63624 

Dual Bus Interface Util: 
issued_total_row = 59202 
issued_total_col = 63624 
Row_Bus_Util =  0.245665 
CoL_Bus_Util = 0.264014 
Either_Row_CoL_Bus_Util = 0.402337 
Issued_on_Two_Bus_Simul_Util = 0.107342 
issued_two_Eff = 0.266796 
queue_avg = 25.177399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144392 n_act=29491 n_pre=29475 n_ref_event=0 n_req=58554 n_rd=28760 n_rd_L2_A=0 n_write=0 n_wr_bk=34189 bw_util=0.2612
n_activity=159663 dram_eff=0.3943
bk0: 1812a 138287i bk1: 1793a 136969i bk2: 1765a 137971i bk3: 1820a 139552i bk4: 1872a 136099i bk5: 1896a 133272i bk6: 1948a 136628i bk7: 1756a 139046i bk8: 1899a 137158i bk9: 1852a 137624i bk10: 1860a 138735i bk11: 1861a 135876i bk12: 1882a 135972i bk13: 1770a 140381i bk14: 1434a 158755i bk15: 1540a 157861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496345
Row_Buffer_Locality_read = 0.617524
Row_Buffer_Locality_write = 0.379372
Bank_Level_Parallism = 11.036065
Bank_Level_Parallism_Col = 5.967352
Bank_Level_Parallism_Ready = 2.391444
write_to_read_ratio_blp_rw_average = 0.613923
GrpLevelPara = 3.106017 

BW Util details:
bwutil = 0.261213 
total_CMD = 240987 
util_bw = 62949 
Wasted_Col = 80758 
Wasted_Row = 7992 
Idle = 89288 

BW Util Bottlenecks: 
RCDc_limit = 80531 
RCDWRc_limit = 94248 
WTRc_limit = 51981 
RTWc_limit = 297648 
CCDLc_limit = 37789 
rwq = 0 
CCDLc_limit_alone = 19245 
WTRc_limit_alone = 47865 
RTWc_limit_alone = 283220 

Commands details: 
total_CMD = 240987 
n_nop = 144392 
Read = 28760 
Write = 0 
L2_Alloc = 0 
L2_WB = 34189 
n_act = 29491 
n_pre = 29475 
n_ref = 0 
n_req = 58554 
total_req = 62949 

Dual Bus Interface Util: 
issued_total_row = 58966 
issued_total_col = 62949 
Row_Bus_Util =  0.244685 
CoL_Bus_Util = 0.261213 
Either_Row_CoL_Bus_Util = 0.400831 
Issued_on_Two_Bus_Simul_Util = 0.105068 
issued_two_Eff = 0.262125 
queue_avg = 23.749949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7499
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144838 n_act=29363 n_pre=29347 n_ref_event=0 n_req=58439 n_rd=28661 n_rd_L2_A=0 n_write=0 n_wr_bk=34218 bw_util=0.2609
n_activity=160061 dram_eff=0.3928
bk0: 1814a 139074i bk1: 1938a 135762i bk2: 1774a 136946i bk3: 1867a 138218i bk4: 1848a 138348i bk5: 1850a 137172i bk6: 1737a 140284i bk7: 1889a 138600i bk8: 1872a 137496i bk9: 1931a 136688i bk10: 1950a 137151i bk11: 1802a 136994i bk12: 1672a 141525i bk13: 1846a 139402i bk14: 1392a 156853i bk15: 1479a 160451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497544
Row_Buffer_Locality_read = 0.616203
Row_Buffer_Locality_write = 0.383337
Bank_Level_Parallism = 10.968885
Bank_Level_Parallism_Col = 5.933326
Bank_Level_Parallism_Ready = 2.382576
write_to_read_ratio_blp_rw_average = 0.604955
GrpLevelPara = 3.109384 

BW Util details:
bwutil = 0.260923 
total_CMD = 240987 
util_bw = 62879 
Wasted_Col = 80423 
Wasted_Row = 8333 
Idle = 89352 

BW Util Bottlenecks: 
RCDc_limit = 80441 
RCDWRc_limit = 92751 
WTRc_limit = 53318 
RTWc_limit = 290496 
CCDLc_limit = 37143 
rwq = 0 
CCDLc_limit_alone = 18803 
WTRc_limit_alone = 49038 
RTWc_limit_alone = 276436 

Commands details: 
total_CMD = 240987 
n_nop = 144838 
Read = 28661 
Write = 0 
L2_Alloc = 0 
L2_WB = 34218 
n_act = 29363 
n_pre = 29347 
n_ref = 0 
n_req = 58439 
total_req = 62879 

Dual Bus Interface Util: 
issued_total_row = 58710 
issued_total_col = 62879 
Row_Bus_Util =  0.243623 
CoL_Bus_Util = 0.260923 
Either_Row_CoL_Bus_Util = 0.398980 
Issued_on_Two_Bus_Simul_Util = 0.105566 
issued_two_Eff = 0.264589 
queue_avg = 23.925468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9255
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144902 n_act=29360 n_pre=29344 n_ref_event=0 n_req=58257 n_rd=28670 n_rd_L2_A=0 n_write=0 n_wr_bk=34058 bw_util=0.2603
n_activity=159974 dram_eff=0.3921
bk0: 1975a 135875i bk1: 1741a 139301i bk2: 1808a 139045i bk3: 1862a 137961i bk4: 1895a 137734i bk5: 1858a 136373i bk6: 1839a 139268i bk7: 1875a 136129i bk8: 1887a 137906i bk9: 1925a 137747i bk10: 1864a 136284i bk11: 1726a 138478i bk12: 1798a 139671i bk13: 1731a 142342i bk14: 1402a 160069i bk15: 1484a 156082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496026
Row_Buffer_Locality_read = 0.618242
Row_Buffer_Locality_write = 0.377598
Bank_Level_Parallism = 10.968896
Bank_Level_Parallism_Col = 5.953015
Bank_Level_Parallism_Ready = 2.372848
write_to_read_ratio_blp_rw_average = 0.612775
GrpLevelPara = 3.110366 

BW Util details:
bwutil = 0.260296 
total_CMD = 240987 
util_bw = 62728 
Wasted_Col = 80741 
Wasted_Row = 8213 
Idle = 89305 

BW Util Bottlenecks: 
RCDc_limit = 79458 
RCDWRc_limit = 94057 
WTRc_limit = 53286 
RTWc_limit = 293597 
CCDLc_limit = 37727 
rwq = 0 
CCDLc_limit_alone = 18939 
WTRc_limit_alone = 48984 
RTWc_limit_alone = 279111 

Commands details: 
total_CMD = 240987 
n_nop = 144902 
Read = 28670 
Write = 0 
L2_Alloc = 0 
L2_WB = 34058 
n_act = 29360 
n_pre = 29344 
n_ref = 0 
n_req = 58257 
total_req = 62728 

Dual Bus Interface Util: 
issued_total_row = 58704 
issued_total_col = 62728 
Row_Bus_Util =  0.243598 
CoL_Bus_Util = 0.260296 
Either_Row_CoL_Bus_Util = 0.398714 
Issued_on_Two_Bus_Simul_Util = 0.105180 
issued_two_Eff = 0.263798 
queue_avg = 23.432724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4327
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144337 n_act=29548 n_pre=29532 n_ref_event=0 n_req=58756 n_rd=28838 n_rd_L2_A=0 n_write=0 n_wr_bk=34461 bw_util=0.2627
n_activity=160923 dram_eff=0.3933
bk0: 1848a 138412i bk1: 1904a 136992i bk2: 1866a 136254i bk3: 1826a 136661i bk4: 1804a 137387i bk5: 1967a 137814i bk6: 1823a 136381i bk7: 1874a 136896i bk8: 1884a 135273i bk9: 1890a 137892i bk10: 1906a 135159i bk11: 1823a 135875i bk12: 1781a 141537i bk13: 1792a 141921i bk14: 1460a 157243i bk15: 1390a 159621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497107
Row_Buffer_Locality_read = 0.620466
Row_Buffer_Locality_write = 0.378200
Bank_Level_Parallism = 10.967398
Bank_Level_Parallism_Col = 5.936679
Bank_Level_Parallism_Ready = 2.366925
write_to_read_ratio_blp_rw_average = 0.607735
GrpLevelPara = 3.102293 

BW Util details:
bwutil = 0.262666 
total_CMD = 240987 
util_bw = 63299 
Wasted_Col = 80713 
Wasted_Row = 8552 
Idle = 88423 

BW Util Bottlenecks: 
RCDc_limit = 79288 
RCDWRc_limit = 93801 
WTRc_limit = 54208 
RTWc_limit = 290041 
CCDLc_limit = 38142 
rwq = 0 
CCDLc_limit_alone = 19245 
WTRc_limit_alone = 49634 
RTWc_limit_alone = 275718 

Commands details: 
total_CMD = 240987 
n_nop = 144337 
Read = 28838 
Write = 0 
L2_Alloc = 0 
L2_WB = 34461 
n_act = 29548 
n_pre = 29532 
n_ref = 0 
n_req = 58756 
total_req = 63299 

Dual Bus Interface Util: 
issued_total_row = 59080 
issued_total_col = 63299 
Row_Bus_Util =  0.245158 
CoL_Bus_Util = 0.262666 
Either_Row_CoL_Bus_Util = 0.401059 
Issued_on_Two_Bus_Simul_Util = 0.106765 
issued_two_Eff = 0.266208 
queue_avg = 23.893255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8933
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=143595 n_act=29665 n_pre=29649 n_ref_event=0 n_req=59454 n_rd=28968 n_rd_L2_A=0 n_write=0 n_wr_bk=35062 bw_util=0.2657
n_activity=159684 dram_eff=0.401
bk0: 1843a 138384i bk1: 1945a 136923i bk2: 1869a 133858i bk3: 1890a 134460i bk4: 1955a 136805i bk5: 1866a 136275i bk6: 1852a 137937i bk7: 1832a 136986i bk8: 1990a 135371i bk9: 1883a 137059i bk10: 1809a 137119i bk11: 1807a 138463i bk12: 1778a 141755i bk13: 1833a 138619i bk14: 1387a 156630i bk15: 1429a 157589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.501043
Row_Buffer_Locality_read = 0.618786
Row_Buffer_Locality_write = 0.389162
Bank_Level_Parallism = 11.111491
Bank_Level_Parallism_Col = 5.975554
Bank_Level_Parallism_Ready = 2.380634
write_to_read_ratio_blp_rw_average = 0.612277
GrpLevelPara = 3.124691 

BW Util details:
bwutil = 0.265699 
total_CMD = 240987 
util_bw = 64030 
Wasted_Col = 79657 
Wasted_Row = 7599 
Idle = 89701 

BW Util Bottlenecks: 
RCDc_limit = 79309 
RCDWRc_limit = 93337 
WTRc_limit = 53656 
RTWc_limit = 293302 
CCDLc_limit = 37981 
rwq = 0 
CCDLc_limit_alone = 19087 
WTRc_limit_alone = 49200 
RTWc_limit_alone = 278864 

Commands details: 
total_CMD = 240987 
n_nop = 143595 
Read = 28968 
Write = 0 
L2_Alloc = 0 
L2_WB = 35062 
n_act = 29665 
n_pre = 29649 
n_ref = 0 
n_req = 59454 
total_req = 64030 

Dual Bus Interface Util: 
issued_total_row = 59314 
issued_total_col = 64030 
Row_Bus_Util =  0.246129 
CoL_Bus_Util = 0.265699 
Either_Row_CoL_Bus_Util = 0.404138 
Issued_on_Two_Bus_Simul_Util = 0.107690 
issued_two_Eff = 0.266470 
queue_avg = 24.444393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4444
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144480 n_act=29569 n_pre=29553 n_ref_event=0 n_req=58482 n_rd=28586 n_rd_L2_A=0 n_write=0 n_wr_bk=34343 bw_util=0.2611
n_activity=159919 dram_eff=0.3935
bk0: 1824a 138944i bk1: 1792a 137765i bk2: 1867a 136401i bk3: 1750a 140603i bk4: 1944a 135692i bk5: 1891a 140513i bk6: 1766a 137153i bk7: 1803a 139193i bk8: 1876a 136224i bk9: 1840a 136212i bk10: 1738a 137349i bk11: 1843a 136589i bk12: 1838a 138650i bk13: 1789a 142148i bk14: 1516a 157363i bk15: 1509a 159669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494391
Row_Buffer_Locality_read = 0.616246
Row_Buffer_Locality_write = 0.377877
Bank_Level_Parallism = 10.975191
Bank_Level_Parallism_Col = 5.899105
Bank_Level_Parallism_Ready = 2.354590
write_to_read_ratio_blp_rw_average = 0.607661
GrpLevelPara = 3.103922 

BW Util details:
bwutil = 0.261130 
total_CMD = 240987 
util_bw = 62929 
Wasted_Col = 80724 
Wasted_Row = 7944 
Idle = 89390 

BW Util Bottlenecks: 
RCDc_limit = 79194 
RCDWRc_limit = 94926 
WTRc_limit = 55137 
RTWc_limit = 288701 
CCDLc_limit = 37666 
rwq = 0 
CCDLc_limit_alone = 19473 
WTRc_limit_alone = 50846 
RTWc_limit_alone = 274799 

Commands details: 
total_CMD = 240987 
n_nop = 144480 
Read = 28586 
Write = 0 
L2_Alloc = 0 
L2_WB = 34343 
n_act = 29569 
n_pre = 29553 
n_ref = 0 
n_req = 58482 
total_req = 62929 

Dual Bus Interface Util: 
issued_total_row = 59122 
issued_total_col = 62929 
Row_Bus_Util =  0.245333 
CoL_Bus_Util = 0.261130 
Either_Row_CoL_Bus_Util = 0.400466 
Issued_on_Two_Bus_Simul_Util = 0.105997 
issued_two_Eff = 0.264685 
queue_avg = 23.247063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2471
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144677 n_act=29400 n_pre=29384 n_ref_event=0 n_req=58659 n_rd=28887 n_rd_L2_A=0 n_write=0 n_wr_bk=34207 bw_util=0.2618
n_activity=160581 dram_eff=0.3929
bk0: 1887a 139046i bk1: 1872a 137147i bk2: 1879a 138706i bk3: 1771a 139483i bk4: 1876a 137314i bk5: 1902a 137144i bk6: 1883a 138761i bk7: 1831a 138547i bk8: 1919a 136214i bk9: 1921a 136382i bk10: 1838a 135464i bk11: 1783a 139084i bk12: 1821a 137150i bk13: 1773a 141945i bk14: 1376a 159308i bk15: 1555a 156328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.498798
Row_Buffer_Locality_read = 0.620002
Row_Buffer_Locality_write = 0.381197
Bank_Level_Parallism = 10.936074
Bank_Level_Parallism_Col = 5.940077
Bank_Level_Parallism_Ready = 2.386645
write_to_read_ratio_blp_rw_average = 0.609436
GrpLevelPara = 3.112064 

BW Util details:
bwutil = 0.261815 
total_CMD = 240987 
util_bw = 63094 
Wasted_Col = 80484 
Wasted_Row = 8801 
Idle = 88608 

BW Util Bottlenecks: 
RCDc_limit = 79921 
RCDWRc_limit = 93565 
WTRc_limit = 52378 
RTWc_limit = 293649 
CCDLc_limit = 37354 
rwq = 0 
CCDLc_limit_alone = 18796 
WTRc_limit_alone = 47990 
RTWc_limit_alone = 279479 

Commands details: 
total_CMD = 240987 
n_nop = 144677 
Read = 28887 
Write = 0 
L2_Alloc = 0 
L2_WB = 34207 
n_act = 29400 
n_pre = 29384 
n_ref = 0 
n_req = 58659 
total_req = 63094 

Dual Bus Interface Util: 
issued_total_row = 58784 
issued_total_col = 63094 
Row_Bus_Util =  0.243930 
CoL_Bus_Util = 0.261815 
Either_Row_CoL_Bus_Util = 0.399648 
Issued_on_Two_Bus_Simul_Util = 0.106097 
issued_two_Eff = 0.265476 
queue_avg = 24.131012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.131
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=142523 n_act=30101 n_pre=30085 n_ref_event=0 n_req=60642 n_rd=30010 n_rd_L2_A=0 n_write=0 n_wr_bk=35269 bw_util=0.2709
n_activity=159794 dram_eff=0.4085
bk0: 1951a 134417i bk1: 1927a 133488i bk2: 1896a 133516i bk3: 1925a 132777i bk4: 1980a 133661i bk5: 1918a 133435i bk6: 1919a 135113i bk7: 1909a 135643i bk8: 1924a 131966i bk9: 1964a 133867i bk10: 1889a 135820i bk11: 1950a 132230i bk12: 1876a 134526i bk13: 1814a 137578i bk14: 1640a 149820i bk15: 1528a 153587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503628
Row_Buffer_Locality_read = 0.616061
Row_Buffer_Locality_write = 0.393477
Bank_Level_Parallism = 11.419592
Bank_Level_Parallism_Col = 6.143847
Bank_Level_Parallism_Ready = 2.406670
write_to_read_ratio_blp_rw_average = 0.604740
GrpLevelPara = 3.168786 

BW Util details:
bwutil = 0.270882 
total_CMD = 240987 
util_bw = 65279 
Wasted_Col = 79236 
Wasted_Row = 7416 
Idle = 89056 

BW Util Bottlenecks: 
RCDc_limit = 82140 
RCDWRc_limit = 92028 
WTRc_limit = 55225 
RTWc_limit = 301803 
CCDLc_limit = 38927 
rwq = 0 
CCDLc_limit_alone = 19734 
WTRc_limit_alone = 50775 
RTWc_limit_alone = 287060 

Commands details: 
total_CMD = 240987 
n_nop = 142523 
Read = 30010 
Write = 0 
L2_Alloc = 0 
L2_WB = 35269 
n_act = 30101 
n_pre = 30085 
n_ref = 0 
n_req = 60642 
total_req = 65279 

Dual Bus Interface Util: 
issued_total_row = 60186 
issued_total_col = 65279 
Row_Bus_Util =  0.249748 
CoL_Bus_Util = 0.270882 
Either_Row_CoL_Bus_Util = 0.408586 
Issued_on_Two_Bus_Simul_Util = 0.112043 
issued_two_Eff = 0.274222 
queue_avg = 27.275852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2759
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=143342 n_act=29913 n_pre=29897 n_ref_event=0 n_req=59678 n_rd=29435 n_rd_L2_A=0 n_write=0 n_wr_bk=34792 bw_util=0.2665
n_activity=160567 dram_eff=0.4
bk0: 1903a 135484i bk1: 1875a 133800i bk2: 1904a 136276i bk3: 1822a 135053i bk4: 2034a 132683i bk5: 1881a 135124i bk6: 1912a 134938i bk7: 1918a 132011i bk8: 1979a 133126i bk9: 1848a 131939i bk10: 1800a 133529i bk11: 1919a 133915i bk12: 1842a 138936i bk13: 1794a 137401i bk14: 1596a 152331i bk15: 1408a 156823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.498760
Row_Buffer_Locality_read = 0.613216
Row_Buffer_Locality_write = 0.387362
Bank_Level_Parallism = 11.272213
Bank_Level_Parallism_Col = 6.108742
Bank_Level_Parallism_Ready = 2.401513
write_to_read_ratio_blp_rw_average = 0.606228
GrpLevelPara = 3.145298 

BW Util details:
bwutil = 0.266516 
total_CMD = 240987 
util_bw = 64227 
Wasted_Col = 80590 
Wasted_Row = 7957 
Idle = 88213 

BW Util Bottlenecks: 
RCDc_limit = 82305 
RCDWRc_limit = 92931 
WTRc_limit = 53644 
RTWc_limit = 307645 
CCDLc_limit = 38968 
rwq = 0 
CCDLc_limit_alone = 19483 
WTRc_limit_alone = 49386 
RTWc_limit_alone = 292418 

Commands details: 
total_CMD = 240987 
n_nop = 143342 
Read = 29435 
Write = 0 
L2_Alloc = 0 
L2_WB = 34792 
n_act = 29913 
n_pre = 29897 
n_ref = 0 
n_req = 59678 
total_req = 64227 

Dual Bus Interface Util: 
issued_total_row = 59810 
issued_total_col = 64227 
Row_Bus_Util =  0.248188 
CoL_Bus_Util = 0.266516 
Either_Row_CoL_Bus_Util = 0.405188 
Issued_on_Two_Bus_Simul_Util = 0.109516 
issued_two_Eff = 0.270285 
queue_avg = 25.731537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7315
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=142449 n_act=30212 n_pre=30196 n_ref_event=0 n_req=60307 n_rd=29736 n_rd_L2_A=0 n_write=0 n_wr_bk=35117 bw_util=0.2691
n_activity=160732 dram_eff=0.4035
bk0: 1898a 134455i bk1: 1927a 130520i bk2: 1937a 131917i bk3: 1894a 132896i bk4: 1934a 133724i bk5: 2024a 131495i bk6: 1924a 133206i bk7: 1879a 132860i bk8: 1853a 132019i bk9: 1965a 133493i bk10: 1950a 134170i bk11: 1850a 134429i bk12: 1770a 140828i bk13: 1848a 136840i bk14: 1545a 152071i bk15: 1538a 154819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499030
Row_Buffer_Locality_read = 0.610237
Row_Buffer_Locality_write = 0.390861
Bank_Level_Parallism = 11.382365
Bank_Level_Parallism_Col = 6.139179
Bank_Level_Parallism_Ready = 2.392488
write_to_read_ratio_blp_rw_average = 0.606394
GrpLevelPara = 3.163970 

BW Util details:
bwutil = 0.269114 
total_CMD = 240987 
util_bw = 64853 
Wasted_Col = 80339 
Wasted_Row = 7356 
Idle = 88439 

BW Util Bottlenecks: 
RCDc_limit = 83212 
RCDWRc_limit = 93043 
WTRc_limit = 55232 
RTWc_limit = 307522 
CCDLc_limit = 39108 
rwq = 0 
CCDLc_limit_alone = 19713 
WTRc_limit_alone = 50699 
RTWc_limit_alone = 292660 

Commands details: 
total_CMD = 240987 
n_nop = 142449 
Read = 29736 
Write = 0 
L2_Alloc = 0 
L2_WB = 35117 
n_act = 30212 
n_pre = 30196 
n_ref = 0 
n_req = 60307 
total_req = 64853 

Dual Bus Interface Util: 
issued_total_row = 60408 
issued_total_col = 64853 
Row_Bus_Util =  0.250669 
CoL_Bus_Util = 0.269114 
Either_Row_CoL_Bus_Util = 0.408893 
Issued_on_Two_Bus_Simul_Util = 0.110890 
issued_two_Eff = 0.271195 
queue_avg = 26.073092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0731
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=139556 n_act=31572 n_pre=31556 n_ref_event=0 n_req=62514 n_rd=31576 n_rd_L2_A=0 n_write=0 n_wr_bk=35384 bw_util=0.2779
n_activity=161115 dram_eff=0.4156
bk0: 1941a 125142i bk1: 1918a 125782i bk2: 2065a 123605i bk3: 2169a 123096i bk4: 2017a 123415i bk5: 2050a 125227i bk6: 2057a 125288i bk7: 2016a 123523i bk8: 2031a 125007i bk9: 2134a 125042i bk10: 2006a 125071i bk11: 1975a 125113i bk12: 2006a 127495i bk13: 2058a 126691i bk14: 1607a 142049i bk15: 1526a 143736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494961
Row_Buffer_Locality_read = 0.582309
Row_Buffer_Locality_write = 0.405812
Bank_Level_Parallism = 12.275014
Bank_Level_Parallism_Col = 6.604039
Bank_Level_Parallism_Ready = 2.502509
write_to_read_ratio_blp_rw_average = 0.598619
GrpLevelPara = 3.286947 

BW Util details:
bwutil = 0.277857 
total_CMD = 240987 
util_bw = 66960 
Wasted_Col = 79815 
Wasted_Row = 6628 
Idle = 87584 

BW Util Bottlenecks: 
RCDc_limit = 94113 
RCDWRc_limit = 90543 
WTRc_limit = 56687 
RTWc_limit = 345507 
CCDLc_limit = 40679 
rwq = 0 
CCDLc_limit_alone = 19538 
WTRc_limit_alone = 52176 
RTWc_limit_alone = 328877 

Commands details: 
total_CMD = 240987 
n_nop = 139556 
Read = 31576 
Write = 0 
L2_Alloc = 0 
L2_WB = 35384 
n_act = 31572 
n_pre = 31556 
n_ref = 0 
n_req = 62514 
total_req = 66960 

Dual Bus Interface Util: 
issued_total_row = 63128 
issued_total_col = 66960 
Row_Bus_Util =  0.261956 
CoL_Bus_Util = 0.277857 
Either_Row_CoL_Bus_Util = 0.420898 
Issued_on_Two_Bus_Simul_Util = 0.118915 
issued_two_Eff = 0.282527 
queue_avg = 31.129305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1293
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=143408 n_act=29901 n_pre=29885 n_ref_event=0 n_req=59512 n_rd=29295 n_rd_L2_A=0 n_write=0 n_wr_bk=34683 bw_util=0.2655
n_activity=161392 dram_eff=0.3964
bk0: 1897a 135594i bk1: 1909a 136396i bk2: 1878a 136695i bk3: 1863a 135428i bk4: 1832a 136246i bk5: 2031a 132875i bk6: 1962a 135570i bk7: 1809a 135134i bk8: 1918a 135414i bk9: 1956a 134680i bk10: 1761a 138332i bk11: 1883a 135115i bk12: 1724a 140013i bk13: 1939a 136438i bk14: 1505a 154164i bk15: 1428a 160370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497564
Row_Buffer_Locality_read = 0.616180
Row_Buffer_Locality_write = 0.382566
Bank_Level_Parallism = 11.073449
Bank_Level_Parallism_Col = 5.973456
Bank_Level_Parallism_Ready = 2.365125
write_to_read_ratio_blp_rw_average = 0.605096
GrpLevelPara = 3.117024 

BW Util details:
bwutil = 0.265483 
total_CMD = 240987 
util_bw = 63978 
Wasted_Col = 81011 
Wasted_Row = 8246 
Idle = 87752 

BW Util Bottlenecks: 
RCDc_limit = 81734 
RCDWRc_limit = 94274 
WTRc_limit = 54530 
RTWc_limit = 295586 
CCDLc_limit = 38812 
rwq = 0 
CCDLc_limit_alone = 19753 
WTRc_limit_alone = 50127 
RTWc_limit_alone = 280930 

Commands details: 
total_CMD = 240987 
n_nop = 143408 
Read = 29295 
Write = 0 
L2_Alloc = 0 
L2_WB = 34683 
n_act = 29901 
n_pre = 29885 
n_ref = 0 
n_req = 59512 
total_req = 63978 

Dual Bus Interface Util: 
issued_total_row = 59786 
issued_total_col = 63978 
Row_Bus_Util =  0.248088 
CoL_Bus_Util = 0.265483 
Either_Row_CoL_Bus_Util = 0.404914 
Issued_on_Two_Bus_Simul_Util = 0.108657 
issued_two_Eff = 0.268347 
queue_avg = 24.976559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9766
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144480 n_act=29555 n_pre=29539 n_ref_event=0 n_req=58529 n_rd=28714 n_rd_L2_A=0 n_write=0 n_wr_bk=34279 bw_util=0.2614
n_activity=160377 dram_eff=0.3928
bk0: 1892a 137677i bk1: 1896a 138442i bk2: 1861a 139145i bk3: 1885a 135708i bk4: 1816a 139191i bk5: 1940a 137231i bk6: 1915a 135758i bk7: 1754a 137985i bk8: 1869a 137631i bk9: 1862a 137475i bk10: 1739a 137897i bk11: 1840a 136588i bk12: 1677a 138342i bk13: 1782a 140057i bk14: 1481a 157847i bk15: 1505a 158310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495037
Row_Buffer_Locality_read = 0.616772
Row_Buffer_Locality_write = 0.377796
Bank_Level_Parallism = 10.984048
Bank_Level_Parallism_Col = 5.923287
Bank_Level_Parallism_Ready = 2.366422
write_to_read_ratio_blp_rw_average = 0.609670
GrpLevelPara = 3.097451 

BW Util details:
bwutil = 0.261396 
total_CMD = 240987 
util_bw = 62993 
Wasted_Col = 80570 
Wasted_Row = 8388 
Idle = 89036 

BW Util Bottlenecks: 
RCDc_limit = 80220 
RCDWRc_limit = 93592 
WTRc_limit = 52795 
RTWc_limit = 290435 
CCDLc_limit = 37447 
rwq = 0 
CCDLc_limit_alone = 19105 
WTRc_limit_alone = 48591 
RTWc_limit_alone = 276297 

Commands details: 
total_CMD = 240987 
n_nop = 144480 
Read = 28714 
Write = 0 
L2_Alloc = 0 
L2_WB = 34279 
n_act = 29555 
n_pre = 29539 
n_ref = 0 
n_req = 58529 
total_req = 62993 

Dual Bus Interface Util: 
issued_total_row = 59094 
issued_total_col = 62993 
Row_Bus_Util =  0.245217 
CoL_Bus_Util = 0.261396 
Either_Row_CoL_Bus_Util = 0.400466 
Issued_on_Two_Bus_Simul_Util = 0.106147 
issued_two_Eff = 0.265058 
queue_avg = 23.497770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4978
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=143386 n_act=29913 n_pre=29897 n_ref_event=0 n_req=59651 n_rd=29475 n_rd_L2_A=0 n_write=0 n_wr_bk=34652 bw_util=0.2661
n_activity=160521 dram_eff=0.3995
bk0: 1834a 137394i bk1: 1796a 137476i bk2: 1834a 135546i bk3: 1905a 134589i bk4: 1842a 135858i bk5: 1830a 134716i bk6: 2030a 134398i bk7: 1846a 131285i bk8: 1949a 134309i bk9: 1949a 132518i bk10: 1974a 131942i bk11: 1942a 135347i bk12: 1929a 137796i bk13: 1844a 138157i bk14: 1495a 155630i bk15: 1476a 157287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.498533
Row_Buffer_Locality_read = 0.614589
Row_Buffer_Locality_write = 0.385174
Bank_Level_Parallism = 11.231336
Bank_Level_Parallism_Col = 6.072329
Bank_Level_Parallism_Ready = 2.386062
write_to_read_ratio_blp_rw_average = 0.603311
GrpLevelPara = 3.148934 

BW Util details:
bwutil = 0.266101 
total_CMD = 240987 
util_bw = 64127 
Wasted_Col = 79881 
Wasted_Row = 8351 
Idle = 88628 

BW Util Bottlenecks: 
RCDc_limit = 82077 
RCDWRc_limit = 92900 
WTRc_limit = 54607 
RTWc_limit = 298741 
CCDLc_limit = 38535 
rwq = 0 
CCDLc_limit_alone = 19579 
WTRc_limit_alone = 50343 
RTWc_limit_alone = 284049 

Commands details: 
total_CMD = 240987 
n_nop = 143386 
Read = 29475 
Write = 0 
L2_Alloc = 0 
L2_WB = 34652 
n_act = 29913 
n_pre = 29897 
n_ref = 0 
n_req = 59651 
total_req = 64127 

Dual Bus Interface Util: 
issued_total_row = 59810 
issued_total_col = 64127 
Row_Bus_Util =  0.248188 
CoL_Bus_Util = 0.266101 
Either_Row_CoL_Bus_Util = 0.405005 
Issued_on_Two_Bus_Simul_Util = 0.109284 
issued_two_Eff = 0.269833 
queue_avg = 25.541395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5414
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=143638 n_act=29881 n_pre=29865 n_ref_event=0 n_req=59487 n_rd=29397 n_rd_L2_A=0 n_write=0 n_wr_bk=34455 bw_util=0.265
n_activity=160031 dram_eff=0.399
bk0: 1872a 137768i bk1: 1898a 135225i bk2: 1805a 136535i bk3: 1933a 135722i bk4: 2018a 134106i bk5: 1793a 137374i bk6: 1875a 136474i bk7: 1854a 137978i bk8: 2037a 135239i bk9: 1915a 135125i bk10: 1937a 135107i bk11: 1822a 137838i bk12: 1846a 136602i bk13: 1760a 140661i bk14: 1571a 153795i bk15: 1461a 155874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497689
Row_Buffer_Locality_read = 0.613668
Row_Buffer_Locality_write = 0.384380
Bank_Level_Parallism = 11.134633
Bank_Level_Parallism_Col = 5.978993
Bank_Level_Parallism_Ready = 2.364327
write_to_read_ratio_blp_rw_average = 0.603188
GrpLevelPara = 3.117095 

BW Util details:
bwutil = 0.264960 
total_CMD = 240987 
util_bw = 63852 
Wasted_Col = 80286 
Wasted_Row = 7987 
Idle = 88862 

BW Util Bottlenecks: 
RCDc_limit = 81588 
RCDWRc_limit = 93029 
WTRc_limit = 55058 
RTWc_limit = 293404 
CCDLc_limit = 37741 
rwq = 0 
CCDLc_limit_alone = 19317 
WTRc_limit_alone = 50753 
RTWc_limit_alone = 279285 

Commands details: 
total_CMD = 240987 
n_nop = 143638 
Read = 29397 
Write = 0 
L2_Alloc = 0 
L2_WB = 34455 
n_act = 29881 
n_pre = 29865 
n_ref = 0 
n_req = 59487 
total_req = 63852 

Dual Bus Interface Util: 
issued_total_row = 59746 
issued_total_col = 63852 
Row_Bus_Util =  0.247922 
CoL_Bus_Util = 0.264960 
Either_Row_CoL_Bus_Util = 0.403960 
Issued_on_Two_Bus_Simul_Util = 0.108923 
issued_two_Eff = 0.269638 
queue_avg = 24.865520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8655
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144870 n_act=29322 n_pre=29306 n_ref_event=0 n_req=58258 n_rd=28510 n_rd_L2_A=0 n_write=0 n_wr_bk=34290 bw_util=0.2606
n_activity=159335 dram_eff=0.3941
bk0: 1807a 141944i bk1: 1754a 139303i bk2: 1741a 141489i bk3: 1842a 139243i bk4: 1914a 137028i bk5: 1891a 137170i bk6: 1889a 137819i bk7: 1755a 139695i bk8: 1983a 138588i bk9: 1883a 138331i bk10: 1827a 134666i bk11: 1807a 137475i bk12: 1793a 139687i bk13: 1785a 142843i bk14: 1429a 159710i bk15: 1410a 158531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496687
Row_Buffer_Locality_read = 0.620659
Row_Buffer_Locality_write = 0.377874
Bank_Level_Parallism = 10.926814
Bank_Level_Parallism_Col = 5.879661
Bank_Level_Parallism_Ready = 2.361911
write_to_read_ratio_blp_rw_average = 0.609530
GrpLevelPara = 3.099516 

BW Util details:
bwutil = 0.260595 
total_CMD = 240987 
util_bw = 62800 
Wasted_Col = 79996 
Wasted_Row = 8257 
Idle = 89934 

BW Util Bottlenecks: 
RCDc_limit = 78413 
RCDWRc_limit = 93522 
WTRc_limit = 52562 
RTWc_limit = 286805 
CCDLc_limit = 36375 
rwq = 0 
CCDLc_limit_alone = 18615 
WTRc_limit_alone = 48288 
RTWc_limit_alone = 273319 

Commands details: 
total_CMD = 240987 
n_nop = 144870 
Read = 28510 
Write = 0 
L2_Alloc = 0 
L2_WB = 34290 
n_act = 29322 
n_pre = 29306 
n_ref = 0 
n_req = 58258 
total_req = 62800 

Dual Bus Interface Util: 
issued_total_row = 58628 
issued_total_col = 62800 
Row_Bus_Util =  0.243283 
CoL_Bus_Util = 0.260595 
Either_Row_CoL_Bus_Util = 0.398847 
Issued_on_Two_Bus_Simul_Util = 0.105031 
issued_two_Eff = 0.263335 
queue_avg = 23.495636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4956
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144340 n_act=29587 n_pre=29571 n_ref_event=0 n_req=58751 n_rd=28811 n_rd_L2_A=0 n_write=0 n_wr_bk=34358 bw_util=0.2621
n_activity=159361 dram_eff=0.3964
bk0: 1828a 139056i bk1: 1778a 139973i bk2: 1829a 136263i bk3: 1872a 137209i bk4: 1883a 134775i bk5: 1846a 136390i bk6: 1920a 136198i bk7: 1866a 135578i bk8: 1888a 136495i bk9: 1878a 137651i bk10: 1830a 136498i bk11: 1873a 135868i bk12: 1826a 138548i bk13: 1813a 140007i bk14: 1445a 157609i bk15: 1436a 158915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496400
Row_Buffer_Locality_read = 0.618201
Row_Buffer_Locality_write = 0.379192
Bank_Level_Parallism = 11.108013
Bank_Level_Parallism_Col = 5.967250
Bank_Level_Parallism_Ready = 2.361538
write_to_read_ratio_blp_rw_average = 0.607320
GrpLevelPara = 3.111045 

BW Util details:
bwutil = 0.262126 
total_CMD = 240987 
util_bw = 63169 
Wasted_Col = 79909 
Wasted_Row = 7940 
Idle = 89969 

BW Util Bottlenecks: 
RCDc_limit = 79309 
RCDWRc_limit = 94344 
WTRc_limit = 53897 
RTWc_limit = 292516 
CCDLc_limit = 37448 
rwq = 0 
CCDLc_limit_alone = 19293 
WTRc_limit_alone = 49622 
RTWc_limit_alone = 278636 

Commands details: 
total_CMD = 240987 
n_nop = 144340 
Read = 28811 
Write = 0 
L2_Alloc = 0 
L2_WB = 34358 
n_act = 29587 
n_pre = 29571 
n_ref = 0 
n_req = 58751 
total_req = 63169 

Dual Bus Interface Util: 
issued_total_row = 59158 
issued_total_col = 63169 
Row_Bus_Util =  0.245482 
CoL_Bus_Util = 0.262126 
Either_Row_CoL_Bus_Util = 0.401047 
Issued_on_Two_Bus_Simul_Util = 0.106562 
issued_two_Eff = 0.265709 
queue_avg = 24.183067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1831
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=145191 n_act=29361 n_pre=29345 n_ref_event=0 n_req=57582 n_rd=27853 n_rd_L2_A=0 n_write=0 n_wr_bk=34305 bw_util=0.2579
n_activity=160652 dram_eff=0.3869
bk0: 1782a 140546i bk1: 1800a 140063i bk2: 1777a 139090i bk3: 1728a 141166i bk4: 1873a 138890i bk5: 1733a 138626i bk6: 1846a 140452i bk7: 1755a 140838i bk8: 1774a 141216i bk9: 1747a 137920i bk10: 1709a 139907i bk11: 1965a 136779i bk12: 1823a 140203i bk13: 1751a 141487i bk14: 1382a 160857i bk15: 1408a 161623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490101
Row_Buffer_Locality_read = 0.613686
Row_Buffer_Locality_write = 0.374315
Bank_Level_Parallism = 10.742162
Bank_Level_Parallism_Col = 5.759357
Bank_Level_Parallism_Ready = 2.350671
write_to_read_ratio_blp_rw_average = 0.608138
GrpLevelPara = 3.071045 

BW Util details:
bwutil = 0.257931 
total_CMD = 240987 
util_bw = 62158 
Wasted_Col = 81610 
Wasted_Row = 8316 
Idle = 88903 

BW Util Bottlenecks: 
RCDc_limit = 78787 
RCDWRc_limit = 95471 
WTRc_limit = 52947 
RTWc_limit = 283099 
CCDLc_limit = 36088 
rwq = 0 
CCDLc_limit_alone = 18593 
WTRc_limit_alone = 48732 
RTWc_limit_alone = 269819 

Commands details: 
total_CMD = 240987 
n_nop = 145191 
Read = 27853 
Write = 0 
L2_Alloc = 0 
L2_WB = 34305 
n_act = 29361 
n_pre = 29345 
n_ref = 0 
n_req = 57582 
total_req = 62158 

Dual Bus Interface Util: 
issued_total_row = 58706 
issued_total_col = 62158 
Row_Bus_Util =  0.243607 
CoL_Bus_Util = 0.257931 
Either_Row_CoL_Bus_Util = 0.397515 
Issued_on_Two_Bus_Simul_Util = 0.104022 
issued_two_Eff = 0.261681 
queue_avg = 22.550341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.5503
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=145106 n_act=29280 n_pre=29264 n_ref_event=0 n_req=58374 n_rd=28708 n_rd_L2_A=0 n_write=0 n_wr_bk=33990 bw_util=0.2602
n_activity=159984 dram_eff=0.3919
bk0: 1900a 139297i bk1: 1738a 142542i bk2: 1857a 138213i bk3: 1832a 138788i bk4: 1835a 137414i bk5: 1855a 136100i bk6: 1793a 138760i bk7: 1879a 138772i bk8: 1917a 138131i bk9: 1902a 136603i bk10: 1815a 136626i bk11: 1795a 138205i bk12: 1822a 138407i bk13: 1773a 141023i bk14: 1527a 157075i bk15: 1468a 160955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.498407
Row_Buffer_Locality_read = 0.621604
Row_Buffer_Locality_write = 0.379188
Bank_Level_Parallism = 10.941432
Bank_Level_Parallism_Col = 5.917871
Bank_Level_Parallism_Ready = 2.371543
write_to_read_ratio_blp_rw_average = 0.607246
GrpLevelPara = 3.085950 

BW Util details:
bwutil = 0.260172 
total_CMD = 240987 
util_bw = 62698 
Wasted_Col = 80137 
Wasted_Row = 8631 
Idle = 89521 

BW Util Bottlenecks: 
RCDc_limit = 78968 
RCDWRc_limit = 93011 
WTRc_limit = 52826 
RTWc_limit = 287185 
CCDLc_limit = 36723 
rwq = 0 
CCDLc_limit_alone = 18765 
WTRc_limit_alone = 48425 
RTWc_limit_alone = 273628 

Commands details: 
total_CMD = 240987 
n_nop = 145106 
Read = 28708 
Write = 0 
L2_Alloc = 0 
L2_WB = 33990 
n_act = 29280 
n_pre = 29264 
n_ref = 0 
n_req = 58374 
total_req = 62698 

Dual Bus Interface Util: 
issued_total_row = 58544 
issued_total_col = 62698 
Row_Bus_Util =  0.242934 
CoL_Bus_Util = 0.260172 
Either_Row_CoL_Bus_Util = 0.397868 
Issued_on_Two_Bus_Simul_Util = 0.105238 
issued_two_Eff = 0.264505 
queue_avg = 23.738920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7389
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144219 n_act=29638 n_pre=29622 n_ref_event=0 n_req=58833 n_rd=29014 n_rd_L2_A=0 n_write=0 n_wr_bk=34254 bw_util=0.2625
n_activity=160650 dram_eff=0.3938
bk0: 1923a 137138i bk1: 1904a 137461i bk2: 1845a 136417i bk3: 1875a 135299i bk4: 1781a 136357i bk5: 1952a 136303i bk6: 1837a 136120i bk7: 1774a 138164i bk8: 1962a 134860i bk9: 1934a 135120i bk10: 1853a 136458i bk11: 1818a 134126i bk12: 1730a 141445i bk13: 1824a 137713i bk14: 1486a 155597i bk15: 1516a 160344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496235
Row_Buffer_Locality_read = 0.613256
Row_Buffer_Locality_write = 0.382374
Bank_Level_Parallism = 11.050240
Bank_Level_Parallism_Col = 5.969789
Bank_Level_Parallism_Ready = 2.393548
write_to_read_ratio_blp_rw_average = 0.606880
GrpLevelPara = 3.113017 

BW Util details:
bwutil = 0.262537 
total_CMD = 240987 
util_bw = 63268 
Wasted_Col = 80786 
Wasted_Row = 8495 
Idle = 88438 

BW Util Bottlenecks: 
RCDc_limit = 81264 
RCDWRc_limit = 92916 
WTRc_limit = 51162 
RTWc_limit = 298617 
CCDLc_limit = 37459 
rwq = 0 
CCDLc_limit_alone = 19179 
WTRc_limit_alone = 47141 
RTWc_limit_alone = 284358 

Commands details: 
total_CMD = 240987 
n_nop = 144219 
Read = 29014 
Write = 0 
L2_Alloc = 0 
L2_WB = 34254 
n_act = 29638 
n_pre = 29622 
n_ref = 0 
n_req = 58833 
total_req = 63268 

Dual Bus Interface Util: 
issued_total_row = 59260 
issued_total_col = 63268 
Row_Bus_Util =  0.245905 
CoL_Bus_Util = 0.262537 
Either_Row_CoL_Bus_Util = 0.401549 
Issued_on_Two_Bus_Simul_Util = 0.106894 
issued_two_Eff = 0.266204 
queue_avg = 24.440140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4401
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=143532 n_act=29815 n_pre=29799 n_ref_event=0 n_req=59317 n_rd=29105 n_rd_L2_A=0 n_write=0 n_wr_bk=34820 bw_util=0.2653
n_activity=160249 dram_eff=0.3989
bk0: 1911a 138587i bk1: 1844a 137438i bk2: 1779a 139217i bk3: 1873a 136892i bk4: 1975a 133870i bk5: 1939a 135631i bk6: 1899a 135329i bk7: 1894a 135254i bk8: 1895a 133920i bk9: 1895a 135630i bk10: 1955a 134261i bk11: 1785a 137341i bk12: 1729a 140981i bk13: 1878a 139811i bk14: 1405a 156630i bk15: 1449a 155551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497362
Row_Buffer_Locality_read = 0.614980
Row_Buffer_Locality_write = 0.384053
Bank_Level_Parallism = 11.115933
Bank_Level_Parallism_Col = 5.962548
Bank_Level_Parallism_Ready = 2.359687
write_to_read_ratio_blp_rw_average = 0.602669
GrpLevelPara = 3.119205 

BW Util details:
bwutil = 0.265263 
total_CMD = 240987 
util_bw = 63925 
Wasted_Col = 80074 
Wasted_Row = 7924 
Idle = 89064 

BW Util Bottlenecks: 
RCDc_limit = 80494 
RCDWRc_limit = 92808 
WTRc_limit = 56145 
RTWc_limit = 289172 
CCDLc_limit = 37611 
rwq = 0 
CCDLc_limit_alone = 19228 
WTRc_limit_alone = 51616 
RTWc_limit_alone = 275318 

Commands details: 
total_CMD = 240987 
n_nop = 143532 
Read = 29105 
Write = 0 
L2_Alloc = 0 
L2_WB = 34820 
n_act = 29815 
n_pre = 29799 
n_ref = 0 
n_req = 59317 
total_req = 63925 

Dual Bus Interface Util: 
issued_total_row = 59614 
issued_total_col = 63925 
Row_Bus_Util =  0.247374 
CoL_Bus_Util = 0.265263 
Either_Row_CoL_Bus_Util = 0.404399 
Issued_on_Two_Bus_Simul_Util = 0.108238 
issued_two_Eff = 0.267652 
queue_avg = 24.584023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.584
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=143858 n_act=29783 n_pre=29767 n_ref_event=0 n_req=59508 n_rd=29441 n_rd_L2_A=0 n_write=0 n_wr_bk=34565 bw_util=0.2656
n_activity=159989 dram_eff=0.4001
bk0: 1871a 134664i bk1: 1880a 134647i bk2: 1924a 133934i bk3: 1906a 134254i bk4: 1939a 132900i bk5: 1872a 136425i bk6: 1887a 134514i bk7: 1872a 135450i bk8: 1909a 131481i bk9: 1823a 137240i bk10: 1942a 132928i bk11: 1846a 135004i bk12: 1946a 137775i bk13: 1859a 136627i bk14: 1394a 154717i bk15: 1571a 152100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499513
Row_Buffer_Locality_read = 0.614211
Row_Buffer_Locality_write = 0.387202
Bank_Level_Parallism = 11.337454
Bank_Level_Parallism_Col = 6.154298
Bank_Level_Parallism_Ready = 2.415430
write_to_read_ratio_blp_rw_average = 0.607634
GrpLevelPara = 3.155281 

BW Util details:
bwutil = 0.265599 
total_CMD = 240987 
util_bw = 64006 
Wasted_Col = 79252 
Wasted_Row = 8508 
Idle = 89221 

BW Util Bottlenecks: 
RCDc_limit = 81258 
RCDWRc_limit = 92178 
WTRc_limit = 55288 
RTWc_limit = 302595 
CCDLc_limit = 38813 
rwq = 0 
CCDLc_limit_alone = 19513 
WTRc_limit_alone = 50661 
RTWc_limit_alone = 287922 

Commands details: 
total_CMD = 240987 
n_nop = 143858 
Read = 29441 
Write = 0 
L2_Alloc = 0 
L2_WB = 34565 
n_act = 29783 
n_pre = 29767 
n_ref = 0 
n_req = 59508 
total_req = 64006 

Dual Bus Interface Util: 
issued_total_row = 59550 
issued_total_col = 64006 
Row_Bus_Util =  0.247109 
CoL_Bus_Util = 0.265599 
Either_Row_CoL_Bus_Util = 0.403047 
Issued_on_Two_Bus_Simul_Util = 0.109662 
issued_two_Eff = 0.272081 
queue_avg = 26.478424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4784
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240987 n_nop=144365 n_act=29719 n_pre=29703 n_ref_event=0 n_req=58651 n_rd=28848 n_rd_L2_A=0 n_write=0 n_wr_bk=34085 bw_util=0.2611
n_activity=160935 dram_eff=0.391
bk0: 1725a 140286i bk1: 1928a 137268i bk2: 1774a 137757i bk3: 1971a 135248i bk4: 1931a 136964i bk5: 1842a 138572i bk6: 1806a 135017i bk7: 1819a 138545i bk8: 1887a 137218i bk9: 1880a 134804i bk10: 1828a 138699i bk11: 1827a 135958i bk12: 1896a 136674i bk13: 1885a 139165i bk14: 1434a 160271i bk15: 1415a 159946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493291
Row_Buffer_Locality_read = 0.615814
Row_Buffer_Locality_write = 0.374694
Bank_Level_Parallism = 10.949765
Bank_Level_Parallism_Col = 5.889357
Bank_Level_Parallism_Ready = 2.354186
write_to_read_ratio_blp_rw_average = 0.603699
GrpLevelPara = 3.094435 

BW Util details:
bwutil = 0.261147 
total_CMD = 240987 
util_bw = 62933 
Wasted_Col = 81128 
Wasted_Row = 8641 
Idle = 88285 

BW Util Bottlenecks: 
RCDc_limit = 80644 
RCDWRc_limit = 94705 
WTRc_limit = 53547 
RTWc_limit = 289047 
CCDLc_limit = 37586 
rwq = 0 
CCDLc_limit_alone = 19202 
WTRc_limit_alone = 49329 
RTWc_limit_alone = 274881 

Commands details: 
total_CMD = 240987 
n_nop = 144365 
Read = 28848 
Write = 0 
L2_Alloc = 0 
L2_WB = 34085 
n_act = 29719 
n_pre = 29703 
n_ref = 0 
n_req = 58651 
total_req = 62933 

Dual Bus Interface Util: 
issued_total_row = 59422 
issued_total_col = 62933 
Row_Bus_Util =  0.246578 
CoL_Bus_Util = 0.261147 
Either_Row_CoL_Bus_Util = 0.400943 
Issued_on_Two_Bus_Simul_Util = 0.106782 
issued_two_Eff = 0.266327 
queue_avg = 23.748907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7489

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47388, Miss = 32217, Miss_rate = 0.680, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[1]: Access = 47204, Miss = 32016, Miss_rate = 0.678, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[2]: Access = 46996, Miss = 31961, Miss_rate = 0.680, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[3]: Access = 47125, Miss = 32222, Miss_rate = 0.684, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[4]: Access = 47330, Miss = 32510, Miss_rate = 0.687, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[5]: Access = 46821, Miss = 31647, Miss_rate = 0.676, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[6]: Access = 47225, Miss = 32323, Miss_rate = 0.684, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[7]: Access = 47272, Miss = 32339, Miss_rate = 0.684, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[8]: Access = 46595, Miss = 31822, Miss_rate = 0.683, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[9]: Access = 47131, Miss = 32107, Miss_rate = 0.681, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[10]: Access = 47145, Miss = 32260, Miss_rate = 0.684, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[11]: Access = 47266, Miss = 32258, Miss_rate = 0.682, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 47269, Miss = 32389, Miss_rate = 0.685, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[13]: Access = 46928, Miss = 32146, Miss_rate = 0.685, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[14]: Access = 47085, Miss = 32387, Miss_rate = 0.688, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[15]: Access = 47181, Miss = 32303, Miss_rate = 0.685, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[16]: Access = 47407, Miss = 32425, Miss_rate = 0.684, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[17]: Access = 46977, Miss = 32237, Miss_rate = 0.686, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[18]: Access = 47378, Miss = 32158, Miss_rate = 0.679, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[19]: Access = 46994, Miss = 31810, Miss_rate = 0.677, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[20]: Access = 47337, Miss = 32270, Miss_rate = 0.682, Pending_hits = 212, Reservation_fails = 162
L2_cache_bank[21]: Access = 46593, Miss = 31628, Miss_rate = 0.679, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[22]: Access = 47220, Miss = 32017, Miss_rate = 0.678, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[23]: Access = 46743, Miss = 31759, Miss_rate = 0.679, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[24]: Access = 46613, Miss = 31911, Miss_rate = 0.685, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[25]: Access = 47586, Miss = 32430, Miss_rate = 0.682, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[26]: Access = 47715, Miss = 32613, Miss_rate = 0.683, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[27]: Access = 47159, Miss = 32476, Miss_rate = 0.689, Pending_hits = 217, Reservation_fails = 11
L2_cache_bank[28]: Access = 46833, Miss = 32078, Miss_rate = 0.685, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[29]: Access = 46958, Miss = 31908, Miss_rate = 0.680, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[30]: Access = 47109, Miss = 32268, Miss_rate = 0.685, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[31]: Access = 46521, Miss = 31890, Miss_rate = 0.685, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[32]: Access = 47706, Miss = 32530, Miss_rate = 0.682, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[33]: Access = 48424, Miss = 33779, Miss_rate = 0.698, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[34]: Access = 46940, Miss = 32226, Miss_rate = 0.687, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[35]: Access = 47907, Miss = 33033, Miss_rate = 0.690, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[36]: Access = 47447, Miss = 32355, Miss_rate = 0.682, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[37]: Access = 48488, Miss = 33496, Miss_rate = 0.691, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[38]: Access = 47019, Miss = 31941, Miss_rate = 0.679, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[39]: Access = 50837, Miss = 35994, Miss_rate = 0.708, Pending_hits = 364, Reservation_fails = 848
L2_cache_bank[40]: Access = 47533, Miss = 32364, Miss_rate = 0.681, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[41]: Access = 47254, Miss = 32635, Miss_rate = 0.691, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[42]: Access = 47076, Miss = 32075, Miss_rate = 0.681, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[43]: Access = 46826, Miss = 31955, Miss_rate = 0.682, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[44]: Access = 47425, Miss = 32461, Miss_rate = 0.684, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[45]: Access = 47963, Miss = 32699, Miss_rate = 0.682, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[46]: Access = 46764, Miss = 32416, Miss_rate = 0.693, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[47]: Access = 47523, Miss = 32477, Miss_rate = 0.683, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[48]: Access = 47311, Miss = 32111, Miss_rate = 0.679, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[49]: Access = 46810, Miss = 31738, Miss_rate = 0.678, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[50]: Access = 46527, Miss = 31687, Miss_rate = 0.681, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[51]: Access = 47842, Miss = 32519, Miss_rate = 0.680, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[52]: Access = 47009, Miss = 31872, Miss_rate = 0.678, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[53]: Access = 46574, Miss = 31344, Miss_rate = 0.673, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[54]: Access = 46427, Miss = 31939, Miss_rate = 0.688, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[55]: Access = 46933, Miss = 31840, Miss_rate = 0.678, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[56]: Access = 46652, Miss = 31714, Miss_rate = 0.680, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[57]: Access = 47770, Miss = 32606, Miss_rate = 0.683, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[58]: Access = 47288, Miss = 32212, Miss_rate = 0.681, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[59]: Access = 47668, Miss = 32753, Miss_rate = 0.687, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[60]: Access = 47001, Miss = 32003, Miss_rate = 0.681, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[61]: Access = 47983, Miss = 33073, Miss_rate = 0.689, Pending_hits = 294, Reservation_fails = 29
L2_cache_bank[62]: Access = 46800, Miss = 31911, Miss_rate = 0.682, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[63]: Access = 46908, Miss = 32083, Miss_rate = 0.684, Pending_hits = 196, Reservation_fails = 0
L2_total_cache_accesses = 3023739
L2_total_cache_misses = 2066626
L2_total_cache_miss_rate = 0.6835
L2_total_cache_pending_hits = 12947
L2_total_cache_reservation_fails = 1050
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 938842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12935
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 434647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 495712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12935
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 5324
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 989283
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 146984
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1882136
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 1141603
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1050
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=1882136
icnt_total_pkts_simt_to_mem=3023739
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2887067
Req_Network_cycles = 410245
Req_Network_injected_packets_per_cycle =       7.0374 
Req_Network_conflicts_per_cycle =      12.9140
Req_Network_conflicts_per_cycle_util =      18.1429
Req_Bank_Level_Parallism =       9.8869
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      14.2644
Req_Network_out_buffer_full_per_cycle =       0.2178
Req_Network_out_buffer_avg_util =       5.7871

Reply_Network_injected_packets_num = 1882136
Reply_Network_cycles = 410245
Reply_Network_injected_packets_per_cycle =        4.5878
Reply_Network_conflicts_per_cycle =        0.3590
Reply_Network_conflicts_per_cycle_util =       0.5292
Reply_Bank_Level_Parallism =       6.7629
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0067
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0573
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 48 sec (5628 sec)
gpgpu_simulation_rate = 35784 (inst/sec)
gpgpu_simulation_rate = 72 (cycle/sec)
gpgpu_silicon_slowdown = 20097222x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-17.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 17
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-17.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 17
GPGPU-Sim uArch: Shader 39 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 40 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4Node