TRACE::2021-06-12.18:41:13::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:13::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:13::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:16::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:16::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:16::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-12.18:41:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-06-12.18:41:18::SCWWriter::formatted JSON is {
	"platformName":	"mpsoc_uart_loop_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mpsoc_uart_loop_platform",
	"platHandOff":	"/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/hw/mpsoc_uart_loop_hw_export.xsa",
	"platIntHandOff":	"<platformDir>/hw/mpsoc_uart_loop_hw_export.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-06-12.18:41:18::SCWWriter::formatted JSON is {
	"platformName":	"mpsoc_uart_loop_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mpsoc_uart_loop_platform",
	"platHandOff":	"/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/hw/mpsoc_uart_loop_hw_export.xsa",
	"platIntHandOff":	"<platformDir>/hw/mpsoc_uart_loop_hw_export.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mpsoc_uart_loop_platform",
	"systems":	[{
			"systemName":	"mpsoc_uart_loop_platform",
			"systemDesc":	"mpsoc_uart_loop_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mpsoc_uart_loop_platform"
		}]
}
TRACE::2021-06-12.18:41:18::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-06-12.18:41:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-12.18:41:18::SCWDomain:: Using the QEMU Data from install at  : /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-06-12.18:41:18::SCWDomain:: Using the QEMU args  from install at  : /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-06-12.18:41:18::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:18::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:18::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:18::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:18::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:18::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:18::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-06-12.18:41:18::SCWPlatform::Generating the sources  .
TRACE::2021-06-12.18:41:18::SCWBDomain::Generating boot domain sources.
TRACE::2021-06-12.18:41:18::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-06-12.18:41:18::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:18::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:18::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:18::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-12.18:41:18::SCWMssOS::No sw design opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:18::SCWMssOS::mss does not exists at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:18::SCWMssOS::Creating sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:18::SCWMssOS::Adding the swdes entry, created swdb /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:18::SCWMssOS::updating the scw layer changes to swdes at   /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:18::SCWMssOS::Writing mss at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:18::SCWMssOS::Completed writing the mss file at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-06-12.18:41:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-06-12.18:41:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-06-12.18:41:18::SCWBDomain::Completed writing the mss file at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-06-12.18:41:28::SCWPlatform::Generating sources Done.
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-06-12.18:41:28::SCWMssOS::Could not open the swdb for /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-06-12.18:41:28::SCWMssOS::Could not open the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-06-12.18:41:28::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-12.18:41:28::SCWMssOS::No sw design opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::mss exists loading the mss file  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Opened the sw design from mss  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Adding the swdes entry /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-06-12.18:41:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-12.18:41:28::SCWMssOS::Opened the sw design.  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWWriter::formatted JSON is {
	"platformName":	"mpsoc_uart_loop_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mpsoc_uart_loop_platform",
	"platHandOff":	"/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/hw/mpsoc_uart_loop_hw_export.xsa",
	"platIntHandOff":	"<platformDir>/hw/mpsoc_uart_loop_hw_export.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mpsoc_uart_loop_platform",
	"systems":	[{
			"systemName":	"mpsoc_uart_loop_platform",
			"systemDesc":	"mpsoc_uart_loop_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mpsoc_uart_loop_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bcafae3fe5dc04f70b6b1c6e9414bef7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-12.18:41:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-12.18:41:28::SCWDomain:: Using the QEMU Data from install at  : /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-06-12.18:41:28::SCWDomain:: Using the QEMU args  from install at  : /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::No sw design opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::mss does not exists at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Creating sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Adding the swdes entry, created swdb /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::updating the scw layer changes to swdes at   /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Writing mss at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writing the mss file at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-06-12.18:41:28::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-06-12.18:41:28::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writing the mss file at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-06-12.18:41:28::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-06-12.18:41:28::SCWMssOS::Could not open the swdb for /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-06-12.18:41:28::SCWMssOS::Could not open the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-06-12.18:41:28::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-12.18:41:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-06-12.18:41:28::SCWMssOS::Writing the mss file completed /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWWriter::formatted JSON is {
	"platformName":	"mpsoc_uart_loop_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mpsoc_uart_loop_platform",
	"platHandOff":	"/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/hw/mpsoc_uart_loop_hw_export.xsa",
	"platIntHandOff":	"<platformDir>/hw/mpsoc_uart_loop_hw_export.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mpsoc_uart_loop_platform",
	"systems":	[{
			"systemName":	"mpsoc_uart_loop_platform",
			"systemDesc":	"mpsoc_uart_loop_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mpsoc_uart_loop_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bcafae3fe5dc04f70b6b1c6e9414bef7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"3cea4dfe26e20da11f6f4c2f727fdbc4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-12.18:41:28::SCWPlatform::Started generating the artifacts platform mpsoc_uart_loop_platform
TRACE::2021-06-12.18:41:28::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-12.18:41:28::SCWPlatform::Started generating the artifacts for system configuration mpsoc_uart_loop_platform
LOG::2021-06-12.18:41:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-06-12.18:41:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-06-12.18:41:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-12.18:41:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-06-12.18:41:28::SCWSystem::Checking the domain standalone_domain
LOG::2021-06-12.18:41:28::SCWSystem::Not a boot domain 
LOG::2021-06-12.18:41:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-06-12.18:41:28::SCWDomain::Generating domain artifcats
TRACE::2021-06-12.18:41:28::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-12.18:41:28::SCWMssOS::Copying the qemu file from  /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/export/mpsoc_uart_loop_platform/sw/mpsoc_uart_loop_platform/qemu/
TRACE::2021-06-12.18:41:28::SCWMssOS::Copying the qemu file from  /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/export/mpsoc_uart_loop_platform/sw/mpsoc_uart_loop_platform/standalone_domain/qemu/
TRACE::2021-06-12.18:41:28::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writing the mss file at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-06-12.18:41:28::SCWMssOS::Mss edits present, copying mssfile into export location /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-12.18:41:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-12.18:41:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-06-12.18:41:28::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-12.18:41:28::SCWMssOS::Copying to export directory.
TRACE::2021-06-12.18:41:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-12.18:41:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-06-12.18:41:28::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-06-12.18:41:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-06-12.18:41:28::SCWSystem::Completed Processing the sysconfig mpsoc_uart_loop_platform
LOG::2021-06-12.18:41:28::SCWPlatform::Completed generating the artifacts for system configuration mpsoc_uart_loop_platform
TRACE::2021-06-12.18:41:28::SCWPlatform::Started preparing the platform 
TRACE::2021-06-12.18:41:28::SCWSystem::Writing the bif file for system config mpsoc_uart_loop_platform
TRACE::2021-06-12.18:41:28::SCWSystem::dir created 
TRACE::2021-06-12.18:41:28::SCWSystem::Writing the bif 
TRACE::2021-06-12.18:41:28::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-12.18:41:28::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-12.18:41:28::SCWPlatform::Completed generating the platform
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWWriter::formatted JSON is {
	"platformName":	"mpsoc_uart_loop_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mpsoc_uart_loop_platform",
	"platHandOff":	"/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/hw/mpsoc_uart_loop_hw_export.xsa",
	"platIntHandOff":	"<platformDir>/hw/mpsoc_uart_loop_hw_export.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mpsoc_uart_loop_platform",
	"systems":	[{
			"systemName":	"mpsoc_uart_loop_platform",
			"systemDesc":	"mpsoc_uart_loop_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mpsoc_uart_loop_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bcafae3fe5dc04f70b6b1c6e9414bef7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"3cea4dfe26e20da11f6f4c2f727fdbc4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-12.18:41:28::SCWPlatform::updated the xpfm file.
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWWriter::formatted JSON is {
	"platformName":	"mpsoc_uart_loop_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mpsoc_uart_loop_platform",
	"platHandOff":	"/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/hw/mpsoc_uart_loop_hw_export.xsa",
	"platIntHandOff":	"<platformDir>/hw/mpsoc_uart_loop_hw_export.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mpsoc_uart_loop_platform",
	"systems":	[{
			"systemName":	"mpsoc_uart_loop_platform",
			"systemDesc":	"mpsoc_uart_loop_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mpsoc_uart_loop_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bcafae3fe5dc04f70b6b1c6e9414bef7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"3cea4dfe26e20da11f6f4c2f727fdbc4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWWriter::formatted JSON is {
	"platformName":	"mpsoc_uart_loop_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mpsoc_uart_loop_platform",
	"platHandOff":	"/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/hw/mpsoc_uart_loop_hw_export.xsa",
	"platIntHandOff":	"<platformDir>/hw/mpsoc_uart_loop_hw_export.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mpsoc_uart_loop_platform",
	"systems":	[{
			"systemName":	"mpsoc_uart_loop_platform",
			"systemDesc":	"mpsoc_uart_loop_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mpsoc_uart_loop_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bcafae3fe5dc04f70b6b1c6e9414bef7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"3cea4dfe26e20da11f6f4c2f727fdbc4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:28::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:28::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-06-12.18:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:28::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:28::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:28::SCWWriter::formatted JSON is {
	"platformName":	"mpsoc_uart_loop_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mpsoc_uart_loop_platform",
	"platHandOff":	"/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/hw/mpsoc_uart_loop_hw_export.xsa",
	"platIntHandOff":	"<platformDir>/hw/mpsoc_uart_loop_hw_export.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mpsoc_uart_loop_platform",
	"systems":	[{
			"systemName":	"mpsoc_uart_loop_platform",
			"systemDesc":	"mpsoc_uart_loop_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mpsoc_uart_loop_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bcafae3fe5dc04f70b6b1c6e9414bef7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"3cea4dfe26e20da11f6f4c2f727fdbc4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-12.18:41:29::SCWPlatform::Clearing the existing platform
TRACE::2021-06-12.18:41:29::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-12.18:41:29::SCWBDomain::clearing the fsbl build
TRACE::2021-06-12.18:41:29::SCWMssOS::Removing the swdes entry for  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:29::SCWMssOS::Removing the swdes entry for  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:29::SCWSystem::Clearing the domains completed.
TRACE::2021-06-12.18:41:29::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-12.18:41:29::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:29::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:29::SCWPlatform:: Platform location is /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:29::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:29::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:29::SCWPlatform::Removing the HwDB with name /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:30::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:30::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:30::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:30::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:30::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:30::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWReader::Active system found as  mpsoc_uart_loop_platform
TRACE::2021-06-12.18:41:34::SCWReader::Handling sysconfig mpsoc_uart_loop_platform
TRACE::2021-06-12.18:41:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-12.18:41:34::SCWDomain:: Using the QEMU Data from install at  : /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-06-12.18:41:34::SCWDomain:: Using the QEMU args  from install at  : /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-12.18:41:34::SCWMssOS::No sw design opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::mss exists loading the mss file  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::Opened the sw design from mss  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::Adding the swdes entry /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-06-12.18:41:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-12.18:41:34::SCWMssOS::Opened the sw design.  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:34::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:34::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-06-12.18:41:34::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:34::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-12.18:41:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:34::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWReader::No isolation master present  
TRACE::2021-06-12.18:41:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-12.18:41:34::SCWDomain:: Using the QEMU Data from install at  : /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-06-12.18:41:34::SCWDomain:: Using the QEMU args  from install at  : /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:34::SCWMssOS::No sw design opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::mss exists loading the mss file  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::Opened the sw design from mss  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::Adding the swdes entry /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-06-12.18:41:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-12.18:41:34::SCWMssOS::Opened the sw design.  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:34::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-12.18:41:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:34::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:34::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:34::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:34::SCWReader::No isolation master present  
LOG::2021-06-12.18:41:45::SCWPlatform::Started generating the artifacts platform mpsoc_uart_loop_platform
TRACE::2021-06-12.18:41:45::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-12.18:41:45::SCWPlatform::Started generating the artifacts for system configuration mpsoc_uart_loop_platform
LOG::2021-06-12.18:41:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-06-12.18:41:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-06-12.18:41:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-12.18:41:45::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-06-12.18:41:45::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:45::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:45::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:45::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:45::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:45::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:45::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:45::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:45::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:45::SCWBDomain::Completed writing the mss file at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-06-12.18:41:45::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-12.18:41:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-06-12.18:41:45::SCWBDomain::System Command Ran  cd  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2021-06-12.18:41:45::SCWBDomain::make: Entering directory '/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsb
TRACE::2021-06-12.18:41:45::SCWBDomain::l_bsp'

TRACE::2021-06-12.18:41:45::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-06-12.18:41:45::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-06-12.18:41:45::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-06-12.18:41:45::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-06-12.18:41:45::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2021-06-12.18:41:45::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2021-06-12.18:41:45::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-06-12.18:41:45::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-06-12.18:41:45::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-06-12.18:41:45::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-06-12.18:41:45::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-06-12.18:41:45::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-06-12.18:41:45::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-06-12.18:41:45::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-06-12.18:41:45::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-06-12.18:41:45::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-06-12.18:41:45::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-06-12.18:41:45::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2021-06-12.18:41:45::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2021-06-12.18:41:45::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-06-12.18:41:45::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-06-12.18:41:45::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-06-12.18:41:45::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-06-12.18:41:45::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-06-12.18:41:45::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-06-12.18:41:45::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-06-12.18:41:45::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-06-12.18:41:45::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-06-12.18:41:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-06-12.18:41:45::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-06-12.18:41:45::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-06-12.18:41:45::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-06-12.18:41:45::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-06-12.18:41:45::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-06-12.18:41:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-06-12.18:41:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-06-12.18:41:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-06-12.18:41:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-06-12.18:41:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-06-12.18:41:45::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2021-06-12.18:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-06-12.18:41:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-06-12.18:41:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:50::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-06-12.18:41:50::SCWBDomain::make --no-print-directory archive

TRACE::2021-06-12.18:41:50::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0
TRACE::2021-06-12.18:41:50::SCWBDomain::/lib/fstat.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/outbyte.
TRACE::2021-06-12.18:41:50::SCWBDomain::o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2021-06-12.18:41:50::SCWBDomain::scugic_sinit.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/
TRACE::2021-06-12.18:41:50::SCWBDomain::xdmaps_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9
TRACE::2021-06-12.18:41:50::SCWBDomain::_0/lib/usleep.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa
TRACE::2021-06-12.18:41:50::SCWBDomain::9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_clocking.o ps7_corte
TRACE::2021-06-12.18:41:50::SCWBDomain::xa9_0/lib/write.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cor
TRACE::2021-06-12.18:41:50::SCWBDomain::texa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/li
TRACE::2021-06-12.18:41:50::SCWBDomain::b/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/putnum.o
TRACE::2021-06-12.18:41:50::SCWBDomain:: ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/x
TRACE::2021-06-12.18:41:50::SCWBDomain::il_testio.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xsc
TRACE::2021-06-12.18:41:50::SCWBDomain::utimer_sinit.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xscutimer_g.o ps7
TRACE::2021-06-12.18:41:50::SCWBDomain::_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xdevcfg_hw.
TRACE::2021-06-12.18:41:50::SCWBDomain::o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/
TRACE::2021-06-12.18:41:50::SCWBDomain::lib/xqspips_options.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9
TRACE::2021-06-12.18:41:50::SCWBDomain::_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0
TRACE::2021-06-12.18:41:50::SCWBDomain::/lib/boot.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa
TRACE::2021-06-12.18:41:50::SCWBDomain::9_0/lib/xemacps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/li
TRACE::2021-06-12.18:41:50::SCWBDomain::b/isatty.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2021-06-12.18:41:50::SCWBDomain::/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0
TRACE::2021-06-12.18:41:50::SCWBDomain::/lib/xemacps_control.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xscuwdt_g.o 
TRACE::2021-06-12.18:41:50::SCWBDomain::ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/sleep.o ps7_corte
TRACE::2021-06-12.18:41:50::SCWBDomain::xa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xgpiops_hw.o 
TRACE::2021-06-12.18:41:50::SCWBDomain::ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_
TRACE::2021-06-12.18:41:50::SCWBDomain::cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/translation_table.
TRACE::2021-06-12.18:41:50::SCWBDomain::o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7
TRACE::2021-06-12.18:41:50::SCWBDomain::_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xil_printf.o ps7_c
TRACE::2021-06-12.18:41:50::SCWBDomain::ortexa9_0/lib/xl2cc_counter.o

TRACE::2021-06-12.18:41:50::SCWBDomain::Finished building libraries

TRACE::2021-06-12.18:41:50::SCWBDomain::make: Leaving directory '/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl
TRACE::2021-06-12.18:41:50::SCWBDomain::_bsp'

TRACE::2021-06-12.18:41:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-06-12.18:41:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-06-12.18:41:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-06-12.18:41:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-06-12.18:41:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-06-12.18:41:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-06-12.18:41:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-06-12.18:41:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-06-12.18:41:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-06-12.18:41:50::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-06-12.18:41:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-06-12.18:41:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-06-12.18:41:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-06-12.18:41:51::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-06-12.18:41:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-06-12.18:41:51::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-06-12.18:41:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-06-12.18:41:51::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-06-12.18:41:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-06-12.18:41:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-06-12.18:41:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-06-12.18:41:51::SCWBDomain::exa9_0/include -I.

TRACE::2021-06-12.18:41:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-06-12.18:41:51::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-06-12.18:41:51::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  pcap.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  ps7_init.o  nor.o  nand.o  sd
TRACE::2021-06-12.18:41:51::SCWBDomain::.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-06-12.18:41:51::SCWBDomain::-Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lg
TRACE::2021-06-12.18:41:51::SCWBDomain::cc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzy
TRACE::2021-06-12.18:41:51::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-06-12.18:41:51::SCWSystem::Checking the domain standalone_domain
LOG::2021-06-12.18:41:51::SCWSystem::Not a boot domain 
LOG::2021-06-12.18:41:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-06-12.18:41:51::SCWDomain::Generating domain artifcats
TRACE::2021-06-12.18:41:51::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-12.18:41:51::SCWMssOS::Copying the qemu file from  /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/export/mpsoc_uart_loop_platform/sw/mpsoc_uart_loop_platform/qemu/
TRACE::2021-06-12.18:41:51::SCWMssOS::Copying the qemu file from  /home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/export/mpsoc_uart_loop_platform/sw/mpsoc_uart_loop_platform/standalone_domain/qemu/
TRACE::2021-06-12.18:41:51::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-12.18:41:51::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:51::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:51::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:51::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:51::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:51::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:51::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:51::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:51::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:51::SCWMssOS::Completed writing the mss file at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-06-12.18:41:51::SCWMssOS::Mss edits present, copying mssfile into export location /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-12.18:41:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-12.18:41:51::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-06-12.18:41:51::SCWMssOS::doing bsp build ... 
TRACE::2021-06-12.18:41:51::SCWMssOS::System Command Ran  cd  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2021-06-12.18:41:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-06-12.18:41:51::SCWMssOS::Finished building libraries sequentially.

TRACE::2021-06-12.18:41:51::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-06-12.18:41:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-06-12.18:41:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-06-12.18:41:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-06-12.18:41:51::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2021-06-12.18:41:51::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2021-06-12.18:41:51::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-06-12.18:41:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-06-12.18:41:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-06-12.18:41:51::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-06-12.18:41:51::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:51::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:51::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-06-12.18:41:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-06-12.18:41:51::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-06-12.18:41:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-06-12.18:41:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:51::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-06-12.18:41:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-06-12.18:41:51::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-06-12.18:41:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-06-12.18:41:51::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-06-12.18:41:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-06-12.18:41:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-06-12.18:41:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-06-12.18:41:51::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-06-12.18:41:51::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-06-12.18:41:51::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2021-06-12.18:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-06-12.18:41:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-06-12.18:41:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2021-06-12.18:41:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-06-12.18:41:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-06-12.18:41:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2021-06-12.18:41:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-06-12.18:41:52::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-06-12.18:41:52::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2021-06-12.18:41:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2021-06-12.18:41:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-06-12.18:41:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-06-12.18:41:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2021-06-12.18:41:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-06-12.18:41:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-06-12.18:41:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-06-12.18:41:55::SCWMssOS::Finished building libraries parallelly.

TRACE::2021-06-12.18:41:55::SCWMssOS::make --no-print-directory archive

TRACE::2021-06-12.18:41:55::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xsc
TRACE::2021-06-12.18:41:55::SCWMssOS::ugic_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_hw.o p
TRACE::2021-06-12.18:41:55::SCWMssOS::s7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/x
TRACE::2021-06-12.18:41:55::SCWMssOS::gpiops_intr.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xil_s
TRACE::2021-06-12.18:41:55::SCWMssOS::leepcommon.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/
TRACE::2021-06-12.18:41:55::SCWMssOS::xemacps_intr.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/l
TRACE::2021-06-12.18:41:55::SCWMssOS::ib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib
TRACE::2021-06-12.18:41:55::SCWMssOS::/write.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/l
TRACE::2021-06-12.18:41:55::SCWMssOS::ib/xqspips_g.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/cl
TRACE::2021-06-12.18:41:55::SCWMssOS::ose.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/putnum.o ps7
TRACE::2021-06-12.18:41:55::SCWMssOS::_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xil_t
TRACE::2021-06-12.18:41:55::SCWMssOS::estio.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutim
TRACE::2021-06-12.18:41:56::SCWMssOS::er_sinit.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cor
TRACE::2021-06-12.18:41:56::SCWMssOS::texa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps
TRACE::2021-06-12.18:41:56::SCWMssOS::7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/
TRACE::2021-06-12.18:41:56::SCWMssOS::xqspips_options.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2021-06-12.18:41:56::SCWMssOS::ib/xdevcfg_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib
TRACE::2021-06-12.18:41:56::SCWMssOS::/sbrk.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/li
TRACE::2021-06-12.18:41:56::SCWMssOS::b/xadcps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xcore
TRACE::2021-06-12.18:41:56::SCWMssOS::sightpsdcc.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/
TRACE::2021-06-12.18:41:56::SCWMssOS::lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9
TRACE::2021-06-12.18:41:56::SCWMssOS::_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/errno.o ps7_cort
TRACE::2021-06-12.18:41:56::SCWMssOS::exa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cor
TRACE::2021-06-12.18:41:56::SCWMssOS::texa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_co
TRACE::2021-06-12.18:41:56::SCWMssOS::rtexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cort
TRACE::2021-06-12.18:41:56::SCWMssOS::exa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/getpid.o ps7_c
TRACE::2021-06-12.18:41:56::SCWMssOS::ortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/abort.o ps7_cortexa
TRACE::2021-06-12.18:41:56::SCWMssOS::9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_c
TRACE::2021-06-12.18:41:56::SCWMssOS::ortexa9_0/lib/xil_testcache.o

TRACE::2021-06-12.18:41:56::SCWMssOS::Finished building libraries

TRACE::2021-06-12.18:41:56::SCWMssOS::Copying to export directory.
TRACE::2021-06-12.18:41:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-12.18:41:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-12.18:41:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-06-12.18:41:56::SCWSystem::Completed Processing the sysconfig mpsoc_uart_loop_platform
LOG::2021-06-12.18:41:56::SCWPlatform::Completed generating the artifacts for system configuration mpsoc_uart_loop_platform
TRACE::2021-06-12.18:41:56::SCWPlatform::Started preparing the platform 
TRACE::2021-06-12.18:41:56::SCWSystem::Writing the bif file for system config mpsoc_uart_loop_platform
TRACE::2021-06-12.18:41:56::SCWSystem::dir created 
TRACE::2021-06-12.18:41:56::SCWSystem::Writing the bif 
TRACE::2021-06-12.18:41:56::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-12.18:41:56::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-12.18:41:56::SCWPlatform::Completed generating the platform
TRACE::2021-06-12.18:41:56::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:56::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:56::SCWMssOS::Saving the mss changes /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-12.18:41:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-12.18:41:56::SCWMssOS::Commit changes completed.
TRACE::2021-06-12.18:41:56::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:56::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:56::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:56::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:56::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-06-12.18:41:56::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:56::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:56::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:56::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:56::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:56::SCWWriter::formatted JSON is {
	"platformName":	"mpsoc_uart_loop_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mpsoc_uart_loop_platform",
	"platHandOff":	"/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/hw/mpsoc_uart_loop_hw_export.xsa",
	"platIntHandOff":	"<platformDir>/hw/mpsoc_uart_loop_hw_export.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mpsoc_uart_loop_platform",
	"systems":	[{
			"systemName":	"mpsoc_uart_loop_platform",
			"systemDesc":	"mpsoc_uart_loop_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mpsoc_uart_loop_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bcafae3fe5dc04f70b6b1c6e9414bef7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/varun/tools/XilinX/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"3cea4dfe26e20da11f6f4c2f727fdbc4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-12.18:41:56::SCWPlatform::updated the xpfm file.
TRACE::2021-06-12.18:41:56::SCWPlatform::Trying to open the hw design at /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform::DSA given /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform::DSA absoulate path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform::DSA directory /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw
TRACE::2021-06-12.18:41:56::SCWPlatform:: Platform Path /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/hw/mpsoc_uart_loop_hw_export.xsa
TRACE::2021-06-12.18:41:56::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2021-06-12.18:41:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-06-12.18:41:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-06-12.18:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-12.18:41:56::SCWMssOS::Checking the sw design at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-06-12.18:41:56::SCWMssOS::DEBUG:  swdes dump  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-06-12.18:41:56::SCWMssOS::Sw design exists and opened at  /home/varun/coding/fpga/xylinx/pynq_z1/mpsoc_uart_loop/sw/mpsoc_uart_loop_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
