// Seed: 557377203
module module_0;
  logic id_1;
  assign module_2.id_16 = 0;
  assign id_1 = (-1);
  assign module_1.id_4 = 0;
  assign id_1 = (id_1);
  wire id_2;
  tri  id_3;
  assign id_3 = -1;
  assign id_3 = id_3;
  parameter id_4 = 1 & "";
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input tri1 id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    output wand id_4,
    output supply0 id_5,
    output wand id_6,
    input uwire id_7,
    input wand id_8,
    output tri0 id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wand id_14,
    input wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    output wand id_18,
    input wand id_19,
    input wand id_20,
    input wire id_21,
    output wire id_22,
    input tri id_23,
    output tri id_24
);
  assign id_18 = id_8;
  assign id_3  = -1 >= id_16;
  module_0 modCall_1 ();
  parameter id_26 = 1'b0;
  integer id_27;
  parameter id_28 = id_26;
endmodule
