|cpu
clk => register:PC_reg.clk
clk => if_id:if_id_pipe.clk
clk => regfile:regfile_reg.clk
clk => shift_ext:shift_ext_blk.clk
clk => id_ex:id_ex_pipe.clk
clk => ex_mem:ex_mem_pipe.clk
clk => stb_shift:stb_shift_blk.clk
clk => ldb_shift:ldb_shift_blk.clk
clk => register:ldi_count.clk
clk => mem_wb:mem_wb_pipe.clk
clk => register:CC.clk
pmem_resp_a => ~NO_FANOUT~
pmem_rdata_a[0] => if_id:if_id_pipe.I_rdata_in[0]
pmem_rdata_a[1] => if_id:if_id_pipe.I_rdata_in[1]
pmem_rdata_a[2] => if_id:if_id_pipe.I_rdata_in[2]
pmem_rdata_a[3] => if_id:if_id_pipe.I_rdata_in[3]
pmem_rdata_a[4] => if_id:if_id_pipe.I_rdata_in[4]
pmem_rdata_a[5] => if_id:if_id_pipe.I_rdata_in[5]
pmem_rdata_a[6] => if_id:if_id_pipe.I_rdata_in[6]
pmem_rdata_a[7] => if_id:if_id_pipe.I_rdata_in[7]
pmem_rdata_a[8] => if_id:if_id_pipe.I_rdata_in[8]
pmem_rdata_a[9] => if_id:if_id_pipe.I_rdata_in[9]
pmem_rdata_a[10] => if_id:if_id_pipe.I_rdata_in[10]
pmem_rdata_a[11] => if_id:if_id_pipe.I_rdata_in[11]
pmem_rdata_a[12] => if_id:if_id_pipe.I_rdata_in[12]
pmem_rdata_a[13] => if_id:if_id_pipe.I_rdata_in[13]
pmem_rdata_a[14] => if_id:if_id_pipe.I_rdata_in[14]
pmem_rdata_a[15] => if_id:if_id_pipe.I_rdata_in[15]
pmem_read_a << <GND>
pmem_write_a << <GND>
pmem_address_a[0] << <GND>
pmem_address_a[1] << <GND>
pmem_address_a[2] << <GND>
pmem_address_a[3] << <GND>
pmem_address_a[4] << <GND>
pmem_address_a[5] << <GND>
pmem_address_a[6] << <GND>
pmem_address_a[7] << <GND>
pmem_address_a[8] << <GND>
pmem_address_a[9] << <GND>
pmem_address_a[10] << <GND>
pmem_address_a[11] << <GND>
pmem_address_a[12] << <GND>
pmem_address_a[13] << <GND>
pmem_address_a[14] << <GND>
pmem_address_a[15] << <GND>
pmem_wdata_a[0] << pmem_wdata_a[0].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[1] << pmem_wdata_a[1].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[2] << pmem_wdata_a[2].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[3] << pmem_wdata_a[3].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[4] << pmem_wdata_a[4].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[5] << pmem_wdata_a[5].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[6] << pmem_wdata_a[6].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[7] << pmem_wdata_a[7].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[8] << pmem_wdata_a[8].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[9] << pmem_wdata_a[9].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[10] << pmem_wdata_a[10].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[11] << pmem_wdata_a[11].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[12] << pmem_wdata_a[12].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[13] << pmem_wdata_a[13].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[14] << pmem_wdata_a[14].DB_MAX_OUTPUT_PORT_TYPE
pmem_wdata_a[15] << pmem_wdata_a[15].DB_MAX_OUTPUT_PORT_TYPE
pmem_resp_b => register:ldi_count.in[0]
pmem_rdata_b[0] => pmem_rdata_b[0].IN1
pmem_rdata_b[1] => pmem_rdata_b[1].IN1
pmem_rdata_b[2] => pmem_rdata_b[2].IN1
pmem_rdata_b[3] => pmem_rdata_b[3].IN1
pmem_rdata_b[4] => pmem_rdata_b[4].IN1
pmem_rdata_b[5] => pmem_rdata_b[5].IN1
pmem_rdata_b[6] => pmem_rdata_b[6].IN1
pmem_rdata_b[7] => pmem_rdata_b[7].IN1
pmem_rdata_b[8] => pmem_rdata_b[8].IN1
pmem_rdata_b[9] => pmem_rdata_b[9].IN1
pmem_rdata_b[10] => pmem_rdata_b[10].IN1
pmem_rdata_b[11] => pmem_rdata_b[11].IN1
pmem_rdata_b[12] => pmem_rdata_b[12].IN1
pmem_rdata_b[13] => pmem_rdata_b[13].IN1
pmem_rdata_b[14] => pmem_rdata_b[14].IN1
pmem_rdata_b[15] => pmem_rdata_b[15].IN1
pmem_read_b << <GND>
pmem_write_b << <GND>
pmem_address_b[0] << mux2:ldi_mux.f
pmem_address_b[1] << mux2:ldi_mux.f
pmem_address_b[2] << mux2:ldi_mux.f
pmem_address_b[3] << mux2:ldi_mux.f
pmem_address_b[4] << mux2:ldi_mux.f
pmem_address_b[5] << mux2:ldi_mux.f
pmem_address_b[6] << mux2:ldi_mux.f
pmem_address_b[7] << mux2:ldi_mux.f
pmem_address_b[8] << mux2:ldi_mux.f
pmem_address_b[9] << mux2:ldi_mux.f
pmem_address_b[10] << mux2:ldi_mux.f
pmem_address_b[11] << mux2:ldi_mux.f
pmem_address_b[12] << mux2:ldi_mux.f
pmem_address_b[13] << mux2:ldi_mux.f
pmem_address_b[14] << mux2:ldi_mux.f
pmem_address_b[15] << mux2:ldi_mux.f
pmem_wdata_b[0] << mux4:wdata_mux.f
pmem_wdata_b[1] << mux4:wdata_mux.f
pmem_wdata_b[2] << mux4:wdata_mux.f
pmem_wdata_b[3] << mux4:wdata_mux.f
pmem_wdata_b[4] << mux4:wdata_mux.f
pmem_wdata_b[5] << mux4:wdata_mux.f
pmem_wdata_b[6] << mux4:wdata_mux.f
pmem_wdata_b[7] << mux4:wdata_mux.f
pmem_wdata_b[8] << mux4:wdata_mux.f
pmem_wdata_b[9] << mux4:wdata_mux.f
pmem_wdata_b[10] << mux4:wdata_mux.f
pmem_wdata_b[11] << mux4:wdata_mux.f
pmem_wdata_b[12] << mux4:wdata_mux.f
pmem_wdata_b[13] << mux4:wdata_mux.f
pmem_wdata_b[14] << mux4:wdata_mux.f
pmem_wdata_b[15] << mux4:wdata_mux.f


|cpu|masturgate:master_gater
a => always0.IN0
b => always0.IN1
c => always0.IN1
d => always0.IN1
e => always0.IN1
load <= always0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|register:PC_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|plus2:PC_plus2
in[0] => out[0].DATAIN
in[1] => Add0.IN30
in[2] => Add0.IN29
in[3] => Add0.IN28
in[4] => Add0.IN27
in[5] => Add0.IN26
in[6] => Add0.IN25
in[7] => Add0.IN24
in[8] => Add0.IN23
in[9] => Add0.IN22
in[10] => Add0.IN21
in[11] => Add0.IN20
in[12] => Add0.IN19
in[13] => Add0.IN18
in[14] => Add0.IN17
in[15] => Add0.IN16
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux4:PC_mux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|if_id:if_id_pipe
clk => register:PC_reg.clk
clk => register:I_rdata.clk
PC_reg_in[0] => register:PC_reg.in[0]
PC_reg_in[1] => register:PC_reg.in[1]
PC_reg_in[2] => register:PC_reg.in[2]
PC_reg_in[3] => register:PC_reg.in[3]
PC_reg_in[4] => register:PC_reg.in[4]
PC_reg_in[5] => register:PC_reg.in[5]
PC_reg_in[6] => register:PC_reg.in[6]
PC_reg_in[7] => register:PC_reg.in[7]
PC_reg_in[8] => register:PC_reg.in[8]
PC_reg_in[9] => register:PC_reg.in[9]
PC_reg_in[10] => register:PC_reg.in[10]
PC_reg_in[11] => register:PC_reg.in[11]
PC_reg_in[12] => register:PC_reg.in[12]
PC_reg_in[13] => register:PC_reg.in[13]
PC_reg_in[14] => register:PC_reg.in[14]
PC_reg_in[15] => register:PC_reg.in[15]
PC_reg_out[0] <= register:PC_reg.out[0]
PC_reg_out[1] <= register:PC_reg.out[1]
PC_reg_out[2] <= register:PC_reg.out[2]
PC_reg_out[3] <= register:PC_reg.out[3]
PC_reg_out[4] <= register:PC_reg.out[4]
PC_reg_out[5] <= register:PC_reg.out[5]
PC_reg_out[6] <= register:PC_reg.out[6]
PC_reg_out[7] <= register:PC_reg.out[7]
PC_reg_out[8] <= register:PC_reg.out[8]
PC_reg_out[9] <= register:PC_reg.out[9]
PC_reg_out[10] <= register:PC_reg.out[10]
PC_reg_out[11] <= register:PC_reg.out[11]
PC_reg_out[12] <= register:PC_reg.out[12]
PC_reg_out[13] <= register:PC_reg.out[13]
PC_reg_out[14] <= register:PC_reg.out[14]
PC_reg_out[15] <= register:PC_reg.out[15]
I_rdata_in[0] => register:I_rdata.in[0]
I_rdata_in[1] => register:I_rdata.in[1]
I_rdata_in[2] => register:I_rdata.in[2]
I_rdata_in[3] => register:I_rdata.in[3]
I_rdata_in[4] => register:I_rdata.in[4]
I_rdata_in[5] => register:I_rdata.in[5]
I_rdata_in[6] => register:I_rdata.in[6]
I_rdata_in[7] => register:I_rdata.in[7]
I_rdata_in[8] => register:I_rdata.in[8]
I_rdata_in[9] => register:I_rdata.in[9]
I_rdata_in[10] => register:I_rdata.in[10]
I_rdata_in[11] => register:I_rdata.in[11]
I_rdata_in[12] => register:I_rdata.in[12]
I_rdata_in[13] => register:I_rdata.in[13]
I_rdata_in[14] => register:I_rdata.in[14]
I_rdata_in[15] => register:I_rdata.in[15]
I_rdata_out[0] <= register:I_rdata.out[0]
I_rdata_out[1] <= register:I_rdata.out[1]
I_rdata_out[2] <= register:I_rdata.out[2]
I_rdata_out[3] <= register:I_rdata.out[3]
I_rdata_out[4] <= register:I_rdata.out[4]
I_rdata_out[5] <= register:I_rdata.out[5]
I_rdata_out[6] <= register:I_rdata.out[6]
I_rdata_out[7] <= register:I_rdata.out[7]
I_rdata_out[8] <= register:I_rdata.out[8]
I_rdata_out[9] <= register:I_rdata.out[9]
I_rdata_out[10] <= register:I_rdata.out[10]
I_rdata_out[11] <= register:I_rdata.out[11]
I_rdata_out[12] <= register:I_rdata.out[12]
I_rdata_out[13] <= register:I_rdata.out[13]
I_rdata_out[14] <= register:I_rdata.out[14]
I_rdata_out[15] <= register:I_rdata.out[15]


|cpu|if_id:if_id_pipe|register:PC_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|if_id:if_id_pipe|register:I_rdata
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|regfile:regfile_reg
clk => data.we_a.CLK
clk => data.waddr_a[2].CLK
clk => data.waddr_a[1].CLK
clk => data.waddr_a[0].CLK
clk => data.data_a[15].CLK
clk => data.data_a[14].CLK
clk => data.data_a[13].CLK
clk => data.data_a[12].CLK
clk => data.data_a[11].CLK
clk => data.data_a[10].CLK
clk => data.data_a[9].CLK
clk => data.data_a[8].CLK
clk => data.data_a[7].CLK
clk => data.data_a[6].CLK
clk => data.data_a[5].CLK
clk => data.data_a[4].CLK
clk => data.data_a[3].CLK
clk => data.data_a[2].CLK
clk => data.data_a[1].CLK
clk => data.data_a[0].CLK
clk => data.CLK0
load => data.we_a.DATAIN
load => data.WE
in[0] => data.data_a[0].DATAIN
in[0] => data.DATAIN
in[1] => data.data_a[1].DATAIN
in[1] => data.DATAIN1
in[2] => data.data_a[2].DATAIN
in[2] => data.DATAIN2
in[3] => data.data_a[3].DATAIN
in[3] => data.DATAIN3
in[4] => data.data_a[4].DATAIN
in[4] => data.DATAIN4
in[5] => data.data_a[5].DATAIN
in[5] => data.DATAIN5
in[6] => data.data_a[6].DATAIN
in[6] => data.DATAIN6
in[7] => data.data_a[7].DATAIN
in[7] => data.DATAIN7
in[8] => data.data_a[8].DATAIN
in[8] => data.DATAIN8
in[9] => data.data_a[9].DATAIN
in[9] => data.DATAIN9
in[10] => data.data_a[10].DATAIN
in[10] => data.DATAIN10
in[11] => data.data_a[11].DATAIN
in[11] => data.DATAIN11
in[12] => data.data_a[12].DATAIN
in[12] => data.DATAIN12
in[13] => data.data_a[13].DATAIN
in[13] => data.DATAIN13
in[14] => data.data_a[14].DATAIN
in[14] => data.DATAIN14
in[15] => data.data_a[15].DATAIN
in[15] => data.DATAIN15
src_a[0] => data.RADDR
src_a[1] => data.RADDR1
src_a[2] => data.RADDR2
src_b[0] => data.PORTBRADDR
src_b[1] => data.PORTBRADDR1
src_b[2] => data.PORTBRADDR2
dest[0] => data.waddr_a[0].DATAIN
dest[0] => data.WADDR
dest[1] => data.waddr_a[1].DATAIN
dest[1] => data.WADDR1
dest[2] => data.waddr_a[2].DATAIN
dest[2] => data.WADDR2
reg_a[0] <= reg_a[0].DB_MAX_OUTPUT_PORT_TYPE
reg_a[1] <= reg_a[1].DB_MAX_OUTPUT_PORT_TYPE
reg_a[2] <= reg_a[2].DB_MAX_OUTPUT_PORT_TYPE
reg_a[3] <= reg_a[3].DB_MAX_OUTPUT_PORT_TYPE
reg_a[4] <= reg_a[4].DB_MAX_OUTPUT_PORT_TYPE
reg_a[5] <= reg_a[5].DB_MAX_OUTPUT_PORT_TYPE
reg_a[6] <= reg_a[6].DB_MAX_OUTPUT_PORT_TYPE
reg_a[7] <= reg_a[7].DB_MAX_OUTPUT_PORT_TYPE
reg_a[8] <= reg_a[8].DB_MAX_OUTPUT_PORT_TYPE
reg_a[9] <= reg_a[9].DB_MAX_OUTPUT_PORT_TYPE
reg_a[10] <= reg_a[10].DB_MAX_OUTPUT_PORT_TYPE
reg_a[11] <= reg_a[11].DB_MAX_OUTPUT_PORT_TYPE
reg_a[12] <= reg_a[12].DB_MAX_OUTPUT_PORT_TYPE
reg_a[13] <= reg_a[13].DB_MAX_OUTPUT_PORT_TYPE
reg_a[14] <= reg_a[14].DB_MAX_OUTPUT_PORT_TYPE
reg_a[15] <= reg_a[15].DB_MAX_OUTPUT_PORT_TYPE
reg_b[0] <= reg_b[0].DB_MAX_OUTPUT_PORT_TYPE
reg_b[1] <= reg_b[1].DB_MAX_OUTPUT_PORT_TYPE
reg_b[2] <= reg_b[2].DB_MAX_OUTPUT_PORT_TYPE
reg_b[3] <= reg_b[3].DB_MAX_OUTPUT_PORT_TYPE
reg_b[4] <= reg_b[4].DB_MAX_OUTPUT_PORT_TYPE
reg_b[5] <= reg_b[5].DB_MAX_OUTPUT_PORT_TYPE
reg_b[6] <= reg_b[6].DB_MAX_OUTPUT_PORT_TYPE
reg_b[7] <= reg_b[7].DB_MAX_OUTPUT_PORT_TYPE
reg_b[8] <= reg_b[8].DB_MAX_OUTPUT_PORT_TYPE
reg_b[9] <= reg_b[9].DB_MAX_OUTPUT_PORT_TYPE
reg_b[10] <= reg_b[10].DB_MAX_OUTPUT_PORT_TYPE
reg_b[11] <= reg_b[11].DB_MAX_OUTPUT_PORT_TYPE
reg_b[12] <= reg_b[12].DB_MAX_OUTPUT_PORT_TYPE
reg_b[13] <= reg_b[13].DB_MAX_OUTPUT_PORT_TYPE
reg_b[14] <= reg_b[14].DB_MAX_OUTPUT_PORT_TYPE
reg_b[15] <= reg_b[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux2:sr1_mux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux2:sr2_mux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|shift_ext:shift_ext_blk
clk => ~NO_FANOUT~
in[0] => ~NO_FANOUT~
in[1] => ~NO_FANOUT~
in[2] => ~NO_FANOUT~
in[3] => ~NO_FANOUT~
in[4] => ~NO_FANOUT~
in[5] => ~NO_FANOUT~
in[6] => ~NO_FANOUT~
in[7] => ~NO_FANOUT~
in[8] => ~NO_FANOUT~
in[9] => ~NO_FANOUT~
in[10] => ~NO_FANOUT~
in[11] => ~NO_FANOUT~
in[12] => ~NO_FANOUT~
in[13] => ~NO_FANOUT~
in[14] => ~NO_FANOUT~
in[15] => ~NO_FANOUT~
adj6_out[0] <= <GND>
adj6_out[1] <= <GND>
adj6_out[2] <= <GND>
adj6_out[3] <= <GND>
adj6_out[4] <= <GND>
adj6_out[5] <= <GND>
adj6_out[6] <= <GND>
adj6_out[7] <= <GND>
adj6_out[8] <= <GND>
adj6_out[9] <= <GND>
adj6_out[10] <= <GND>
adj6_out[11] <= <GND>
adj6_out[12] <= <GND>
adj6_out[13] <= <GND>
adj6_out[14] <= <GND>
adj6_out[15] <= <GND>
adj9_out[0] <= <GND>
adj9_out[1] <= <GND>
adj9_out[2] <= <GND>
adj9_out[3] <= <GND>
adj9_out[4] <= <GND>
adj9_out[5] <= <GND>
adj9_out[6] <= <GND>
adj9_out[7] <= <GND>
adj9_out[8] <= <GND>
adj9_out[9] <= <GND>
adj9_out[10] <= <GND>
adj9_out[11] <= <GND>
adj9_out[12] <= <GND>
adj9_out[13] <= <GND>
adj9_out[14] <= <GND>
adj9_out[15] <= <GND>
adj11_out[0] <= <GND>
adj11_out[1] <= <GND>
adj11_out[2] <= <GND>
adj11_out[3] <= <GND>
adj11_out[4] <= <GND>
adj11_out[5] <= <GND>
adj11_out[6] <= <GND>
adj11_out[7] <= <GND>
adj11_out[8] <= <GND>
adj11_out[9] <= <GND>
adj11_out[10] <= <GND>
adj11_out[11] <= <GND>
adj11_out[12] <= <GND>
adj11_out[13] <= <GND>
adj11_out[14] <= <GND>
adj11_out[15] <= <GND>
offset6_out[0] <= <GND>
offset6_out[1] <= <GND>
offset6_out[2] <= <GND>
offset6_out[3] <= <GND>
offset6_out[4] <= <GND>
offset6_out[5] <= <GND>
offset6_out[6] <= <GND>
offset6_out[7] <= <GND>
offset6_out[8] <= <GND>
offset6_out[9] <= <GND>
offset6_out[10] <= <GND>
offset6_out[11] <= <GND>
offset6_out[12] <= <GND>
offset6_out[13] <= <GND>
offset6_out[14] <= <GND>
offset6_out[15] <= <GND>
trapvect8_out[0] <= <GND>
trapvect8_out[1] <= <GND>
trapvect8_out[2] <= <GND>
trapvect8_out[3] <= <GND>
trapvect8_out[4] <= <GND>
trapvect8_out[5] <= <GND>
trapvect8_out[6] <= <GND>
trapvect8_out[7] <= <GND>
trapvect8_out[8] <= <GND>
trapvect8_out[9] <= <GND>
trapvect8_out[10] <= <GND>
trapvect8_out[11] <= <GND>
trapvect8_out[12] <= <GND>
trapvect8_out[13] <= <GND>
trapvect8_out[14] <= <GND>
trapvect8_out[15] <= <GND>
imm5_out[0] <= <GND>
imm5_out[1] <= <GND>
imm5_out[2] <= <GND>
imm5_out[3] <= <GND>
imm5_out[4] <= <GND>
imm5_out[5] <= <GND>
imm5_out[6] <= <GND>
imm5_out[7] <= <GND>
imm5_out[8] <= <GND>
imm5_out[9] <= <GND>
imm5_out[10] <= <GND>
imm5_out[11] <= <GND>
imm5_out[12] <= <GND>
imm5_out[13] <= <GND>
imm5_out[14] <= <GND>
imm5_out[15] <= <GND>
imm4_out[0] <= <GND>
imm4_out[1] <= <GND>
imm4_out[2] <= <GND>
imm4_out[3] <= <GND>
imm4_out[4] <= <GND>
imm4_out[5] <= <GND>
imm4_out[6] <= <GND>
imm4_out[7] <= <GND>
imm4_out[8] <= <GND>
imm4_out[9] <= <GND>
imm4_out[10] <= <GND>
imm4_out[11] <= <GND>
imm4_out[12] <= <GND>
imm4_out[13] <= <GND>
imm4_out[14] <= <GND>
imm4_out[15] <= <GND>


|cpu|control_rom:control_rom_blk
opcode[0] => Equal0.IN7
opcode[0] => Equal1.IN7
opcode[0] => Equal2.IN7
opcode[0] => Equal3.IN7
opcode[0] => Equal4.IN7
opcode[0] => Equal5.IN7
opcode[0] => Equal6.IN7
opcode[0] => Equal7.IN7
opcode[0] => Equal8.IN7
opcode[0] => Equal9.IN7
opcode[0] => Equal10.IN7
opcode[0] => Equal11.IN7
opcode[0] => Equal12.IN7
opcode[0] => Equal13.IN7
opcode[0] => Equal14.IN7
opcode[0] => ctrl.DATAA
opcode[1] => Equal0.IN6
opcode[1] => Equal1.IN6
opcode[1] => Equal2.IN6
opcode[1] => Equal3.IN6
opcode[1] => Equal4.IN6
opcode[1] => Equal5.IN6
opcode[1] => Equal6.IN6
opcode[1] => Equal7.IN6
opcode[1] => Equal8.IN6
opcode[1] => Equal9.IN6
opcode[1] => Equal10.IN6
opcode[1] => Equal11.IN6
opcode[1] => Equal12.IN6
opcode[1] => Equal13.IN6
opcode[1] => Equal14.IN6
opcode[1] => ctrl.DATAA
opcode[2] => Equal0.IN5
opcode[2] => Equal1.IN5
opcode[2] => Equal2.IN5
opcode[2] => Equal3.IN5
opcode[2] => Equal4.IN5
opcode[2] => Equal5.IN5
opcode[2] => Equal6.IN5
opcode[2] => Equal7.IN5
opcode[2] => Equal8.IN5
opcode[2] => Equal9.IN5
opcode[2] => Equal10.IN5
opcode[2] => Equal11.IN5
opcode[2] => Equal12.IN5
opcode[2] => Equal13.IN5
opcode[2] => Equal14.IN5
opcode[2] => ctrl.DATAA
opcode[3] => Equal0.IN4
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN4
opcode[3] => Equal4.IN4
opcode[3] => Equal5.IN4
opcode[3] => Equal6.IN4
opcode[3] => Equal7.IN4
opcode[3] => Equal8.IN4
opcode[3] => Equal9.IN4
opcode[3] => Equal10.IN4
opcode[3] => Equal11.IN4
opcode[3] => Equal12.IN4
opcode[3] => Equal13.IN4
opcode[3] => Equal14.IN4
opcode[3] => ctrl.DATAA
bit11 => Selector2.IN5
bit11 => Selector1.IN2
bit5 => Selector0.IN6
bit5 => Selector0.IN7
bit4 => ~NO_FANOUT~
ctrl.stall <= <GND>
ctrl.reg_load <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ctrl.br_code <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ctrl.ldi_mux_sel <= <GND>
ctrl.d_cache_write <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
ctrl.d_cache_read <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
ctrl.wdata_mux_sel[0] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
ctrl.wdata_mux_sel[1] <= <GND>
ctrl.addr_mux_sel[0] <= <GND>
ctrl.addr_mux_sel[1] <= <GND>
ctrl.dest_mux_sel <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ctrl.data_mux_sel[0] <= <GND>
ctrl.data_mux_sel[1] <= <GND>
ctrl.data_mux_sel[2] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
ctrl.sr2_mux_sel <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
ctrl.sr1_mux_sel <= <GND>
ctrl.pc_mux_sel[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
ctrl.pc_mux_sel[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
ctrl.offset_mux_sel <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ctrl.alu_mux_sel[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl.alu_mux_sel[1] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
ctrl.alu_mux_sel[2] <= <GND>
ctrl.load_regfile <= <GND>
ctrl.load_cc <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ctrl.aluop[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ctrl.aluop[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ctrl.aluop[2] <= <GND>
ctrl.aluop[3] <= <GND>
ctrl.opcode[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl.opcode[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl.opcode[2] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl.opcode[3] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe
clk => register:PC_reg.clk
clk => register:SR1_reg.clk
clk => register:SR2_reg.clk
clk => register:imm4_reg.clk
clk => register:imm5_reg.clk
clk => register:adj6_reg.clk
clk => register:adj9_reg.clk
clk => register:adj11_reg.clk
clk => register:offset6_reg.clk
clk => register:dest_reg.clk
clk => register:trapvect8_reg.clk
clk => register:cword_reg.clk
PC_reg_in[0] => register:PC_reg.in[0]
PC_reg_in[1] => register:PC_reg.in[1]
PC_reg_in[2] => register:PC_reg.in[2]
PC_reg_in[3] => register:PC_reg.in[3]
PC_reg_in[4] => register:PC_reg.in[4]
PC_reg_in[5] => register:PC_reg.in[5]
PC_reg_in[6] => register:PC_reg.in[6]
PC_reg_in[7] => register:PC_reg.in[7]
PC_reg_in[8] => register:PC_reg.in[8]
PC_reg_in[9] => register:PC_reg.in[9]
PC_reg_in[10] => register:PC_reg.in[10]
PC_reg_in[11] => register:PC_reg.in[11]
PC_reg_in[12] => register:PC_reg.in[12]
PC_reg_in[13] => register:PC_reg.in[13]
PC_reg_in[14] => register:PC_reg.in[14]
PC_reg_in[15] => register:PC_reg.in[15]
SR1_reg_in[0] => register:SR1_reg.in[0]
SR1_reg_in[1] => register:SR1_reg.in[1]
SR1_reg_in[2] => register:SR1_reg.in[2]
SR1_reg_in[3] => register:SR1_reg.in[3]
SR1_reg_in[4] => register:SR1_reg.in[4]
SR1_reg_in[5] => register:SR1_reg.in[5]
SR1_reg_in[6] => register:SR1_reg.in[6]
SR1_reg_in[7] => register:SR1_reg.in[7]
SR1_reg_in[8] => register:SR1_reg.in[8]
SR1_reg_in[9] => register:SR1_reg.in[9]
SR1_reg_in[10] => register:SR1_reg.in[10]
SR1_reg_in[11] => register:SR1_reg.in[11]
SR1_reg_in[12] => register:SR1_reg.in[12]
SR1_reg_in[13] => register:SR1_reg.in[13]
SR1_reg_in[14] => register:SR1_reg.in[14]
SR1_reg_in[15] => register:SR1_reg.in[15]
SR2_reg_in[0] => register:SR2_reg.in[0]
SR2_reg_in[1] => register:SR2_reg.in[1]
SR2_reg_in[2] => register:SR2_reg.in[2]
SR2_reg_in[3] => register:SR2_reg.in[3]
SR2_reg_in[4] => register:SR2_reg.in[4]
SR2_reg_in[5] => register:SR2_reg.in[5]
SR2_reg_in[6] => register:SR2_reg.in[6]
SR2_reg_in[7] => register:SR2_reg.in[7]
SR2_reg_in[8] => register:SR2_reg.in[8]
SR2_reg_in[9] => register:SR2_reg.in[9]
SR2_reg_in[10] => register:SR2_reg.in[10]
SR2_reg_in[11] => register:SR2_reg.in[11]
SR2_reg_in[12] => register:SR2_reg.in[12]
SR2_reg_in[13] => register:SR2_reg.in[13]
SR2_reg_in[14] => register:SR2_reg.in[14]
SR2_reg_in[15] => register:SR2_reg.in[15]
imm4_reg_in[0] => register:imm4_reg.in[0]
imm4_reg_in[1] => register:imm4_reg.in[1]
imm4_reg_in[2] => register:imm4_reg.in[2]
imm4_reg_in[3] => register:imm4_reg.in[3]
imm4_reg_in[4] => register:imm4_reg.in[4]
imm4_reg_in[5] => register:imm4_reg.in[5]
imm4_reg_in[6] => register:imm4_reg.in[6]
imm4_reg_in[7] => register:imm4_reg.in[7]
imm4_reg_in[8] => register:imm4_reg.in[8]
imm4_reg_in[9] => register:imm4_reg.in[9]
imm4_reg_in[10] => register:imm4_reg.in[10]
imm4_reg_in[11] => register:imm4_reg.in[11]
imm4_reg_in[12] => register:imm4_reg.in[12]
imm4_reg_in[13] => register:imm4_reg.in[13]
imm4_reg_in[14] => register:imm4_reg.in[14]
imm4_reg_in[15] => register:imm4_reg.in[15]
imm5_reg_in[0] => register:imm5_reg.in[0]
imm5_reg_in[1] => register:imm5_reg.in[1]
imm5_reg_in[2] => register:imm5_reg.in[2]
imm5_reg_in[3] => register:imm5_reg.in[3]
imm5_reg_in[4] => register:imm5_reg.in[4]
imm5_reg_in[5] => register:imm5_reg.in[5]
imm5_reg_in[6] => register:imm5_reg.in[6]
imm5_reg_in[7] => register:imm5_reg.in[7]
imm5_reg_in[8] => register:imm5_reg.in[8]
imm5_reg_in[9] => register:imm5_reg.in[9]
imm5_reg_in[10] => register:imm5_reg.in[10]
imm5_reg_in[11] => register:imm5_reg.in[11]
imm5_reg_in[12] => register:imm5_reg.in[12]
imm5_reg_in[13] => register:imm5_reg.in[13]
imm5_reg_in[14] => register:imm5_reg.in[14]
imm5_reg_in[15] => register:imm5_reg.in[15]
adj6_reg_in[0] => register:adj6_reg.in[0]
adj6_reg_in[1] => register:adj6_reg.in[1]
adj6_reg_in[2] => register:adj6_reg.in[2]
adj6_reg_in[3] => register:adj6_reg.in[3]
adj6_reg_in[4] => register:adj6_reg.in[4]
adj6_reg_in[5] => register:adj6_reg.in[5]
adj6_reg_in[6] => register:adj6_reg.in[6]
adj6_reg_in[7] => register:adj6_reg.in[7]
adj6_reg_in[8] => register:adj6_reg.in[8]
adj6_reg_in[9] => register:adj6_reg.in[9]
adj6_reg_in[10] => register:adj6_reg.in[10]
adj6_reg_in[11] => register:adj6_reg.in[11]
adj6_reg_in[12] => register:adj6_reg.in[12]
adj6_reg_in[13] => register:adj6_reg.in[13]
adj6_reg_in[14] => register:adj6_reg.in[14]
adj6_reg_in[15] => register:adj6_reg.in[15]
adj9_reg_in[0] => register:adj9_reg.in[0]
adj9_reg_in[1] => register:adj9_reg.in[1]
adj9_reg_in[2] => register:adj9_reg.in[2]
adj9_reg_in[3] => register:adj9_reg.in[3]
adj9_reg_in[4] => register:adj9_reg.in[4]
adj9_reg_in[5] => register:adj9_reg.in[5]
adj9_reg_in[6] => register:adj9_reg.in[6]
adj9_reg_in[7] => register:adj9_reg.in[7]
adj9_reg_in[8] => register:adj9_reg.in[8]
adj9_reg_in[9] => register:adj9_reg.in[9]
adj9_reg_in[10] => register:adj9_reg.in[10]
adj9_reg_in[11] => register:adj9_reg.in[11]
adj9_reg_in[12] => register:adj9_reg.in[12]
adj9_reg_in[13] => register:adj9_reg.in[13]
adj9_reg_in[14] => register:adj9_reg.in[14]
adj9_reg_in[15] => register:adj9_reg.in[15]
adj11_reg_in[0] => register:adj11_reg.in[0]
adj11_reg_in[1] => register:adj11_reg.in[1]
adj11_reg_in[2] => register:adj11_reg.in[2]
adj11_reg_in[3] => register:adj11_reg.in[3]
adj11_reg_in[4] => register:adj11_reg.in[4]
adj11_reg_in[5] => register:adj11_reg.in[5]
adj11_reg_in[6] => register:adj11_reg.in[6]
adj11_reg_in[7] => register:adj11_reg.in[7]
adj11_reg_in[8] => register:adj11_reg.in[8]
adj11_reg_in[9] => register:adj11_reg.in[9]
adj11_reg_in[10] => register:adj11_reg.in[10]
adj11_reg_in[11] => register:adj11_reg.in[11]
adj11_reg_in[12] => register:adj11_reg.in[12]
adj11_reg_in[13] => register:adj11_reg.in[13]
adj11_reg_in[14] => register:adj11_reg.in[14]
adj11_reg_in[15] => register:adj11_reg.in[15]
offset6_reg_in[0] => register:offset6_reg.in[0]
offset6_reg_in[1] => register:offset6_reg.in[1]
offset6_reg_in[2] => register:offset6_reg.in[2]
offset6_reg_in[3] => register:offset6_reg.in[3]
offset6_reg_in[4] => register:offset6_reg.in[4]
offset6_reg_in[5] => register:offset6_reg.in[5]
offset6_reg_in[6] => register:offset6_reg.in[6]
offset6_reg_in[7] => register:offset6_reg.in[7]
offset6_reg_in[8] => register:offset6_reg.in[8]
offset6_reg_in[9] => register:offset6_reg.in[9]
offset6_reg_in[10] => register:offset6_reg.in[10]
offset6_reg_in[11] => register:offset6_reg.in[11]
offset6_reg_in[12] => register:offset6_reg.in[12]
offset6_reg_in[13] => register:offset6_reg.in[13]
offset6_reg_in[14] => register:offset6_reg.in[14]
offset6_reg_in[15] => register:offset6_reg.in[15]
trapvect8_reg_in[0] => register:trapvect8_reg.in[0]
trapvect8_reg_in[1] => register:trapvect8_reg.in[1]
trapvect8_reg_in[2] => register:trapvect8_reg.in[2]
trapvect8_reg_in[3] => register:trapvect8_reg.in[3]
trapvect8_reg_in[4] => register:trapvect8_reg.in[4]
trapvect8_reg_in[5] => register:trapvect8_reg.in[5]
trapvect8_reg_in[6] => register:trapvect8_reg.in[6]
trapvect8_reg_in[7] => register:trapvect8_reg.in[7]
trapvect8_reg_in[8] => register:trapvect8_reg.in[8]
trapvect8_reg_in[9] => register:trapvect8_reg.in[9]
trapvect8_reg_in[10] => register:trapvect8_reg.in[10]
trapvect8_reg_in[11] => register:trapvect8_reg.in[11]
trapvect8_reg_in[12] => register:trapvect8_reg.in[12]
trapvect8_reg_in[13] => register:trapvect8_reg.in[13]
trapvect8_reg_in[14] => register:trapvect8_reg.in[14]
trapvect8_reg_in[15] => register:trapvect8_reg.in[15]
cword_reg_in[0] => register:cword_reg.in[0]
cword_reg_in[1] => register:cword_reg.in[1]
cword_reg_in[2] => register:cword_reg.in[2]
cword_reg_in[3] => register:cword_reg.in[3]
cword_reg_in[4] => register:cword_reg.in[4]
cword_reg_in[5] => register:cword_reg.in[5]
cword_reg_in[6] => register:cword_reg.in[6]
cword_reg_in[7] => register:cword_reg.in[7]
cword_reg_in[8] => register:cword_reg.in[8]
cword_reg_in[9] => register:cword_reg.in[9]
cword_reg_in[10] => register:cword_reg.in[10]
cword_reg_in[11] => register:cword_reg.in[11]
cword_reg_in[12] => register:cword_reg.in[12]
cword_reg_in[13] => register:cword_reg.in[13]
cword_reg_in[14] => register:cword_reg.in[14]
cword_reg_in[15] => register:cword_reg.in[15]
dest_reg_in[0] => register:dest_reg.in[0]
dest_reg_in[1] => register:dest_reg.in[1]
dest_reg_in[2] => register:dest_reg.in[2]
PC_reg_out[0] <= register:PC_reg.out[0]
PC_reg_out[1] <= register:PC_reg.out[1]
PC_reg_out[2] <= register:PC_reg.out[2]
PC_reg_out[3] <= register:PC_reg.out[3]
PC_reg_out[4] <= register:PC_reg.out[4]
PC_reg_out[5] <= register:PC_reg.out[5]
PC_reg_out[6] <= register:PC_reg.out[6]
PC_reg_out[7] <= register:PC_reg.out[7]
PC_reg_out[8] <= register:PC_reg.out[8]
PC_reg_out[9] <= register:PC_reg.out[9]
PC_reg_out[10] <= register:PC_reg.out[10]
PC_reg_out[11] <= register:PC_reg.out[11]
PC_reg_out[12] <= register:PC_reg.out[12]
PC_reg_out[13] <= register:PC_reg.out[13]
PC_reg_out[14] <= register:PC_reg.out[14]
PC_reg_out[15] <= register:PC_reg.out[15]
SR1_reg_out[0] <= register:SR1_reg.out[0]
SR1_reg_out[1] <= register:SR1_reg.out[1]
SR1_reg_out[2] <= register:SR1_reg.out[2]
SR1_reg_out[3] <= register:SR1_reg.out[3]
SR1_reg_out[4] <= register:SR1_reg.out[4]
SR1_reg_out[5] <= register:SR1_reg.out[5]
SR1_reg_out[6] <= register:SR1_reg.out[6]
SR1_reg_out[7] <= register:SR1_reg.out[7]
SR1_reg_out[8] <= register:SR1_reg.out[8]
SR1_reg_out[9] <= register:SR1_reg.out[9]
SR1_reg_out[10] <= register:SR1_reg.out[10]
SR1_reg_out[11] <= register:SR1_reg.out[11]
SR1_reg_out[12] <= register:SR1_reg.out[12]
SR1_reg_out[13] <= register:SR1_reg.out[13]
SR1_reg_out[14] <= register:SR1_reg.out[14]
SR1_reg_out[15] <= register:SR1_reg.out[15]
SR2_reg_out[0] <= register:SR2_reg.out[0]
SR2_reg_out[1] <= register:SR2_reg.out[1]
SR2_reg_out[2] <= register:SR2_reg.out[2]
SR2_reg_out[3] <= register:SR2_reg.out[3]
SR2_reg_out[4] <= register:SR2_reg.out[4]
SR2_reg_out[5] <= register:SR2_reg.out[5]
SR2_reg_out[6] <= register:SR2_reg.out[6]
SR2_reg_out[7] <= register:SR2_reg.out[7]
SR2_reg_out[8] <= register:SR2_reg.out[8]
SR2_reg_out[9] <= register:SR2_reg.out[9]
SR2_reg_out[10] <= register:SR2_reg.out[10]
SR2_reg_out[11] <= register:SR2_reg.out[11]
SR2_reg_out[12] <= register:SR2_reg.out[12]
SR2_reg_out[13] <= register:SR2_reg.out[13]
SR2_reg_out[14] <= register:SR2_reg.out[14]
SR2_reg_out[15] <= register:SR2_reg.out[15]
imm4_reg_out[0] <= register:imm4_reg.out[0]
imm4_reg_out[1] <= register:imm4_reg.out[1]
imm4_reg_out[2] <= register:imm4_reg.out[2]
imm4_reg_out[3] <= register:imm4_reg.out[3]
imm4_reg_out[4] <= register:imm4_reg.out[4]
imm4_reg_out[5] <= register:imm4_reg.out[5]
imm4_reg_out[6] <= register:imm4_reg.out[6]
imm4_reg_out[7] <= register:imm4_reg.out[7]
imm4_reg_out[8] <= register:imm4_reg.out[8]
imm4_reg_out[9] <= register:imm4_reg.out[9]
imm4_reg_out[10] <= register:imm4_reg.out[10]
imm4_reg_out[11] <= register:imm4_reg.out[11]
imm4_reg_out[12] <= register:imm4_reg.out[12]
imm4_reg_out[13] <= register:imm4_reg.out[13]
imm4_reg_out[14] <= register:imm4_reg.out[14]
imm4_reg_out[15] <= register:imm4_reg.out[15]
imm5_reg_out[0] <= register:imm5_reg.out[0]
imm5_reg_out[1] <= register:imm5_reg.out[1]
imm5_reg_out[2] <= register:imm5_reg.out[2]
imm5_reg_out[3] <= register:imm5_reg.out[3]
imm5_reg_out[4] <= register:imm5_reg.out[4]
imm5_reg_out[5] <= register:imm5_reg.out[5]
imm5_reg_out[6] <= register:imm5_reg.out[6]
imm5_reg_out[7] <= register:imm5_reg.out[7]
imm5_reg_out[8] <= register:imm5_reg.out[8]
imm5_reg_out[9] <= register:imm5_reg.out[9]
imm5_reg_out[10] <= register:imm5_reg.out[10]
imm5_reg_out[11] <= register:imm5_reg.out[11]
imm5_reg_out[12] <= register:imm5_reg.out[12]
imm5_reg_out[13] <= register:imm5_reg.out[13]
imm5_reg_out[14] <= register:imm5_reg.out[14]
imm5_reg_out[15] <= register:imm5_reg.out[15]
adj6_reg_out[0] <= register:adj6_reg.out[0]
adj6_reg_out[1] <= register:adj6_reg.out[1]
adj6_reg_out[2] <= register:adj6_reg.out[2]
adj6_reg_out[3] <= register:adj6_reg.out[3]
adj6_reg_out[4] <= register:adj6_reg.out[4]
adj6_reg_out[5] <= register:adj6_reg.out[5]
adj6_reg_out[6] <= register:adj6_reg.out[6]
adj6_reg_out[7] <= register:adj6_reg.out[7]
adj6_reg_out[8] <= register:adj6_reg.out[8]
adj6_reg_out[9] <= register:adj6_reg.out[9]
adj6_reg_out[10] <= register:adj6_reg.out[10]
adj6_reg_out[11] <= register:adj6_reg.out[11]
adj6_reg_out[12] <= register:adj6_reg.out[12]
adj6_reg_out[13] <= register:adj6_reg.out[13]
adj6_reg_out[14] <= register:adj6_reg.out[14]
adj6_reg_out[15] <= register:adj6_reg.out[15]
adj9_reg_out[0] <= register:adj9_reg.out[0]
adj9_reg_out[1] <= register:adj9_reg.out[1]
adj9_reg_out[2] <= register:adj9_reg.out[2]
adj9_reg_out[3] <= register:adj9_reg.out[3]
adj9_reg_out[4] <= register:adj9_reg.out[4]
adj9_reg_out[5] <= register:adj9_reg.out[5]
adj9_reg_out[6] <= register:adj9_reg.out[6]
adj9_reg_out[7] <= register:adj9_reg.out[7]
adj9_reg_out[8] <= register:adj9_reg.out[8]
adj9_reg_out[9] <= register:adj9_reg.out[9]
adj9_reg_out[10] <= register:adj9_reg.out[10]
adj9_reg_out[11] <= register:adj9_reg.out[11]
adj9_reg_out[12] <= register:adj9_reg.out[12]
adj9_reg_out[13] <= register:adj9_reg.out[13]
adj9_reg_out[14] <= register:adj9_reg.out[14]
adj9_reg_out[15] <= register:adj9_reg.out[15]
adj11_reg_out[0] <= register:adj11_reg.out[0]
adj11_reg_out[1] <= register:adj11_reg.out[1]
adj11_reg_out[2] <= register:adj11_reg.out[2]
adj11_reg_out[3] <= register:adj11_reg.out[3]
adj11_reg_out[4] <= register:adj11_reg.out[4]
adj11_reg_out[5] <= register:adj11_reg.out[5]
adj11_reg_out[6] <= register:adj11_reg.out[6]
adj11_reg_out[7] <= register:adj11_reg.out[7]
adj11_reg_out[8] <= register:adj11_reg.out[8]
adj11_reg_out[9] <= register:adj11_reg.out[9]
adj11_reg_out[10] <= register:adj11_reg.out[10]
adj11_reg_out[11] <= register:adj11_reg.out[11]
adj11_reg_out[12] <= register:adj11_reg.out[12]
adj11_reg_out[13] <= register:adj11_reg.out[13]
adj11_reg_out[14] <= register:adj11_reg.out[14]
adj11_reg_out[15] <= register:adj11_reg.out[15]
offset6_reg_out[0] <= register:offset6_reg.out[0]
offset6_reg_out[1] <= register:offset6_reg.out[1]
offset6_reg_out[2] <= register:offset6_reg.out[2]
offset6_reg_out[3] <= register:offset6_reg.out[3]
offset6_reg_out[4] <= register:offset6_reg.out[4]
offset6_reg_out[5] <= register:offset6_reg.out[5]
offset6_reg_out[6] <= register:offset6_reg.out[6]
offset6_reg_out[7] <= register:offset6_reg.out[7]
offset6_reg_out[8] <= register:offset6_reg.out[8]
offset6_reg_out[9] <= register:offset6_reg.out[9]
offset6_reg_out[10] <= register:offset6_reg.out[10]
offset6_reg_out[11] <= register:offset6_reg.out[11]
offset6_reg_out[12] <= register:offset6_reg.out[12]
offset6_reg_out[13] <= register:offset6_reg.out[13]
offset6_reg_out[14] <= register:offset6_reg.out[14]
offset6_reg_out[15] <= register:offset6_reg.out[15]
trapvect8_reg_out[0] <= register:trapvect8_reg.out[0]
trapvect8_reg_out[1] <= register:trapvect8_reg.out[1]
trapvect8_reg_out[2] <= register:trapvect8_reg.out[2]
trapvect8_reg_out[3] <= register:trapvect8_reg.out[3]
trapvect8_reg_out[4] <= register:trapvect8_reg.out[4]
trapvect8_reg_out[5] <= register:trapvect8_reg.out[5]
trapvect8_reg_out[6] <= register:trapvect8_reg.out[6]
trapvect8_reg_out[7] <= register:trapvect8_reg.out[7]
trapvect8_reg_out[8] <= register:trapvect8_reg.out[8]
trapvect8_reg_out[9] <= register:trapvect8_reg.out[9]
trapvect8_reg_out[10] <= register:trapvect8_reg.out[10]
trapvect8_reg_out[11] <= register:trapvect8_reg.out[11]
trapvect8_reg_out[12] <= register:trapvect8_reg.out[12]
trapvect8_reg_out[13] <= register:trapvect8_reg.out[13]
trapvect8_reg_out[14] <= register:trapvect8_reg.out[14]
trapvect8_reg_out[15] <= register:trapvect8_reg.out[15]
cword_reg_out[0] <= register:cword_reg.out[0]
cword_reg_out[1] <= register:cword_reg.out[1]
cword_reg_out[2] <= register:cword_reg.out[2]
cword_reg_out[3] <= register:cword_reg.out[3]
cword_reg_out[4] <= register:cword_reg.out[4]
cword_reg_out[5] <= register:cword_reg.out[5]
cword_reg_out[6] <= register:cword_reg.out[6]
cword_reg_out[7] <= register:cword_reg.out[7]
cword_reg_out[8] <= register:cword_reg.out[8]
cword_reg_out[9] <= register:cword_reg.out[9]
cword_reg_out[10] <= register:cword_reg.out[10]
cword_reg_out[11] <= register:cword_reg.out[11]
cword_reg_out[12] <= register:cword_reg.out[12]
cword_reg_out[13] <= register:cword_reg.out[13]
cword_reg_out[14] <= register:cword_reg.out[14]
cword_reg_out[15] <= register:cword_reg.out[15]
dest_reg_out[0] <= register:dest_reg.out[0]
dest_reg_out[1] <= register:dest_reg.out[1]
dest_reg_out[2] <= register:dest_reg.out[2]


|cpu|id_ex:id_ex_pipe|register:PC_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:SR1_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:SR2_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:imm4_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:imm5_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:adj6_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:adj9_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:adj11_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:offset6_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:dest_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
load => data[0].ENA
load => data[1].ENA
load => data[2].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:trapvect8_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:id_ex_pipe|register:cword_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|alu:alu
aluop[0] => Equal0.IN7
aluop[0] => Equal1.IN7
aluop[0] => Equal2.IN7
aluop[0] => Equal3.IN7
aluop[0] => Equal4.IN7
aluop[0] => Equal5.IN7
aluop[0] => Equal6.IN7
aluop[1] => Equal0.IN6
aluop[1] => Equal1.IN6
aluop[1] => Equal2.IN6
aluop[1] => Equal3.IN6
aluop[1] => Equal4.IN6
aluop[1] => Equal5.IN6
aluop[1] => Equal6.IN6
aluop[2] => Equal0.IN5
aluop[2] => Equal1.IN5
aluop[2] => Equal2.IN5
aluop[2] => Equal3.IN5
aluop[2] => Equal4.IN5
aluop[2] => Equal5.IN5
aluop[2] => Equal6.IN5
aluop[3] => Equal0.IN4
aluop[3] => Equal1.IN4
aluop[3] => Equal2.IN4
aluop[3] => Equal3.IN4
aluop[3] => Equal4.IN4
aluop[3] => Equal5.IN4
aluop[3] => Equal6.IN4
a[0] => Add0.IN16
a[0] => f.IN0
a[0] => ShiftLeft0.IN16
a[0] => ShiftRight0.IN16
a[0] => ShiftRight1.IN16
a[0] => Selector15.IN13
a[0] => Selector15.IN2
a[1] => Add0.IN15
a[1] => f.IN0
a[1] => ShiftLeft0.IN15
a[1] => ShiftRight0.IN15
a[1] => ShiftRight1.IN15
a[1] => Selector14.IN13
a[1] => Selector14.IN2
a[2] => Add0.IN14
a[2] => f.IN0
a[2] => ShiftLeft0.IN14
a[2] => ShiftRight0.IN14
a[2] => ShiftRight1.IN14
a[2] => Selector13.IN13
a[2] => Selector13.IN2
a[3] => Add0.IN13
a[3] => f.IN0
a[3] => ShiftLeft0.IN13
a[3] => ShiftRight0.IN13
a[3] => ShiftRight1.IN13
a[3] => Selector12.IN13
a[3] => Selector12.IN2
a[4] => Add0.IN12
a[4] => f.IN0
a[4] => ShiftLeft0.IN12
a[4] => ShiftRight0.IN12
a[4] => ShiftRight1.IN12
a[4] => Selector11.IN13
a[4] => Selector11.IN2
a[5] => Add0.IN11
a[5] => f.IN0
a[5] => ShiftLeft0.IN11
a[5] => ShiftRight0.IN11
a[5] => ShiftRight1.IN11
a[5] => Selector10.IN13
a[5] => Selector10.IN2
a[6] => Add0.IN10
a[6] => f.IN0
a[6] => ShiftLeft0.IN10
a[6] => ShiftRight0.IN10
a[6] => ShiftRight1.IN10
a[6] => Selector9.IN13
a[6] => Selector9.IN2
a[7] => Add0.IN9
a[7] => f.IN0
a[7] => ShiftLeft0.IN9
a[7] => ShiftRight0.IN9
a[7] => ShiftRight1.IN9
a[7] => Selector8.IN13
a[7] => Selector8.IN2
a[8] => Add0.IN8
a[8] => f.IN0
a[8] => ShiftLeft0.IN8
a[8] => ShiftRight0.IN8
a[8] => ShiftRight1.IN8
a[8] => Selector7.IN13
a[8] => Selector7.IN2
a[9] => Add0.IN7
a[9] => f.IN0
a[9] => ShiftLeft0.IN7
a[9] => ShiftRight0.IN7
a[9] => ShiftRight1.IN7
a[9] => Selector6.IN13
a[9] => Selector6.IN2
a[10] => Add0.IN6
a[10] => f.IN0
a[10] => ShiftLeft0.IN6
a[10] => ShiftRight0.IN6
a[10] => ShiftRight1.IN6
a[10] => Selector5.IN13
a[10] => Selector5.IN2
a[11] => Add0.IN5
a[11] => f.IN0
a[11] => ShiftLeft0.IN5
a[11] => ShiftRight0.IN5
a[11] => ShiftRight1.IN5
a[11] => Selector4.IN13
a[11] => Selector4.IN2
a[12] => Add0.IN4
a[12] => f.IN0
a[12] => ShiftLeft0.IN4
a[12] => ShiftRight0.IN4
a[12] => ShiftRight1.IN4
a[12] => Selector3.IN13
a[12] => Selector3.IN2
a[13] => Add0.IN3
a[13] => f.IN0
a[13] => ShiftLeft0.IN3
a[13] => ShiftRight0.IN3
a[13] => ShiftRight1.IN3
a[13] => Selector2.IN13
a[13] => Selector2.IN2
a[14] => Add0.IN2
a[14] => f.IN0
a[14] => ShiftLeft0.IN2
a[14] => ShiftRight0.IN2
a[14] => ShiftRight1.IN2
a[14] => Selector1.IN13
a[14] => Selector1.IN2
a[15] => Add0.IN1
a[15] => f.IN0
a[15] => ShiftLeft0.IN1
a[15] => ShiftRight0.IN1
a[15] => ShiftRight1.IN0
a[15] => ShiftRight1.IN1
a[15] => Selector0.IN13
a[15] => Selector0.IN2
b[0] => Add0.IN32
b[0] => f.IN1
b[0] => ShiftLeft0.IN32
b[0] => ShiftRight0.IN32
b[0] => ShiftRight1.IN32
b[1] => Add0.IN31
b[1] => f.IN1
b[1] => ShiftLeft0.IN31
b[1] => ShiftRight0.IN31
b[1] => ShiftRight1.IN31
b[2] => Add0.IN30
b[2] => f.IN1
b[2] => ShiftLeft0.IN30
b[2] => ShiftRight0.IN30
b[2] => ShiftRight1.IN30
b[3] => Add0.IN29
b[3] => f.IN1
b[3] => ShiftLeft0.IN29
b[3] => ShiftRight0.IN29
b[3] => ShiftRight1.IN29
b[4] => Add0.IN28
b[4] => f.IN1
b[4] => ShiftLeft0.IN28
b[4] => ShiftRight0.IN28
b[4] => ShiftRight1.IN28
b[5] => Add0.IN27
b[5] => f.IN1
b[5] => ShiftLeft0.IN27
b[5] => ShiftRight0.IN27
b[5] => ShiftRight1.IN27
b[6] => Add0.IN26
b[6] => f.IN1
b[6] => ShiftLeft0.IN26
b[6] => ShiftRight0.IN26
b[6] => ShiftRight1.IN26
b[7] => Add0.IN25
b[7] => f.IN1
b[7] => ShiftLeft0.IN25
b[7] => ShiftRight0.IN25
b[7] => ShiftRight1.IN25
b[8] => Add0.IN24
b[8] => f.IN1
b[8] => ShiftLeft0.IN24
b[8] => ShiftRight0.IN24
b[8] => ShiftRight1.IN24
b[9] => Add0.IN23
b[9] => f.IN1
b[9] => ShiftLeft0.IN23
b[9] => ShiftRight0.IN23
b[9] => ShiftRight1.IN23
b[10] => Add0.IN22
b[10] => f.IN1
b[10] => ShiftLeft0.IN22
b[10] => ShiftRight0.IN22
b[10] => ShiftRight1.IN22
b[11] => Add0.IN21
b[11] => f.IN1
b[11] => ShiftLeft0.IN21
b[11] => ShiftRight0.IN21
b[11] => ShiftRight1.IN21
b[12] => Add0.IN20
b[12] => f.IN1
b[12] => ShiftLeft0.IN20
b[12] => ShiftRight0.IN20
b[12] => ShiftRight1.IN20
b[13] => Add0.IN19
b[13] => f.IN1
b[13] => ShiftLeft0.IN19
b[13] => ShiftRight0.IN19
b[13] => ShiftRight1.IN19
b[14] => Add0.IN18
b[14] => f.IN1
b[14] => ShiftLeft0.IN18
b[14] => ShiftRight0.IN18
b[14] => ShiftRight1.IN18
b[15] => Add0.IN17
b[15] => f.IN1
b[15] => ShiftLeft0.IN17
b[15] => ShiftRight0.IN17
b[15] => ShiftRight1.IN17
f[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux8:alu_mux
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[0] => Mux5.IN2
sel[0] => Mux6.IN2
sel[0] => Mux7.IN2
sel[0] => Mux8.IN2
sel[0] => Mux9.IN2
sel[0] => Mux10.IN2
sel[0] => Mux11.IN2
sel[0] => Mux12.IN2
sel[0] => Mux13.IN2
sel[0] => Mux14.IN2
sel[0] => Mux15.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
sel[1] => Mux5.IN1
sel[1] => Mux6.IN1
sel[1] => Mux7.IN1
sel[1] => Mux8.IN1
sel[1] => Mux9.IN1
sel[1] => Mux10.IN1
sel[1] => Mux11.IN1
sel[1] => Mux12.IN1
sel[1] => Mux13.IN1
sel[1] => Mux14.IN1
sel[1] => Mux15.IN1
sel[2] => Mux0.IN0
sel[2] => Mux1.IN0
sel[2] => Mux2.IN0
sel[2] => Mux3.IN0
sel[2] => Mux4.IN0
sel[2] => Mux5.IN0
sel[2] => Mux6.IN0
sel[2] => Mux7.IN0
sel[2] => Mux8.IN0
sel[2] => Mux9.IN0
sel[2] => Mux10.IN0
sel[2] => Mux11.IN0
sel[2] => Mux12.IN0
sel[2] => Mux13.IN0
sel[2] => Mux14.IN0
sel[2] => Mux15.IN0
a[0] => Mux15.IN3
a[1] => Mux14.IN3
a[2] => Mux13.IN3
a[3] => Mux12.IN3
a[4] => Mux11.IN3
a[5] => Mux10.IN3
a[6] => Mux9.IN3
a[7] => Mux8.IN3
a[8] => Mux7.IN3
a[9] => Mux6.IN3
a[10] => Mux5.IN3
a[11] => Mux4.IN3
a[12] => Mux3.IN3
a[13] => Mux2.IN3
a[14] => Mux1.IN3
a[15] => Mux0.IN3
b[0] => Mux15.IN4
b[1] => Mux14.IN4
b[2] => Mux13.IN4
b[3] => Mux12.IN4
b[4] => Mux11.IN4
b[5] => Mux10.IN4
b[6] => Mux9.IN4
b[7] => Mux8.IN4
b[8] => Mux7.IN4
b[9] => Mux6.IN4
b[10] => Mux5.IN4
b[11] => Mux4.IN4
b[12] => Mux3.IN4
b[13] => Mux2.IN4
b[14] => Mux1.IN4
b[15] => Mux0.IN4
c[0] => Mux15.IN5
c[1] => Mux14.IN5
c[2] => Mux13.IN5
c[3] => Mux12.IN5
c[4] => Mux11.IN5
c[5] => Mux10.IN5
c[6] => Mux9.IN5
c[7] => Mux8.IN5
c[8] => Mux7.IN5
c[9] => Mux6.IN5
c[10] => Mux5.IN5
c[11] => Mux4.IN5
c[12] => Mux3.IN5
c[13] => Mux2.IN5
c[14] => Mux1.IN5
c[15] => Mux0.IN5
d[0] => Mux15.IN6
d[1] => Mux14.IN6
d[2] => Mux13.IN6
d[3] => Mux12.IN6
d[4] => Mux11.IN6
d[5] => Mux10.IN6
d[6] => Mux9.IN6
d[7] => Mux8.IN6
d[8] => Mux7.IN6
d[9] => Mux6.IN6
d[10] => Mux5.IN6
d[11] => Mux4.IN6
d[12] => Mux3.IN6
d[13] => Mux2.IN6
d[14] => Mux1.IN6
d[15] => Mux0.IN6
e[0] => Mux15.IN7
e[1] => Mux14.IN7
e[2] => Mux13.IN7
e[3] => Mux12.IN7
e[4] => Mux11.IN7
e[5] => Mux10.IN7
e[6] => Mux9.IN7
e[7] => Mux8.IN7
e[8] => Mux7.IN7
e[9] => Mux6.IN7
e[10] => Mux5.IN7
e[11] => Mux4.IN7
e[12] => Mux3.IN7
e[13] => Mux2.IN7
e[14] => Mux1.IN7
e[15] => Mux0.IN7
f[0] => Mux15.IN8
f[1] => Mux14.IN8
f[2] => Mux13.IN8
f[3] => Mux12.IN8
f[4] => Mux11.IN8
f[5] => Mux10.IN8
f[6] => Mux9.IN8
f[7] => Mux8.IN8
f[8] => Mux7.IN8
f[9] => Mux6.IN8
f[10] => Mux5.IN8
f[11] => Mux4.IN8
f[12] => Mux3.IN8
f[13] => Mux2.IN8
f[14] => Mux1.IN8
f[15] => Mux0.IN8
g[0] => Mux15.IN9
g[1] => Mux14.IN9
g[2] => Mux13.IN9
g[3] => Mux12.IN9
g[4] => Mux11.IN9
g[5] => Mux10.IN9
g[6] => Mux9.IN9
g[7] => Mux8.IN9
g[8] => Mux7.IN9
g[9] => Mux6.IN9
g[10] => Mux5.IN9
g[11] => Mux4.IN9
g[12] => Mux3.IN9
g[13] => Mux2.IN9
g[14] => Mux1.IN9
g[15] => Mux0.IN9
h[0] => Mux15.IN10
h[1] => Mux14.IN10
h[2] => Mux13.IN10
h[3] => Mux12.IN10
h[4] => Mux11.IN10
h[5] => Mux10.IN10
h[6] => Mux9.IN10
h[7] => Mux8.IN10
h[8] => Mux7.IN10
h[9] => Mux6.IN10
h[10] => Mux5.IN10
h[11] => Mux4.IN10
h[12] => Mux3.IN10
h[13] => Mux2.IN10
h[14] => Mux1.IN10
h[15] => Mux0.IN10
z[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|adder:addr_adder
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux2:offset_mux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|ex_mem:ex_mem_pipe
clk => register:PC_reg.clk
clk => register:ALU_reg.clk
clk => register:SR2_reg.clk
clk => register:addr_reg.clk
clk => register:dest_reg.clk
clk => register:trapvect8_reg.clk
clk => register:cword_reg.clk
PC_reg_in[0] => register:PC_reg.in[0]
PC_reg_in[1] => register:PC_reg.in[1]
PC_reg_in[2] => register:PC_reg.in[2]
PC_reg_in[3] => register:PC_reg.in[3]
PC_reg_in[4] => register:PC_reg.in[4]
PC_reg_in[5] => register:PC_reg.in[5]
PC_reg_in[6] => register:PC_reg.in[6]
PC_reg_in[7] => register:PC_reg.in[7]
PC_reg_in[8] => register:PC_reg.in[8]
PC_reg_in[9] => register:PC_reg.in[9]
PC_reg_in[10] => register:PC_reg.in[10]
PC_reg_in[11] => register:PC_reg.in[11]
PC_reg_in[12] => register:PC_reg.in[12]
PC_reg_in[13] => register:PC_reg.in[13]
PC_reg_in[14] => register:PC_reg.in[14]
PC_reg_in[15] => register:PC_reg.in[15]
SR2_reg_in[0] => register:SR2_reg.in[0]
SR2_reg_in[1] => register:SR2_reg.in[1]
SR2_reg_in[2] => register:SR2_reg.in[2]
SR2_reg_in[3] => register:SR2_reg.in[3]
SR2_reg_in[4] => register:SR2_reg.in[4]
SR2_reg_in[5] => register:SR2_reg.in[5]
SR2_reg_in[6] => register:SR2_reg.in[6]
SR2_reg_in[7] => register:SR2_reg.in[7]
SR2_reg_in[8] => register:SR2_reg.in[8]
SR2_reg_in[9] => register:SR2_reg.in[9]
SR2_reg_in[10] => register:SR2_reg.in[10]
SR2_reg_in[11] => register:SR2_reg.in[11]
SR2_reg_in[12] => register:SR2_reg.in[12]
SR2_reg_in[13] => register:SR2_reg.in[13]
SR2_reg_in[14] => register:SR2_reg.in[14]
SR2_reg_in[15] => register:SR2_reg.in[15]
ALU_reg_in[0] => register:ALU_reg.in[0]
ALU_reg_in[1] => register:ALU_reg.in[1]
ALU_reg_in[2] => register:ALU_reg.in[2]
ALU_reg_in[3] => register:ALU_reg.in[3]
ALU_reg_in[4] => register:ALU_reg.in[4]
ALU_reg_in[5] => register:ALU_reg.in[5]
ALU_reg_in[6] => register:ALU_reg.in[6]
ALU_reg_in[7] => register:ALU_reg.in[7]
ALU_reg_in[8] => register:ALU_reg.in[8]
ALU_reg_in[9] => register:ALU_reg.in[9]
ALU_reg_in[10] => register:ALU_reg.in[10]
ALU_reg_in[11] => register:ALU_reg.in[11]
ALU_reg_in[12] => register:ALU_reg.in[12]
ALU_reg_in[13] => register:ALU_reg.in[13]
ALU_reg_in[14] => register:ALU_reg.in[14]
ALU_reg_in[15] => register:ALU_reg.in[15]
trapvect8_reg_in[0] => register:trapvect8_reg.in[0]
trapvect8_reg_in[1] => register:trapvect8_reg.in[1]
trapvect8_reg_in[2] => register:trapvect8_reg.in[2]
trapvect8_reg_in[3] => register:trapvect8_reg.in[3]
trapvect8_reg_in[4] => register:trapvect8_reg.in[4]
trapvect8_reg_in[5] => register:trapvect8_reg.in[5]
trapvect8_reg_in[6] => register:trapvect8_reg.in[6]
trapvect8_reg_in[7] => register:trapvect8_reg.in[7]
trapvect8_reg_in[8] => register:trapvect8_reg.in[8]
trapvect8_reg_in[9] => register:trapvect8_reg.in[9]
trapvect8_reg_in[10] => register:trapvect8_reg.in[10]
trapvect8_reg_in[11] => register:trapvect8_reg.in[11]
trapvect8_reg_in[12] => register:trapvect8_reg.in[12]
trapvect8_reg_in[13] => register:trapvect8_reg.in[13]
trapvect8_reg_in[14] => register:trapvect8_reg.in[14]
trapvect8_reg_in[15] => register:trapvect8_reg.in[15]
cword_reg_in[0] => register:cword_reg.in[0]
cword_reg_in[1] => register:cword_reg.in[1]
cword_reg_in[2] => register:cword_reg.in[2]
cword_reg_in[3] => register:cword_reg.in[3]
cword_reg_in[4] => register:cword_reg.in[4]
cword_reg_in[5] => register:cword_reg.in[5]
cword_reg_in[6] => register:cword_reg.in[6]
cword_reg_in[7] => register:cword_reg.in[7]
cword_reg_in[8] => register:cword_reg.in[8]
cword_reg_in[9] => register:cword_reg.in[9]
cword_reg_in[10] => register:cword_reg.in[10]
cword_reg_in[11] => register:cword_reg.in[11]
cword_reg_in[12] => register:cword_reg.in[12]
cword_reg_in[13] => register:cword_reg.in[13]
cword_reg_in[14] => register:cword_reg.in[14]
cword_reg_in[15] => register:cword_reg.in[15]
addr_reg_in[0] => register:addr_reg.in[0]
addr_reg_in[1] => register:addr_reg.in[1]
addr_reg_in[2] => register:addr_reg.in[2]
addr_reg_in[3] => register:addr_reg.in[3]
addr_reg_in[4] => register:addr_reg.in[4]
addr_reg_in[5] => register:addr_reg.in[5]
addr_reg_in[6] => register:addr_reg.in[6]
addr_reg_in[7] => register:addr_reg.in[7]
addr_reg_in[8] => register:addr_reg.in[8]
addr_reg_in[9] => register:addr_reg.in[9]
addr_reg_in[10] => register:addr_reg.in[10]
addr_reg_in[11] => register:addr_reg.in[11]
addr_reg_in[12] => register:addr_reg.in[12]
addr_reg_in[13] => register:addr_reg.in[13]
addr_reg_in[14] => register:addr_reg.in[14]
addr_reg_in[15] => register:addr_reg.in[15]
dest_reg_in[0] => register:dest_reg.in[0]
dest_reg_in[1] => register:dest_reg.in[1]
dest_reg_in[2] => register:dest_reg.in[2]
PC_reg_out[0] <= register:PC_reg.out[0]
PC_reg_out[1] <= register:PC_reg.out[1]
PC_reg_out[2] <= register:PC_reg.out[2]
PC_reg_out[3] <= register:PC_reg.out[3]
PC_reg_out[4] <= register:PC_reg.out[4]
PC_reg_out[5] <= register:PC_reg.out[5]
PC_reg_out[6] <= register:PC_reg.out[6]
PC_reg_out[7] <= register:PC_reg.out[7]
PC_reg_out[8] <= register:PC_reg.out[8]
PC_reg_out[9] <= register:PC_reg.out[9]
PC_reg_out[10] <= register:PC_reg.out[10]
PC_reg_out[11] <= register:PC_reg.out[11]
PC_reg_out[12] <= register:PC_reg.out[12]
PC_reg_out[13] <= register:PC_reg.out[13]
PC_reg_out[14] <= register:PC_reg.out[14]
PC_reg_out[15] <= register:PC_reg.out[15]
SR2_reg_out[0] <= register:SR2_reg.out[0]
SR2_reg_out[1] <= register:SR2_reg.out[1]
SR2_reg_out[2] <= register:SR2_reg.out[2]
SR2_reg_out[3] <= register:SR2_reg.out[3]
SR2_reg_out[4] <= register:SR2_reg.out[4]
SR2_reg_out[5] <= register:SR2_reg.out[5]
SR2_reg_out[6] <= register:SR2_reg.out[6]
SR2_reg_out[7] <= register:SR2_reg.out[7]
SR2_reg_out[8] <= register:SR2_reg.out[8]
SR2_reg_out[9] <= register:SR2_reg.out[9]
SR2_reg_out[10] <= register:SR2_reg.out[10]
SR2_reg_out[11] <= register:SR2_reg.out[11]
SR2_reg_out[12] <= register:SR2_reg.out[12]
SR2_reg_out[13] <= register:SR2_reg.out[13]
SR2_reg_out[14] <= register:SR2_reg.out[14]
SR2_reg_out[15] <= register:SR2_reg.out[15]
ALU_reg_out[0] <= register:ALU_reg.out[0]
ALU_reg_out[1] <= register:ALU_reg.out[1]
ALU_reg_out[2] <= register:ALU_reg.out[2]
ALU_reg_out[3] <= register:ALU_reg.out[3]
ALU_reg_out[4] <= register:ALU_reg.out[4]
ALU_reg_out[5] <= register:ALU_reg.out[5]
ALU_reg_out[6] <= register:ALU_reg.out[6]
ALU_reg_out[7] <= register:ALU_reg.out[7]
ALU_reg_out[8] <= register:ALU_reg.out[8]
ALU_reg_out[9] <= register:ALU_reg.out[9]
ALU_reg_out[10] <= register:ALU_reg.out[10]
ALU_reg_out[11] <= register:ALU_reg.out[11]
ALU_reg_out[12] <= register:ALU_reg.out[12]
ALU_reg_out[13] <= register:ALU_reg.out[13]
ALU_reg_out[14] <= register:ALU_reg.out[14]
ALU_reg_out[15] <= register:ALU_reg.out[15]
trapvect8_reg_out[0] <= register:trapvect8_reg.out[0]
trapvect8_reg_out[1] <= register:trapvect8_reg.out[1]
trapvect8_reg_out[2] <= register:trapvect8_reg.out[2]
trapvect8_reg_out[3] <= register:trapvect8_reg.out[3]
trapvect8_reg_out[4] <= register:trapvect8_reg.out[4]
trapvect8_reg_out[5] <= register:trapvect8_reg.out[5]
trapvect8_reg_out[6] <= register:trapvect8_reg.out[6]
trapvect8_reg_out[7] <= register:trapvect8_reg.out[7]
trapvect8_reg_out[8] <= register:trapvect8_reg.out[8]
trapvect8_reg_out[9] <= register:trapvect8_reg.out[9]
trapvect8_reg_out[10] <= register:trapvect8_reg.out[10]
trapvect8_reg_out[11] <= register:trapvect8_reg.out[11]
trapvect8_reg_out[12] <= register:trapvect8_reg.out[12]
trapvect8_reg_out[13] <= register:trapvect8_reg.out[13]
trapvect8_reg_out[14] <= register:trapvect8_reg.out[14]
trapvect8_reg_out[15] <= register:trapvect8_reg.out[15]
cword_reg_out[0] <= register:cword_reg.out[0]
cword_reg_out[1] <= register:cword_reg.out[1]
cword_reg_out[2] <= register:cword_reg.out[2]
cword_reg_out[3] <= register:cword_reg.out[3]
cword_reg_out[4] <= register:cword_reg.out[4]
cword_reg_out[5] <= register:cword_reg.out[5]
cword_reg_out[6] <= register:cword_reg.out[6]
cword_reg_out[7] <= register:cword_reg.out[7]
cword_reg_out[8] <= register:cword_reg.out[8]
cword_reg_out[9] <= register:cword_reg.out[9]
cword_reg_out[10] <= register:cword_reg.out[10]
cword_reg_out[11] <= register:cword_reg.out[11]
cword_reg_out[12] <= register:cword_reg.out[12]
cword_reg_out[13] <= register:cword_reg.out[13]
cword_reg_out[14] <= register:cword_reg.out[14]
cword_reg_out[15] <= register:cword_reg.out[15]
addr_reg_out[0] <= register:addr_reg.out[0]
addr_reg_out[1] <= register:addr_reg.out[1]
addr_reg_out[2] <= register:addr_reg.out[2]
addr_reg_out[3] <= register:addr_reg.out[3]
addr_reg_out[4] <= register:addr_reg.out[4]
addr_reg_out[5] <= register:addr_reg.out[5]
addr_reg_out[6] <= register:addr_reg.out[6]
addr_reg_out[7] <= register:addr_reg.out[7]
addr_reg_out[8] <= register:addr_reg.out[8]
addr_reg_out[9] <= register:addr_reg.out[9]
addr_reg_out[10] <= register:addr_reg.out[10]
addr_reg_out[11] <= register:addr_reg.out[11]
addr_reg_out[12] <= register:addr_reg.out[12]
addr_reg_out[13] <= register:addr_reg.out[13]
addr_reg_out[14] <= register:addr_reg.out[14]
addr_reg_out[15] <= register:addr_reg.out[15]
dest_reg_out[0] <= register:dest_reg.out[0]
dest_reg_out[1] <= register:dest_reg.out[1]
dest_reg_out[2] <= register:dest_reg.out[2]


|cpu|ex_mem:ex_mem_pipe|register:PC_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|ex_mem:ex_mem_pipe|register:ALU_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|ex_mem:ex_mem_pipe|register:SR2_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|ex_mem:ex_mem_pipe|register:addr_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|ex_mem:ex_mem_pipe|register:dest_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
load => data[0].ENA
load => data[1].ENA
load => data[2].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE


|cpu|ex_mem:ex_mem_pipe|register:trapvect8_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|ex_mem:ex_mem_pipe|register:cword_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|stb_shift:stb_shift_blk
clk => ~NO_FANOUT~
in[0] => ~NO_FANOUT~
in[1] => ~NO_FANOUT~
in[2] => ~NO_FANOUT~
in[3] => ~NO_FANOUT~
in[4] => ~NO_FANOUT~
in[5] => ~NO_FANOUT~
in[6] => ~NO_FANOUT~
in[7] => ~NO_FANOUT~
in[8] => ~NO_FANOUT~
in[9] => ~NO_FANOUT~
in[10] => ~NO_FANOUT~
in[11] => ~NO_FANOUT~
in[12] => ~NO_FANOUT~
in[13] => ~NO_FANOUT~
in[14] => ~NO_FANOUT~
in[15] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>


|cpu|mux4:wdata_mux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux4:addr_mux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
a[0] => Mux15.IN2
a[1] => Mux14.IN2
a[2] => Mux13.IN2
a[3] => Mux12.IN2
a[4] => Mux11.IN2
a[5] => Mux10.IN2
a[6] => Mux9.IN2
a[7] => Mux8.IN2
a[8] => Mux7.IN2
a[9] => Mux6.IN2
a[10] => Mux5.IN2
a[11] => Mux4.IN2
a[12] => Mux3.IN2
a[13] => Mux2.IN2
a[14] => Mux1.IN2
a[15] => Mux0.IN2
b[0] => Mux15.IN3
b[1] => Mux14.IN3
b[2] => Mux13.IN3
b[3] => Mux12.IN3
b[4] => Mux11.IN3
b[5] => Mux10.IN3
b[6] => Mux9.IN3
b[7] => Mux8.IN3
b[8] => Mux7.IN3
b[9] => Mux6.IN3
b[10] => Mux5.IN3
b[11] => Mux4.IN3
b[12] => Mux3.IN3
b[13] => Mux2.IN3
b[14] => Mux1.IN3
b[15] => Mux0.IN3
c[0] => Mux15.IN4
c[1] => Mux14.IN4
c[2] => Mux13.IN4
c[3] => Mux12.IN4
c[4] => Mux11.IN4
c[5] => Mux10.IN4
c[6] => Mux9.IN4
c[7] => Mux8.IN4
c[8] => Mux7.IN4
c[9] => Mux6.IN4
c[10] => Mux5.IN4
c[11] => Mux4.IN4
c[12] => Mux3.IN4
c[13] => Mux2.IN4
c[14] => Mux1.IN4
c[15] => Mux0.IN4
d[0] => Mux15.IN5
d[1] => Mux14.IN5
d[2] => Mux13.IN5
d[3] => Mux12.IN5
d[4] => Mux11.IN5
d[5] => Mux10.IN5
d[6] => Mux9.IN5
d[7] => Mux8.IN5
d[8] => Mux7.IN5
d[9] => Mux6.IN5
d[10] => Mux5.IN5
d[11] => Mux4.IN5
d[12] => Mux3.IN5
d[13] => Mux2.IN5
d[14] => Mux1.IN5
d[15] => Mux0.IN5
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|ldb_shift:ldb_shift_blk
clk => ~NO_FANOUT~
in[0] => ~NO_FANOUT~
in[1] => ~NO_FANOUT~
in[2] => ~NO_FANOUT~
in[3] => ~NO_FANOUT~
in[4] => ~NO_FANOUT~
in[5] => ~NO_FANOUT~
in[6] => ~NO_FANOUT~
in[7] => ~NO_FANOUT~
in[8] => ~NO_FANOUT~
in[9] => ~NO_FANOUT~
in[10] => ~NO_FANOUT~
in[11] => ~NO_FANOUT~
in[12] => ~NO_FANOUT~
in[13] => ~NO_FANOUT~
in[14] => ~NO_FANOUT~
in[15] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>


|cpu|mux2:ldi_mux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
a[3] => f.DATAB
a[4] => f.DATAB
a[5] => f.DATAB
a[6] => f.DATAB
a[7] => f.DATAB
a[8] => f.DATAB
a[9] => f.DATAB
a[10] => f.DATAB
a[11] => f.DATAB
a[12] => f.DATAB
a[13] => f.DATAB
a[14] => f.DATAB
a[15] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
b[3] => f.DATAA
b[4] => f.DATAA
b[5] => f.DATAA
b[6] => f.DATAA
b[7] => f.DATAA
b[8] => f.DATAA
b[9] => f.DATAA
b[10] => f.DATAA
b[11] => f.DATAA
b[12] => f.DATAA
b[13] => f.DATAA
b[14] => f.DATAA
b[15] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|register:ldi_count
clk => data[0].CLK
load => data[0].ENA
in[0] => data[0].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mem_wb:mem_wb_pipe
clk => register:PC_reg.clk
clk => register:ALU_reg.clk
clk => register:addr_reg.clk
clk => register:dest_reg.clk
clk => register:d_rdata_reg.clk
clk => register:LDB_reg.clk
clk => register:cword_reg.clk
PC_reg_in[0] => register:PC_reg.in[0]
PC_reg_in[1] => register:PC_reg.in[1]
PC_reg_in[2] => register:PC_reg.in[2]
PC_reg_in[3] => register:PC_reg.in[3]
PC_reg_in[4] => register:PC_reg.in[4]
PC_reg_in[5] => register:PC_reg.in[5]
PC_reg_in[6] => register:PC_reg.in[6]
PC_reg_in[7] => register:PC_reg.in[7]
PC_reg_in[8] => register:PC_reg.in[8]
PC_reg_in[9] => register:PC_reg.in[9]
PC_reg_in[10] => register:PC_reg.in[10]
PC_reg_in[11] => register:PC_reg.in[11]
PC_reg_in[12] => register:PC_reg.in[12]
PC_reg_in[13] => register:PC_reg.in[13]
PC_reg_in[14] => register:PC_reg.in[14]
PC_reg_in[15] => register:PC_reg.in[15]
SR2_reg_in[0] => ~NO_FANOUT~
SR2_reg_in[1] => ~NO_FANOUT~
SR2_reg_in[2] => ~NO_FANOUT~
SR2_reg_in[3] => ~NO_FANOUT~
SR2_reg_in[4] => ~NO_FANOUT~
SR2_reg_in[5] => ~NO_FANOUT~
SR2_reg_in[6] => ~NO_FANOUT~
SR2_reg_in[7] => ~NO_FANOUT~
SR2_reg_in[8] => ~NO_FANOUT~
SR2_reg_in[9] => ~NO_FANOUT~
SR2_reg_in[10] => ~NO_FANOUT~
SR2_reg_in[11] => ~NO_FANOUT~
SR2_reg_in[12] => ~NO_FANOUT~
SR2_reg_in[13] => ~NO_FANOUT~
SR2_reg_in[14] => ~NO_FANOUT~
SR2_reg_in[15] => ~NO_FANOUT~
ALU_reg_in[0] => register:ALU_reg.in[0]
ALU_reg_in[1] => register:ALU_reg.in[1]
ALU_reg_in[2] => register:ALU_reg.in[2]
ALU_reg_in[3] => register:ALU_reg.in[3]
ALU_reg_in[4] => register:ALU_reg.in[4]
ALU_reg_in[5] => register:ALU_reg.in[5]
ALU_reg_in[6] => register:ALU_reg.in[6]
ALU_reg_in[7] => register:ALU_reg.in[7]
ALU_reg_in[8] => register:ALU_reg.in[8]
ALU_reg_in[9] => register:ALU_reg.in[9]
ALU_reg_in[10] => register:ALU_reg.in[10]
ALU_reg_in[11] => register:ALU_reg.in[11]
ALU_reg_in[12] => register:ALU_reg.in[12]
ALU_reg_in[13] => register:ALU_reg.in[13]
ALU_reg_in[14] => register:ALU_reg.in[14]
ALU_reg_in[15] => register:ALU_reg.in[15]
cword_reg_in[0] => register:cword_reg.in[0]
cword_reg_in[1] => register:cword_reg.in[1]
cword_reg_in[2] => register:cword_reg.in[2]
cword_reg_in[3] => register:cword_reg.in[3]
cword_reg_in[4] => register:cword_reg.in[4]
cword_reg_in[5] => register:cword_reg.in[5]
cword_reg_in[6] => register:cword_reg.in[6]
cword_reg_in[7] => register:cword_reg.in[7]
cword_reg_in[8] => register:cword_reg.in[8]
cword_reg_in[9] => register:cword_reg.in[9]
cword_reg_in[10] => register:cword_reg.in[10]
cword_reg_in[11] => register:cword_reg.in[11]
cword_reg_in[12] => register:cword_reg.in[12]
cword_reg_in[13] => register:cword_reg.in[13]
cword_reg_in[14] => register:cword_reg.in[14]
cword_reg_in[15] => register:cword_reg.in[15]
d_rdata_reg_in[0] => register:d_rdata_reg.in[0]
d_rdata_reg_in[1] => register:d_rdata_reg.in[1]
d_rdata_reg_in[2] => register:d_rdata_reg.in[2]
d_rdata_reg_in[3] => register:d_rdata_reg.in[3]
d_rdata_reg_in[4] => register:d_rdata_reg.in[4]
d_rdata_reg_in[5] => register:d_rdata_reg.in[5]
d_rdata_reg_in[6] => register:d_rdata_reg.in[6]
d_rdata_reg_in[7] => register:d_rdata_reg.in[7]
d_rdata_reg_in[8] => register:d_rdata_reg.in[8]
d_rdata_reg_in[9] => register:d_rdata_reg.in[9]
d_rdata_reg_in[10] => register:d_rdata_reg.in[10]
d_rdata_reg_in[11] => register:d_rdata_reg.in[11]
d_rdata_reg_in[12] => register:d_rdata_reg.in[12]
d_rdata_reg_in[13] => register:d_rdata_reg.in[13]
d_rdata_reg_in[14] => register:d_rdata_reg.in[14]
d_rdata_reg_in[15] => register:d_rdata_reg.in[15]
addr_reg_in[0] => register:addr_reg.in[0]
addr_reg_in[1] => register:addr_reg.in[1]
addr_reg_in[2] => register:addr_reg.in[2]
addr_reg_in[3] => register:addr_reg.in[3]
addr_reg_in[4] => register:addr_reg.in[4]
addr_reg_in[5] => register:addr_reg.in[5]
addr_reg_in[6] => register:addr_reg.in[6]
addr_reg_in[7] => register:addr_reg.in[7]
addr_reg_in[8] => register:addr_reg.in[8]
addr_reg_in[9] => register:addr_reg.in[9]
addr_reg_in[10] => register:addr_reg.in[10]
addr_reg_in[11] => register:addr_reg.in[11]
addr_reg_in[12] => register:addr_reg.in[12]
addr_reg_in[13] => register:addr_reg.in[13]
addr_reg_in[14] => register:addr_reg.in[14]
addr_reg_in[15] => register:addr_reg.in[15]
ldb_shift_reg_in[0] => register:LDB_reg.in[0]
ldb_shift_reg_in[1] => register:LDB_reg.in[1]
ldb_shift_reg_in[2] => register:LDB_reg.in[2]
ldb_shift_reg_in[3] => register:LDB_reg.in[3]
ldb_shift_reg_in[4] => register:LDB_reg.in[4]
ldb_shift_reg_in[5] => register:LDB_reg.in[5]
ldb_shift_reg_in[6] => register:LDB_reg.in[6]
ldb_shift_reg_in[7] => register:LDB_reg.in[7]
ldb_shift_reg_in[8] => register:LDB_reg.in[8]
ldb_shift_reg_in[9] => register:LDB_reg.in[9]
ldb_shift_reg_in[10] => register:LDB_reg.in[10]
ldb_shift_reg_in[11] => register:LDB_reg.in[11]
ldb_shift_reg_in[12] => register:LDB_reg.in[12]
ldb_shift_reg_in[13] => register:LDB_reg.in[13]
ldb_shift_reg_in[14] => register:LDB_reg.in[14]
ldb_shift_reg_in[15] => register:LDB_reg.in[15]
dest_reg_in[0] => register:dest_reg.in[0]
dest_reg_in[1] => register:dest_reg.in[1]
dest_reg_in[2] => register:dest_reg.in[2]
PC_reg_out[0] <= register:PC_reg.out[0]
PC_reg_out[1] <= register:PC_reg.out[1]
PC_reg_out[2] <= register:PC_reg.out[2]
PC_reg_out[3] <= register:PC_reg.out[3]
PC_reg_out[4] <= register:PC_reg.out[4]
PC_reg_out[5] <= register:PC_reg.out[5]
PC_reg_out[6] <= register:PC_reg.out[6]
PC_reg_out[7] <= register:PC_reg.out[7]
PC_reg_out[8] <= register:PC_reg.out[8]
PC_reg_out[9] <= register:PC_reg.out[9]
PC_reg_out[10] <= register:PC_reg.out[10]
PC_reg_out[11] <= register:PC_reg.out[11]
PC_reg_out[12] <= register:PC_reg.out[12]
PC_reg_out[13] <= register:PC_reg.out[13]
PC_reg_out[14] <= register:PC_reg.out[14]
PC_reg_out[15] <= register:PC_reg.out[15]
SR2_reg_out[0] <= <GND>
SR2_reg_out[1] <= <GND>
SR2_reg_out[2] <= <GND>
SR2_reg_out[3] <= <GND>
SR2_reg_out[4] <= <GND>
SR2_reg_out[5] <= <GND>
SR2_reg_out[6] <= <GND>
SR2_reg_out[7] <= <GND>
SR2_reg_out[8] <= <GND>
SR2_reg_out[9] <= <GND>
SR2_reg_out[10] <= <GND>
SR2_reg_out[11] <= <GND>
SR2_reg_out[12] <= <GND>
SR2_reg_out[13] <= <GND>
SR2_reg_out[14] <= <GND>
SR2_reg_out[15] <= <GND>
ALU_reg_out[0] <= register:ALU_reg.out[0]
ALU_reg_out[1] <= register:ALU_reg.out[1]
ALU_reg_out[2] <= register:ALU_reg.out[2]
ALU_reg_out[3] <= register:ALU_reg.out[3]
ALU_reg_out[4] <= register:ALU_reg.out[4]
ALU_reg_out[5] <= register:ALU_reg.out[5]
ALU_reg_out[6] <= register:ALU_reg.out[6]
ALU_reg_out[7] <= register:ALU_reg.out[7]
ALU_reg_out[8] <= register:ALU_reg.out[8]
ALU_reg_out[9] <= register:ALU_reg.out[9]
ALU_reg_out[10] <= register:ALU_reg.out[10]
ALU_reg_out[11] <= register:ALU_reg.out[11]
ALU_reg_out[12] <= register:ALU_reg.out[12]
ALU_reg_out[13] <= register:ALU_reg.out[13]
ALU_reg_out[14] <= register:ALU_reg.out[14]
ALU_reg_out[15] <= register:ALU_reg.out[15]
cword_reg_out[0] <= register:cword_reg.out[0]
cword_reg_out[1] <= register:cword_reg.out[1]
cword_reg_out[2] <= register:cword_reg.out[2]
cword_reg_out[3] <= register:cword_reg.out[3]
cword_reg_out[4] <= register:cword_reg.out[4]
cword_reg_out[5] <= register:cword_reg.out[5]
cword_reg_out[6] <= register:cword_reg.out[6]
cword_reg_out[7] <= register:cword_reg.out[7]
cword_reg_out[8] <= register:cword_reg.out[8]
cword_reg_out[9] <= register:cword_reg.out[9]
cword_reg_out[10] <= register:cword_reg.out[10]
cword_reg_out[11] <= register:cword_reg.out[11]
cword_reg_out[12] <= register:cword_reg.out[12]
cword_reg_out[13] <= register:cword_reg.out[13]
cword_reg_out[14] <= register:cword_reg.out[14]
cword_reg_out[15] <= register:cword_reg.out[15]
d_rdata_reg_out[0] <= register:d_rdata_reg.out[0]
d_rdata_reg_out[1] <= register:d_rdata_reg.out[1]
d_rdata_reg_out[2] <= register:d_rdata_reg.out[2]
d_rdata_reg_out[3] <= register:d_rdata_reg.out[3]
d_rdata_reg_out[4] <= register:d_rdata_reg.out[4]
d_rdata_reg_out[5] <= register:d_rdata_reg.out[5]
d_rdata_reg_out[6] <= register:d_rdata_reg.out[6]
d_rdata_reg_out[7] <= register:d_rdata_reg.out[7]
d_rdata_reg_out[8] <= register:d_rdata_reg.out[8]
d_rdata_reg_out[9] <= register:d_rdata_reg.out[9]
d_rdata_reg_out[10] <= register:d_rdata_reg.out[10]
d_rdata_reg_out[11] <= register:d_rdata_reg.out[11]
d_rdata_reg_out[12] <= register:d_rdata_reg.out[12]
d_rdata_reg_out[13] <= register:d_rdata_reg.out[13]
d_rdata_reg_out[14] <= register:d_rdata_reg.out[14]
d_rdata_reg_out[15] <= register:d_rdata_reg.out[15]
addr_reg_out[0] <= register:addr_reg.out[0]
addr_reg_out[1] <= register:addr_reg.out[1]
addr_reg_out[2] <= register:addr_reg.out[2]
addr_reg_out[3] <= register:addr_reg.out[3]
addr_reg_out[4] <= register:addr_reg.out[4]
addr_reg_out[5] <= register:addr_reg.out[5]
addr_reg_out[6] <= register:addr_reg.out[6]
addr_reg_out[7] <= register:addr_reg.out[7]
addr_reg_out[8] <= register:addr_reg.out[8]
addr_reg_out[9] <= register:addr_reg.out[9]
addr_reg_out[10] <= register:addr_reg.out[10]
addr_reg_out[11] <= register:addr_reg.out[11]
addr_reg_out[12] <= register:addr_reg.out[12]
addr_reg_out[13] <= register:addr_reg.out[13]
addr_reg_out[14] <= register:addr_reg.out[14]
addr_reg_out[15] <= register:addr_reg.out[15]
ldb_shift_reg_out[0] <= register:LDB_reg.out[0]
ldb_shift_reg_out[1] <= register:LDB_reg.out[1]
ldb_shift_reg_out[2] <= register:LDB_reg.out[2]
ldb_shift_reg_out[3] <= register:LDB_reg.out[3]
ldb_shift_reg_out[4] <= register:LDB_reg.out[4]
ldb_shift_reg_out[5] <= register:LDB_reg.out[5]
ldb_shift_reg_out[6] <= register:LDB_reg.out[6]
ldb_shift_reg_out[7] <= register:LDB_reg.out[7]
ldb_shift_reg_out[8] <= register:LDB_reg.out[8]
ldb_shift_reg_out[9] <= register:LDB_reg.out[9]
ldb_shift_reg_out[10] <= register:LDB_reg.out[10]
ldb_shift_reg_out[11] <= register:LDB_reg.out[11]
ldb_shift_reg_out[12] <= register:LDB_reg.out[12]
ldb_shift_reg_out[13] <= register:LDB_reg.out[13]
ldb_shift_reg_out[14] <= register:LDB_reg.out[14]
ldb_shift_reg_out[15] <= register:LDB_reg.out[15]
dest_reg_out[0] <= register:dest_reg.out[0]
dest_reg_out[1] <= register:dest_reg.out[1]
dest_reg_out[2] <= register:dest_reg.out[2]


|cpu|mem_wb:mem_wb_pipe|register:PC_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mem_wb:mem_wb_pipe|register:ALU_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mem_wb:mem_wb_pipe|register:addr_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mem_wb:mem_wb_pipe|register:dest_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
load => data[0].ENA
load => data[1].ENA
load => data[2].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mem_wb:mem_wb_pipe|register:d_rdata_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mem_wb:mem_wb_pipe|register:LDB_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mem_wb:mem_wb_pipe|register:cword_reg
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
load => data[4].ENA
load => data[3].ENA
load => data[2].ENA
load => data[1].ENA
load => data[0].ENA
load => data[5].ENA
load => data[6].ENA
load => data[7].ENA
load => data[8].ENA
load => data[9].ENA
load => data[10].ENA
load => data[11].ENA
load => data[12].ENA
load => data[13].ENA
load => data[14].ENA
load => data[15].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
in[3] => data[3].DATAIN
in[4] => data[4].DATAIN
in[5] => data[5].DATAIN
in[6] => data[6].DATAIN
in[7] => data[7].DATAIN
in[8] => data[8].DATAIN
in[9] => data[9].DATAIN
in[10] => data[10].DATAIN
in[11] => data[11].DATAIN
in[12] => data[12].DATAIN
in[13] => data[13].DATAIN
in[14] => data[14].DATAIN
in[15] => data[15].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux8:data_mux
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[0] => Mux5.IN2
sel[0] => Mux6.IN2
sel[0] => Mux7.IN2
sel[0] => Mux8.IN2
sel[0] => Mux9.IN2
sel[0] => Mux10.IN2
sel[0] => Mux11.IN2
sel[0] => Mux12.IN2
sel[0] => Mux13.IN2
sel[0] => Mux14.IN2
sel[0] => Mux15.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
sel[1] => Mux5.IN1
sel[1] => Mux6.IN1
sel[1] => Mux7.IN1
sel[1] => Mux8.IN1
sel[1] => Mux9.IN1
sel[1] => Mux10.IN1
sel[1] => Mux11.IN1
sel[1] => Mux12.IN1
sel[1] => Mux13.IN1
sel[1] => Mux14.IN1
sel[1] => Mux15.IN1
sel[2] => Mux0.IN0
sel[2] => Mux1.IN0
sel[2] => Mux2.IN0
sel[2] => Mux3.IN0
sel[2] => Mux4.IN0
sel[2] => Mux5.IN0
sel[2] => Mux6.IN0
sel[2] => Mux7.IN0
sel[2] => Mux8.IN0
sel[2] => Mux9.IN0
sel[2] => Mux10.IN0
sel[2] => Mux11.IN0
sel[2] => Mux12.IN0
sel[2] => Mux13.IN0
sel[2] => Mux14.IN0
sel[2] => Mux15.IN0
a[0] => Mux15.IN3
a[1] => Mux14.IN3
a[2] => Mux13.IN3
a[3] => Mux12.IN3
a[4] => Mux11.IN3
a[5] => Mux10.IN3
a[6] => Mux9.IN3
a[7] => Mux8.IN3
a[8] => Mux7.IN3
a[9] => Mux6.IN3
a[10] => Mux5.IN3
a[11] => Mux4.IN3
a[12] => Mux3.IN3
a[13] => Mux2.IN3
a[14] => Mux1.IN3
a[15] => Mux0.IN3
b[0] => Mux15.IN4
b[1] => Mux14.IN4
b[2] => Mux13.IN4
b[3] => Mux12.IN4
b[4] => Mux11.IN4
b[5] => Mux10.IN4
b[6] => Mux9.IN4
b[7] => Mux8.IN4
b[8] => Mux7.IN4
b[9] => Mux6.IN4
b[10] => Mux5.IN4
b[11] => Mux4.IN4
b[12] => Mux3.IN4
b[13] => Mux2.IN4
b[14] => Mux1.IN4
b[15] => Mux0.IN4
c[0] => Mux15.IN5
c[1] => Mux14.IN5
c[2] => Mux13.IN5
c[3] => Mux12.IN5
c[4] => Mux11.IN5
c[5] => Mux10.IN5
c[6] => Mux9.IN5
c[7] => Mux8.IN5
c[8] => Mux7.IN5
c[9] => Mux6.IN5
c[10] => Mux5.IN5
c[11] => Mux4.IN5
c[12] => Mux3.IN5
c[13] => Mux2.IN5
c[14] => Mux1.IN5
c[15] => Mux0.IN5
d[0] => Mux15.IN6
d[1] => Mux14.IN6
d[2] => Mux13.IN6
d[3] => Mux12.IN6
d[4] => Mux11.IN6
d[5] => Mux10.IN6
d[6] => Mux9.IN6
d[7] => Mux8.IN6
d[8] => Mux7.IN6
d[9] => Mux6.IN6
d[10] => Mux5.IN6
d[11] => Mux4.IN6
d[12] => Mux3.IN6
d[13] => Mux2.IN6
d[14] => Mux1.IN6
d[15] => Mux0.IN6
e[0] => Mux15.IN7
e[1] => Mux14.IN7
e[2] => Mux13.IN7
e[3] => Mux12.IN7
e[4] => Mux11.IN7
e[5] => Mux10.IN7
e[6] => Mux9.IN7
e[7] => Mux8.IN7
e[8] => Mux7.IN7
e[9] => Mux6.IN7
e[10] => Mux5.IN7
e[11] => Mux4.IN7
e[12] => Mux3.IN7
e[13] => Mux2.IN7
e[14] => Mux1.IN7
e[15] => Mux0.IN7
f[0] => Mux15.IN8
f[1] => Mux14.IN8
f[2] => Mux13.IN8
f[3] => Mux12.IN8
f[4] => Mux11.IN8
f[5] => Mux10.IN8
f[6] => Mux9.IN8
f[7] => Mux8.IN8
f[8] => Mux7.IN8
f[9] => Mux6.IN8
f[10] => Mux5.IN8
f[11] => Mux4.IN8
f[12] => Mux3.IN8
f[13] => Mux2.IN8
f[14] => Mux1.IN8
f[15] => Mux0.IN8
g[0] => Mux15.IN9
g[1] => Mux14.IN9
g[2] => Mux13.IN9
g[3] => Mux12.IN9
g[4] => Mux11.IN9
g[5] => Mux10.IN9
g[6] => Mux9.IN9
g[7] => Mux8.IN9
g[8] => Mux7.IN9
g[9] => Mux6.IN9
g[10] => Mux5.IN9
g[11] => Mux4.IN9
g[12] => Mux3.IN9
g[13] => Mux2.IN9
g[14] => Mux1.IN9
g[15] => Mux0.IN9
h[0] => Mux15.IN10
h[1] => Mux14.IN10
h[2] => Mux13.IN10
h[3] => Mux12.IN10
h[4] => Mux11.IN10
h[5] => Mux10.IN10
h[6] => Mux9.IN10
h[7] => Mux8.IN10
h[8] => Mux7.IN10
h[9] => Mux6.IN10
h[10] => Mux5.IN10
h[11] => Mux4.IN10
h[12] => Mux3.IN10
h[13] => Mux2.IN10
h[14] => Mux1.IN10
h[15] => Mux0.IN10
z[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux2:dest_mux
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
sel => f.OUTPUTSELECT
a[0] => f.DATAB
a[1] => f.DATAB
a[2] => f.DATAB
b[0] => f.DATAA
b[1] => f.DATAA
b[2] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE


|cpu|gencc:GenCC
in[0] => WideOr0.IN0
in[1] => WideOr0.IN1
in[2] => WideOr0.IN2
in[3] => WideOr0.IN3
in[4] => WideOr0.IN4
in[5] => WideOr0.IN5
in[6] => WideOr0.IN6
in[7] => WideOr0.IN7
in[8] => WideOr0.IN8
in[9] => WideOr0.IN9
in[10] => WideOr0.IN10
in[11] => WideOr0.IN11
in[12] => WideOr0.IN12
in[13] => WideOr0.IN13
in[14] => WideOr0.IN14
in[15] => WideOr0.IN15
in[15] => out.OUTPUTSELECT
in[15] => out.OUTPUTSELECT
in[15] => out[2].DATAIN
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|register:CC
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
load => data[0].ENA
load => data[1].ENA
load => data[2].ENA
in[0] => data[0].DATAIN
in[1] => data[1].DATAIN
in[2] => data[2].DATAIN
out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE


|cpu|nzp_comp:cccomp
a[0] => always0.IN0
a[1] => always0.IN0
a[2] => always0.IN0
b[0] => always0.IN1
b[1] => always0.IN1
b[2] => always0.IN1
en <= always0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|branch_enable:ben
br_taken => always0.IN0
br_sel[0] => pc_mux_sel.DATAA
br_sel[1] => pc_mux_sel.DATAA
br_code => always0.IN1
pc_mux_sel[0] <= pc_mux_sel.DB_MAX_OUTPUT_PORT_TYPE
pc_mux_sel[1] <= pc_mux_sel.DB_MAX_OUTPUT_PORT_TYPE


