<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: S32_NVIC Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___s32___n_v_i_c___peripheral___access___layer.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">S32_NVIC Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for S32_NVIC Peripheral Access Layer:</div>
<div class="dyncontent">
<div class="center"><img src="group___s32___n_v_i_c___peripheral___access___layer.png" border="0" usemap="#agroup______s32______n__v__i__c______peripheral______access______layer" alt=""/></div>
<map name="agroup______s32______n__v__i__c______peripheral______access______layer" id="agroup______s32______n__v__i__c______peripheral______access______layer">
<area shape="rect" title=" " alt="" coords="225,5,372,45"/>
<area shape="rect" href="group___s32___n_v_i_c___register___masks.html" title=" " alt="" coords="420,13,601,38"/>
<area shape="rect" href="group___peripheral__access__layer___s32_k148.html" title=" " alt="" coords="5,5,177,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___s32___n_v_i_c___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___register___masks.html">S32_NVIC Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">S32_NVIC - Register Layout Typedef.  <a href="struct_s32___n_v_i_c___type.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga807f01a7b9216334116726ed9d691b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a>&#160;&#160;&#160;8u</td></tr>
<tr class="memdesc:ga807f01a7b9216334116726ed9d691b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">S32_NVIC - Size of Registers Arrays.  <a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">More...</a><br /></td></tr>
<tr class="separator:ga807f01a7b9216334116726ed9d691b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a2ddb02a0d98c46f97b0979668319a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">S32_NVIC_ICER_COUNT</a>&#160;&#160;&#160;8u</td></tr>
<tr class="separator:gac0a2ddb02a0d98c46f97b0979668319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc09cb7205d7455861a1d77783c7acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">S32_NVIC_ISPR_COUNT</a>&#160;&#160;&#160;8u</td></tr>
<tr class="separator:gaecc09cb7205d7455861a1d77783c7acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2799389a071f74c38615c0df0ee49789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">S32_NVIC_ICPR_COUNT</a>&#160;&#160;&#160;8u</td></tr>
<tr class="separator:ga2799389a071f74c38615c0df0ee49789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe58a79b251c42f1d68a41984160c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga5fe58a79b251c42f1d68a41984160c3c">S32_NVIC_IABR_COUNT</a>&#160;&#160;&#160;8u</td></tr>
<tr class="separator:ga5fe58a79b251c42f1d68a41984160c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599e71609b658c3f5daaf9d05f657f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga599e71609b658c3f5daaf9d05f657f74">S32_NVIC_IP_COUNT</a>&#160;&#160;&#160;240u</td></tr>
<tr class="separator:ga599e71609b658c3f5daaf9d05f657f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aab253c47ba49c16d76306651b19583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9aab253c47ba49c16d76306651b19583">S32_NVIC_INSTANCE_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga9aab253c47ba49c16d76306651b19583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of instances of the S32_NVIC module.  <a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9aab253c47ba49c16d76306651b19583">More...</a><br /></td></tr>
<tr class="separator:ga9aab253c47ba49c16d76306651b19583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01abf57fcec0f32e96ef8b426fb5b315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315">S32_NVIC_BASE</a>&#160;&#160;&#160;(0xE000E100u)</td></tr>
<tr class="memdesc:ga01abf57fcec0f32e96ef8b426fb5b315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral S32_NVIC base address.  <a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315">More...</a><br /></td></tr>
<tr class="separator:ga01abf57fcec0f32e96ef8b426fb5b315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8a78ea2c926e9a7b833b06d04234de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9c8a78ea2c926e9a7b833b06d04234de">S32_NVIC</a>&#160;&#160;&#160;((<a class="el" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a> *)<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315">S32_NVIC_BASE</a>)</td></tr>
<tr class="memdesc:ga9c8a78ea2c926e9a7b833b06d04234de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral S32_NVIC base pointer.  <a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9c8a78ea2c926e9a7b833b06d04234de">More...</a><br /></td></tr>
<tr class="separator:ga9c8a78ea2c926e9a7b833b06d04234de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796b918bb9f531c9349c3beee7d9b09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga796b918bb9f531c9349c3beee7d9b09e">S32_NVIC_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315">S32_NVIC_BASE</a> }</td></tr>
<tr class="memdesc:ga796b918bb9f531c9349c3beee7d9b09e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of S32_NVIC peripheral base addresses.  <a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga796b918bb9f531c9349c3beee7d9b09e">More...</a><br /></td></tr>
<tr class="separator:ga796b918bb9f531c9349c3beee7d9b09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8436caedc89af3f6f34ea09d8768c131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga8436caedc89af3f6f34ea09d8768c131">S32_NVIC_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9c8a78ea2c926e9a7b833b06d04234de">S32_NVIC</a> }</td></tr>
<tr class="memdesc:ga8436caedc89af3f6f34ea09d8768c131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of S32_NVIC peripheral base pointers.  <a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga8436caedc89af3f6f34ea09d8768c131">More...</a><br /></td></tr>
<tr class="separator:ga8436caedc89af3f6f34ea09d8768c131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f8e31eb7f1b7510a6d03bad3ba9847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga00f8e31eb7f1b7510a6d03bad3ba9847">S32_NVIC_IRQS_ARR_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga00f8e31eb7f1b7510a6d03bad3ba9847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt vector arrays for the S32_NVIC module.  <a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga00f8e31eb7f1b7510a6d03bad3ba9847">More...</a><br /></td></tr>
<tr class="separator:ga00f8e31eb7f1b7510a6d03bad3ba9847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a18ce1ffd170f092084a1d5580bbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaa4a18ce1ffd170f092084a1d5580bbfe">S32_NVIC_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:gaa4a18ce1ffd170f092084a1d5580bbfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the S32_NVIC module.  <a href="group___s32___n_v_i_c___peripheral___access___layer.html#gaa4a18ce1ffd170f092084a1d5580bbfe">More...</a><br /></td></tr>
<tr class="separator:gaa4a18ce1ffd170f092084a1d5580bbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa8e99ba34ec5a43ec51df3e4895ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2aa8e99ba34ec5a43ec51df3e4895ee3">S32_NVIC_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a> }</td></tr>
<tr class="memdesc:ga2aa8e99ba34ec5a43ec51df3e4895ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vectors for the S32_NVIC peripheral type.  <a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2aa8e99ba34ec5a43ec51df3e4895ee3">More...</a><br /></td></tr>
<tr class="separator:ga2aa8e99ba34ec5a43ec51df3e4895ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gabf2b9c5491194c9f7b346812702ce6af"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#gabf2b9c5491194c9f7b346812702ce6af">S32_NVIC_MemMapPtr</a></td></tr>
<tr class="separator:gabf2b9c5491194c9f7b346812702ce6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga9c8a78ea2c926e9a7b833b06d04234de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c8a78ea2c926e9a7b833b06d04234de">&#9670;&nbsp;</a></span>S32_NVIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC&#160;&#160;&#160;((<a class="el" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a> *)<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315">S32_NVIC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral S32_NVIC base pointer. </p>

</div>
</div>
<a id="ga01abf57fcec0f32e96ef8b426fb5b315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01abf57fcec0f32e96ef8b426fb5b315">&#9670;&nbsp;</a></span>S32_NVIC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_BASE&#160;&#160;&#160;(0xE000E100u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral S32_NVIC base address. </p>

</div>
</div>
<a id="ga796b918bb9f531c9349c3beee7d9b09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga796b918bb9f531c9349c3beee7d9b09e">&#9670;&nbsp;</a></span>S32_NVIC_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315">S32_NVIC_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of S32_NVIC peripheral base addresses. </p>

</div>
</div>
<a id="ga8436caedc89af3f6f34ea09d8768c131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8436caedc89af3f6f34ea09d8768c131">&#9670;&nbsp;</a></span>S32_NVIC_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9c8a78ea2c926e9a7b833b06d04234de">S32_NVIC</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of S32_NVIC peripheral base pointers. </p>

</div>
</div>
<a id="ga5fe58a79b251c42f1d68a41984160c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fe58a79b251c42f1d68a41984160c3c">&#9670;&nbsp;</a></span>S32_NVIC_IABR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_IABR_COUNT&#160;&#160;&#160;8u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac0a2ddb02a0d98c46f97b0979668319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0a2ddb02a0d98c46f97b0979668319a">&#9670;&nbsp;</a></span>S32_NVIC_ICER_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_ICER_COUNT&#160;&#160;&#160;8u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2799389a071f74c38615c0df0ee49789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2799389a071f74c38615c0df0ee49789">&#9670;&nbsp;</a></span>S32_NVIC_ICPR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_ICPR_COUNT&#160;&#160;&#160;8u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9aab253c47ba49c16d76306651b19583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aab253c47ba49c16d76306651b19583">&#9670;&nbsp;</a></span>S32_NVIC_INSTANCE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_INSTANCE_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of instances of the S32_NVIC module. </p>

</div>
</div>
<a id="ga599e71609b658c3f5daaf9d05f657f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga599e71609b658c3f5daaf9d05f657f74">&#9670;&nbsp;</a></span>S32_NVIC_IP_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_IP_COUNT&#160;&#160;&#160;240u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2aa8e99ba34ec5a43ec51df3e4895ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa8e99ba34ec5a43ec51df3e4895ee3">&#9670;&nbsp;</a></span>S32_NVIC_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt vectors for the S32_NVIC peripheral type. </p>

</div>
</div>
<a id="ga00f8e31eb7f1b7510a6d03bad3ba9847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00f8e31eb7f1b7510a6d03bad3ba9847">&#9670;&nbsp;</a></span>S32_NVIC_IRQS_ARR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_IRQS_ARR_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt vector arrays for the S32_NVIC module. </p>

</div>
</div>
<a id="gaa4a18ce1ffd170f092084a1d5580bbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4a18ce1ffd170f092084a1d5580bbfe">&#9670;&nbsp;</a></span>S32_NVIC_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the S32_NVIC module. </p>

</div>
</div>
<a id="ga807f01a7b9216334116726ed9d691b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga807f01a7b9216334116726ed9d691b59">&#9670;&nbsp;</a></span>S32_NVIC_ISER_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_ISER_COUNT&#160;&#160;&#160;8u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>S32_NVIC - Size of Registers Arrays. </p>

</div>
</div>
<a id="gaecc09cb7205d7455861a1d77783c7acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecc09cb7205d7455861a1d77783c7acc">&#9670;&nbsp;</a></span>S32_NVIC_ISPR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S32_NVIC_ISPR_COUNT&#160;&#160;&#160;8u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gabf2b9c5491194c9f7b346812702ce6af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2b9c5491194c9f7b346812702ce6af">&#9670;&nbsp;</a></span>S32_NVIC_MemMapPtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a> * <a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#gabf2b9c5491194c9f7b346812702ce6af">S32_NVIC_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
