/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [18:0] _05_;
  wire [6:0] _06_;
  wire [3:0] _07_;
  wire [21:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [34:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_18z;
  wire [28:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [17:0] celloutsig_0_2z;
  wire [25:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_1z & celloutsig_1_4z[7]);
  assign celloutsig_0_4z = ~(_00_ | celloutsig_0_2z[15]);
  assign celloutsig_0_7z = ~celloutsig_0_2z[0];
  assign celloutsig_0_14z = ~_01_;
  assign celloutsig_1_16z = ~((celloutsig_1_3z[8] | celloutsig_1_3z[2]) & (_02_ | celloutsig_1_15z[7]));
  assign celloutsig_0_13z = ~(celloutsig_0_9z[14] ^ celloutsig_0_6z);
  assign celloutsig_1_1z = ~(_03_ ^ in_data[110]);
  assign celloutsig_1_2z = ~(_04_ ^ in_data[161]);
  assign celloutsig_1_11z = ~(celloutsig_1_7z[4] ^ celloutsig_1_1z);
  reg [6:0] _17_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 7'h00;
    else _17_ <= in_data[32:26];
  assign { _06_[6:2], _00_, _06_[0] } = _17_;
  reg [18:0] _18_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 19'h00000;
    else _18_ <= celloutsig_0_3z[24:6];
  assign { _05_[18:13], _01_, _05_[11:0] } = _18_;
  reg [3:0] _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 4'h0;
    else _19_ <= in_data[178:175];
  assign { _07_[3], _03_, _04_, _02_ } = _19_;
  assign celloutsig_0_6z = celloutsig_0_1z[8:5] === celloutsig_0_3z[24:21];
  assign celloutsig_1_18z = { celloutsig_1_6z[4], celloutsig_1_11z, _07_[3], _03_, _04_, _02_ } % { 1'h1, celloutsig_1_3z[5:2], celloutsig_1_16z };
  assign celloutsig_0_8z = { in_data[77:59], celloutsig_0_5z } % { 1'h1, _06_[5:2], _00_, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[55:43] % { 1'h1, in_data[71:67], _06_[6:2], _00_, _06_[0] };
  assign celloutsig_0_3z = { in_data[62:51], _06_[6:2], _00_, _06_[0], _06_[6:2], _00_, _06_[0] } * { celloutsig_0_2z[15:3], celloutsig_0_1z };
  assign celloutsig_0_15z = { in_data[93], celloutsig_0_4z, celloutsig_0_14z } * { celloutsig_0_9z[6:5], celloutsig_0_14z };
  assign celloutsig_0_9z = celloutsig_0_1z[11] ? celloutsig_0_3z[23:0] : { celloutsig_0_2z[11:9], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_19z = celloutsig_0_5z ? { celloutsig_0_3z[25:2], celloutsig_0_18z } : { celloutsig_0_3z[17:9], _05_[18:13], _01_, _05_[11:0], celloutsig_0_7z };
  assign celloutsig_0_20z = celloutsig_0_18z[1] ? celloutsig_0_16z[27:23] : celloutsig_0_1z[5:1];
  assign celloutsig_1_6z = in_data[110] ? celloutsig_1_3z[8:1] : { _03_, _04_, _02_, celloutsig_1_1z, _07_[3], _03_, _04_, _02_ };
  assign celloutsig_0_2z = _00_ ? { in_data[45:41], celloutsig_0_1z } : { in_data[84:81], _06_[6:2], 1'h0, _06_[0], _06_[6:2], 1'h0, _06_[0] };
  assign celloutsig_1_7z = in_data[185] ? { celloutsig_1_4z[13:9], _07_[3], _03_, _04_, _02_ } : { in_data[159:152], celloutsig_1_5z };
  assign celloutsig_1_15z = - { celloutsig_1_8z[2], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_18z = ~ { celloutsig_0_2z[9:6], celloutsig_0_14z };
  assign celloutsig_1_13z = | celloutsig_1_7z[8:6];
  assign celloutsig_0_5z = ~^ { celloutsig_0_2z[4:1], celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_5z } << { celloutsig_1_6z[7:4], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_9z[6:1], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_15z } << { celloutsig_0_6z, _05_[18:13], _01_, _05_[11:0], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_8z = in_data[157:149] << celloutsig_1_4z[8:0];
  assign celloutsig_1_3z = { _07_[3], _03_, _04_, _02_, _07_[3], _03_, _04_, _02_, celloutsig_1_2z } >> { in_data[138:131], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_6z[7:6], celloutsig_1_5z } >>> { _03_, _04_, _02_ };
  assign celloutsig_0_10z = { _00_, _06_[0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z } >>> { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_12z } - { celloutsig_1_4z[7:0], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_1_4z = { in_data[176:173], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } - { celloutsig_1_3z[8:3], celloutsig_1_3z };
  assign _05_[12] = _01_;
  assign _06_[1] = _00_;
  assign _07_[2:0] = { _03_, _04_, _02_ };
  assign { out_data[133:128], out_data[113:96], out_data[60:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
