{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 17:09:06 2010 " "Info: Processing started: Mon May 10 17:09:06 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off beep -c beep --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off beep -c beep --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register count\[1\] register count\[27\] 15.588 ns " "Info: Slack time is 15.588 ns for clock \"clk\" between source register \"count\[1\]\" and destination register \"count\[27\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "226.65 MHz 4.412 ns " "Info: Fmax is 226.65 MHz (period= 4.412 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.734 ns + Largest register register " "Info: + Largest register to register requirement is 19.734 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.776 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.776 ns count\[27\] 3 REG LCFF_X26_Y6_N27 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 2; REG Node = 'count\[27\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl count[27] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.06 % ) " "Info: Total cell delay = 1.806 ns ( 65.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 34.94 % ) " "Info: Total interconnect delay = 0.970 ns ( 34.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl count[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} count[27] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.778 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.778 ns count\[1\] 3 REG LCFF_X26_Y7_N7 2 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.778 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl count[1] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.01 % ) " "Info: Total cell delay = 1.806 ns ( 65.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 34.99 % ) " "Info: Total interconnect delay = 0.972 ns ( 34.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl count[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} count[27] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl count[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} count[27] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.146 ns - Longest register register " "Info: - Longest register to register delay is 4.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[1\] 1 REG LCFF_X26_Y7_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.621 ns) 1.085 ns count\[1\]~28 2 COMB LCCOMB_X26_Y7_N6 2 " "Info: 2: + IC(0.464 ns) + CELL(0.621 ns) = 1.085 ns; Loc. = LCCOMB_X26_Y7_N6; Fanout = 2; COMB Node = 'count\[1\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { count[1] count[1]~28 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.171 ns count\[2\]~30 3 COMB LCCOMB_X26_Y7_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.171 ns; Loc. = LCCOMB_X26_Y7_N8; Fanout = 2; COMB Node = 'count\[2\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[1]~28 count[2]~30 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.257 ns count\[3\]~32 4 COMB LCCOMB_X26_Y7_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.257 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 2; COMB Node = 'count\[3\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[2]~30 count[3]~32 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.343 ns count\[4\]~34 5 COMB LCCOMB_X26_Y7_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.343 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 2; COMB Node = 'count\[4\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[3]~32 count[4]~34 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.533 ns count\[5\]~36 6 COMB LCCOMB_X26_Y7_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 1.533 ns; Loc. = LCCOMB_X26_Y7_N14; Fanout = 2; COMB Node = 'count\[5\]~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count[4]~34 count[5]~36 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.619 ns count\[6\]~38 7 COMB LCCOMB_X26_Y7_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.619 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 2; COMB Node = 'count\[6\]~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[5]~36 count[6]~38 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.705 ns count\[7\]~40 8 COMB LCCOMB_X26_Y7_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.705 ns; Loc. = LCCOMB_X26_Y7_N18; Fanout = 2; COMB Node = 'count\[7\]~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[6]~38 count[7]~40 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.791 ns count\[8\]~42 9 COMB LCCOMB_X26_Y7_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.791 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 2; COMB Node = 'count\[8\]~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[7]~40 count[8]~42 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.877 ns count\[9\]~44 10 COMB LCCOMB_X26_Y7_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.877 ns; Loc. = LCCOMB_X26_Y7_N22; Fanout = 2; COMB Node = 'count\[9\]~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[8]~42 count[9]~44 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.963 ns count\[10\]~46 11 COMB LCCOMB_X26_Y7_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.963 ns; Loc. = LCCOMB_X26_Y7_N24; Fanout = 2; COMB Node = 'count\[10\]~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[9]~44 count[10]~46 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.049 ns count\[11\]~48 12 COMB LCCOMB_X26_Y7_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.049 ns; Loc. = LCCOMB_X26_Y7_N26; Fanout = 2; COMB Node = 'count\[11\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[10]~46 count[11]~48 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.135 ns count\[12\]~50 13 COMB LCCOMB_X26_Y7_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.135 ns; Loc. = LCCOMB_X26_Y7_N28; Fanout = 2; COMB Node = 'count\[12\]~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[11]~48 count[12]~50 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.310 ns count\[13\]~52 14 COMB LCCOMB_X26_Y7_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.175 ns) = 2.310 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 2; COMB Node = 'count\[13\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { count[12]~50 count[13]~52 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.396 ns count\[14\]~54 15 COMB LCCOMB_X26_Y6_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.396 ns; Loc. = LCCOMB_X26_Y6_N0; Fanout = 2; COMB Node = 'count\[14\]~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[13]~52 count[14]~54 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.482 ns count\[15\]~56 16 COMB LCCOMB_X26_Y6_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.482 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = 'count\[15\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[14]~54 count[15]~56 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.568 ns count\[16\]~58 17 COMB LCCOMB_X26_Y6_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.568 ns; Loc. = LCCOMB_X26_Y6_N4; Fanout = 2; COMB Node = 'count\[16\]~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[15]~56 count[16]~58 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.654 ns count\[17\]~60 18 COMB LCCOMB_X26_Y6_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.654 ns; Loc. = LCCOMB_X26_Y6_N6; Fanout = 2; COMB Node = 'count\[17\]~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[16]~58 count[17]~60 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.740 ns count\[18\]~62 19 COMB LCCOMB_X26_Y6_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.740 ns; Loc. = LCCOMB_X26_Y6_N8; Fanout = 2; COMB Node = 'count\[18\]~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[17]~60 count[18]~62 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.826 ns count\[19\]~64 20 COMB LCCOMB_X26_Y6_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.826 ns; Loc. = LCCOMB_X26_Y6_N10; Fanout = 2; COMB Node = 'count\[19\]~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[18]~62 count[19]~64 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.912 ns count\[20\]~66 21 COMB LCCOMB_X26_Y6_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.912 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 2; COMB Node = 'count\[20\]~66'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[19]~64 count[20]~66 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.102 ns count\[21\]~68 22 COMB LCCOMB_X26_Y6_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 3.102 ns; Loc. = LCCOMB_X26_Y6_N14; Fanout = 2; COMB Node = 'count\[21\]~68'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count[20]~66 count[21]~68 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.188 ns count\[22\]~70 23 COMB LCCOMB_X26_Y6_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.188 ns; Loc. = LCCOMB_X26_Y6_N16; Fanout = 2; COMB Node = 'count\[22\]~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[21]~68 count[22]~70 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.274 ns count\[23\]~72 24 COMB LCCOMB_X26_Y6_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.274 ns; Loc. = LCCOMB_X26_Y6_N18; Fanout = 2; COMB Node = 'count\[23\]~72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[22]~70 count[23]~72 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.360 ns count\[24\]~74 25 COMB LCCOMB_X26_Y6_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.360 ns; Loc. = LCCOMB_X26_Y6_N20; Fanout = 2; COMB Node = 'count\[24\]~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[23]~72 count[24]~74 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.446 ns count\[25\]~76 26 COMB LCCOMB_X26_Y6_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.446 ns; Loc. = LCCOMB_X26_Y6_N22; Fanout = 2; COMB Node = 'count\[25\]~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[24]~74 count[25]~76 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.532 ns count\[26\]~78 27 COMB LCCOMB_X26_Y6_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.532 ns; Loc. = LCCOMB_X26_Y6_N24; Fanout = 1; COMB Node = 'count\[26\]~78'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[25]~76 count[26]~78 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.038 ns count\[27\]~79 28 COMB LCCOMB_X26_Y6_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 4.038 ns; Loc. = LCCOMB_X26_Y6_N26; Fanout = 1; COMB Node = 'count\[27\]~79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count[26]~78 count[27]~79 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.146 ns count\[27\] 29 REG LCFF_X26_Y6_N27 2 " "Info: 29: + IC(0.000 ns) + CELL(0.108 ns) = 4.146 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 2; REG Node = 'count\[27\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[27]~79 count[27] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.682 ns ( 88.81 % ) " "Info: Total cell delay = 3.682 ns ( 88.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.464 ns ( 11.19 % ) " "Info: Total interconnect delay = 0.464 ns ( 11.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { count[1] count[1]~28 count[2]~30 count[3]~32 count[4]~34 count[5]~36 count[6]~38 count[7]~40 count[8]~42 count[9]~44 count[10]~46 count[11]~48 count[12]~50 count[13]~52 count[14]~54 count[15]~56 count[16]~58 count[17]~60 count[18]~62 count[19]~64 count[20]~66 count[21]~68 count[22]~70 count[23]~72 count[24]~74 count[25]~76 count[26]~78 count[27]~79 count[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { count[1] {} count[1]~28 {} count[2]~30 {} count[3]~32 {} count[4]~34 {} count[5]~36 {} count[6]~38 {} count[7]~40 {} count[8]~42 {} count[9]~44 {} count[10]~46 {} count[11]~48 {} count[12]~50 {} count[13]~52 {} count[14]~54 {} count[15]~56 {} count[16]~58 {} count[17]~60 {} count[18]~62 {} count[19]~64 {} count[20]~66 {} count[21]~68 {} count[22]~70 {} count[23]~72 {} count[24]~74 {} count[25]~76 {} count[26]~78 {} count[27]~79 {} count[27] {} } { 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl count[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} count[27] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { count[1] count[1]~28 count[2]~30 count[3]~32 count[4]~34 count[5]~36 count[6]~38 count[7]~40 count[8]~42 count[9]~44 count[10]~46 count[11]~48 count[12]~50 count[13]~52 count[14]~54 count[15]~56 count[16]~58 count[17]~60 count[18]~62 count[19]~64 count[20]~66 count[21]~68 count[22]~70 count[23]~72 count[24]~74 count[25]~76 count[26]~78 count[27]~79 count[27] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { count[1] {} count[1]~28 {} count[2]~30 {} count[3]~32 {} count[4]~34 {} count[5]~36 {} count[6]~38 {} count[7]~40 {} count[8]~42 {} count[9]~44 {} count[10]~46 {} count[11]~48 {} count[12]~50 {} count[13]~52 {} count[14]~54 {} count[15]~56 {} count[16]~58 {} count[17]~60 {} count[18]~62 {} count[19]~64 {} count[20]~66 {} count[21]~68 {} count[22]~70 {} count[23]~72 {} count[24]~74 {} count[25]~76 {} count[26]~78 {} count[27]~79 {} count[27] {} } { 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register count\[0\] register count\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clk\" between source register \"count\[0\]\" and destination register \"count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X26_Y7_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns count\[0\]~81 2 COMB LCCOMB_X26_Y7_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y7_N0; Fanout = 1; COMB Node = 'count\[0\]~81'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { count[0] count[0]~81 } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns count\[0\] 3 REG LCFF_X26_Y7_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y7_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[0]~81 count[0] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { count[0] count[0]~81 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { count[0] {} count[0]~81 {} count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.778 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.778 ns count\[0\] 3 REG LCFF_X26_Y7_N1 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.778 ns; Loc. = LCFF_X26_Y7_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl count[0] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.01 % ) " "Info: Total cell delay = 1.806 ns ( 65.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 34.99 % ) " "Info: Total interconnect delay = 0.972 ns ( 34.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.778 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.778 ns count\[0\] 3 REG LCFF_X26_Y7_N1 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.778 ns; Loc. = LCFF_X26_Y7_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl count[0] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.01 % ) " "Info: Total cell delay = 1.806 ns ( 65.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 34.99 % ) " "Info: Total interconnect delay = 0.972 ns ( 34.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { count[0] count[0]~81 count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { count[0] {} count[0]~81 {} count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk beep count\[13\] 8.432 ns register " "Info: tco from clock \"clk\" to destination pin \"beep\" through register \"count\[13\]\" is 8.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.778 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.778 ns count\[13\] 3 REG LCFF_X26_Y7_N31 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.778 ns; Loc. = LCFF_X26_Y7_N31; Fanout = 3; REG Node = 'count\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl count[13] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.01 % ) " "Info: Total cell delay = 1.806 ns ( 65.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 34.99 % ) " "Info: Total interconnect delay = 0.972 ns ( 34.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[13] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.350 ns + Longest register pin " "Info: + Longest register to pin delay is 5.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[13\] 1 REG LCFF_X26_Y7_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N31; Fanout = 3; REG Node = 'count\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[13] } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.206 ns) 1.354 ns beep_r~0 2 COMB LCCOMB_X26_Y6_N28 1 " "Info: 2: + IC(1.148 ns) + CELL(0.206 ns) = 1.354 ns; Loc. = LCCOMB_X26_Y6_N28; Fanout = 1; COMB Node = 'beep_r~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { count[13] beep_r~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(3.096 ns) 5.350 ns beep 3 PIN PIN_127 0 " "Info: 3: + IC(0.900 ns) + CELL(3.096 ns) = 5.350 ns; Loc. = PIN_127; Fanout = 0; PIN Node = 'beep'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.996 ns" { beep_r~0 beep } "NODE_NAME" } } { "beep.v" "" { Text "E:/A_FPGA_test/beep/beep.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.302 ns ( 61.72 % ) " "Info: Total cell delay = 3.302 ns ( 61.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.048 ns ( 38.28 % ) " "Info: Total interconnect delay = 2.048 ns ( 38.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { count[13] beep_r~0 beep } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.350 ns" { count[13] {} beep_r~0 {} beep {} } { 0.000ns 1.148ns 0.900ns } { 0.000ns 0.206ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} count[13] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { count[13] beep_r~0 beep } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.350 ns" { count[13] {} beep_r~0 {} beep {} } { 0.000ns 1.148ns 0.900ns } { 0.000ns 0.206ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 17:09:07 2010 " "Info: Processing ended: Mon May 10 17:09:07 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
