

================================================================
== Vitis HLS Report for 'dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s'
================================================================
* Date:           Mon Apr 28 17:29:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  11.821 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |       25|       26|  0.750 us|  0.780 us|   25|   25|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       25|       25|         2|          1|          1|    25|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   2|      -|      -|    -|
|Expression       |        -|   -|      0|     32|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|    123|    -|
|Memory           |        1|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      0|    543|    -|
|Register         |        -|   -|    492|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   2|    492|    698|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   2|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |sparsemux_51_5_8_1_1_U28  |sparsemux_51_5_8_1_1  |        0|   0|  0|  123|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |Total                     |                      |        0|   0|  0|  123|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8ns_5s_18s_18_1_1_U30  |mac_muladd_8ns_5s_18s_18_1_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_6s_19s_19_1_1_U29  |mac_muladd_8ns_6s_19s_19_1_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w2_U   |dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi  |        1|  0|   0|    0|    25|   11|     1|          275|
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                                                  |        1|  0|   0|    0|    25|   11|     1|          275|
    +-------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |w_index_fu_975_p2    |         +|   0|  0|  13|           5|           1|
    |ap_condition_261     |       and|   0|  0|   2|           1|           1|
    |ap_condition_37      |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_981_p2  |      icmp|   0|  0|  13|           5|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          13|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                        Name                                                       | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                                          |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                                                                                            |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_165_p6                                                                                   |  13|          3|    1|          3|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_phi_fu_574_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_phi_fu_586_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_phi_fu_598_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_phi_fu_610_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_phi_fu_622_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_phi_fu_634_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_phi_fu_646_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_phi_fu_658_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_phi_fu_670_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_phi_fu_682_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_phi_fu_694_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_phi_fu_706_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_phi_fu_718_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_phi_fu_730_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_phi_fu_742_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_phi_fu_754_p4              |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_phi_fu_766_p4              |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_phi_fu_778_p4              |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_phi_fu_790_p4              |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_phi_fu_802_p4              |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_phi_fu_814_p4              |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_phi_fu_826_p4              |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_phi_fu_838_p4              |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_phi_fu_850_p4              |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_phi_fu_862_p4              |   9|          2|    8|         16|
    |ap_phi_mux_w_index3_phi_fu_181_p6                                                                                  |  13|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_570  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_582  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_594  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_606  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_618  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_630  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_642  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_654  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_666  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_678  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_690  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_702  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_714  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_726  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_738  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_750          |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_762          |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_774          |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_786          |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_798          |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_810          |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_822          |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_834          |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_846          |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_858          |   9|          2|    8|         16|
    |ap_return_0                                                                                                        |   9|          2|   20|         40|
    |ap_return_1                                                                                                        |   9|          2|   20|         40|
    |conv_i_i198_i5_reg_542                                                                                             |   9|          2|   19|         38|
    |conv_i_i19_19_i4_reg_556                                                                                           |   9|          2|   18|         36|
    |w_index3_reg_177                                                                                                   |   9|          2|    5|         10|
    +-------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                              | 543|        121|  490|        987|
    +-------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                        Name                                                       | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                          |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                                                                                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_570  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_582  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_594  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_606  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_618  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_630  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_642  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_654  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_666  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_678  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_690  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_702  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_714  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_726  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_738  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_750          |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_762          |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_774          |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_786          |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_798          |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_810          |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_822          |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_834          |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_846          |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_858          |   8|   0|    8|          0|
    |ap_return_0_preg                                                                                                   |  20|   0|   20|          0|
    |ap_return_1_preg                                                                                                   |  20|   0|   20|          0|
    |conv_i_i198_i5_reg_542                                                                                             |  19|   0|   19|          0|
    |conv_i_i19_19_i4_reg_556                                                                                           |  18|   0|   18|          0|
    |do_init_reg_161                                                                                                    |   1|   0|    1|          0|
    |icmp_ln46_reg_1300                                                                                                 |   1|   0|    1|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57_reg_192                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58_reg_206                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59_reg_220                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60_reg_234                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61_reg_248                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62_reg_262                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63_reg_276                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64_reg_290                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65_reg_304                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66_reg_318                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67_reg_332                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68_reg_346                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69_reg_360                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70_reg_374                       |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71_reg_388                       |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101_reg_402                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102_reg_416                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103_reg_430                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104_reg_444                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_458                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_472                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_486                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_500                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_514                              |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_528                              |   8|   0|    8|          0|
    |w_index3_reg_177                                                                                                   |   5|   0|    5|          0|
    |w_index_reg_1295                                                                                                   |   5|   0|    5|          0|
    +-------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                              | 492|   0|  492|          0|
    +-------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                     Source Object                                    |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|        dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|        dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|        dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|        dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|        dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|        dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>|  return value|
|ap_return_0                                                                           |  out|   20|  ap_ctrl_hs|        dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>|  return value|
|ap_return_1                                                                           |  out|   20|  ap_ctrl_hs|        dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>|  return value|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig             |   in|    8|     ap_none|             void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1   |   in|    8|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed     |   in|    8|     ap_none|     p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed|       pointer|
+--------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln46 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 4 'br' 'br_ln46' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split.i, i1 1, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index3 = phi i5 0, void %entry, i5 %w_index, void %MultLoop.split.i, i5 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 6 'phi' 'w_index3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %w2, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"   --->   Operation 9 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"   --->   Operation 11 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"   --->   Operation 12 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"   --->   Operation 13 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"   --->   Operation 14 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"   --->   Operation 15 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"   --->   Operation 16 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"   --->   Operation 17 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14"   --->   Operation 18 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13"   --->   Operation 19 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12"   --->   Operation 20 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11"   --->   Operation 21 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10"   --->   Operation 22 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9"   --->   Operation 23 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8"   --->   Operation 24 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7"   --->   Operation 25 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6"   --->   Operation 26 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5"   --->   Operation 27 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4"   --->   Operation 28 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3"   --->   Operation 29 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2"   --->   Operation 30 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1"   --->   Operation 31 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed"   --->   Operation 32 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.61ns)   --->   "%br_ln46 = br void %MultLoop.split.i" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 33 'br' 'br_ln46' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 34 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i11 %w2, i64 0, i64 %zext_ln46" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 35 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%w2_load = load i5 %w2_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 36 'load' 'w2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 25> <ROM>
ST_2 : Operation 37 [1/1] (1.86ns)   --->   "%w_index = add i5 %w_index3, i5 1" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 37 'add' 'w_index' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.86ns)   --->   "%icmp_ln46 = icmp_eq  i5 %w_index3, i5 24" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 38 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %rewind_header, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 39 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 11.8>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 41 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 42 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 43 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 44 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 45 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 46 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 47 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 48 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 49 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 50 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 51 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 52 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 53 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 54 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 55 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 56 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 57 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 58 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 59 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 60 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 61 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 62 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 63 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 64 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 65 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_i_i198_i5 = phi i19 0, void %entry, i19 %add_ln58, void %MultLoop.split.i, i19 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 66 'phi' 'conv_i_i198_i5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%conv_i_i19_19_i4 = phi i18 0, void %entry, i18 %add_ln58_1, void %MultLoop.split.i, i18 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 67 'phi' 'conv_i_i19_19_i4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split.i, void %rewind_init"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57, void %rewind_header"   --->   Operation 69 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58, void %rewind_header"   --->   Operation 70 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59, void %rewind_header"   --->   Operation 71 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60, void %rewind_header"   --->   Operation 72 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61, void %rewind_header"   --->   Operation 73 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62, void %rewind_header"   --->   Operation 74 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63, void %rewind_header"   --->   Operation 75 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64, void %rewind_header"   --->   Operation 76 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65, void %rewind_header"   --->   Operation 77 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66, void %rewind_header"   --->   Operation 78 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67, void %rewind_header"   --->   Operation 79 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68, void %rewind_header"   --->   Operation 80 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69, void %rewind_header"   --->   Operation 81 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70, void %rewind_header"   --->   Operation 82 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71, void %rewind_header"   --->   Operation 83 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101, void %rewind_header"   --->   Operation 84 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102, void %rewind_header"   --->   Operation 85 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103, void %rewind_header"   --->   Operation 86 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104, void %rewind_header"   --->   Operation 87 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105, void %rewind_header"   --->   Operation 88 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106, void %rewind_header"   --->   Operation 89 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107, void %rewind_header"   --->   Operation 90 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108, void %rewind_header"   --->   Operation 91 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109, void %rewind_header"   --->   Operation 92 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110, void %rewind_header"   --->   Operation 93 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:47]   --->   Operation 94 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [firmware/nnet_utils/nnet_dense_resource.h:49]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 96 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.03ns)   --->   "%a = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.25i8.i8.i5, i5 0, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90, i5 1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89, i5 2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88, i5 3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87, i5 4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86, i5 5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85, i5 6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84, i5 7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83, i5 8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82, i5 9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81, i5 10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41, i5 11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40, i5 12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39, i5 13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38, i5 14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37, i5 15, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36, i5 16, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35, i5 17, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34, i5 18, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33, i5 19, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32, i5 20, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31, i5 21, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30, i5 22, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29, i5 23, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28, i5 24, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27, i8 0, i5 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 97 'sparsemux' 'a' <Predicate = true> <Delay = 3.03> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.03> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w2_load = load i5 %w2_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 98 'load' 'w2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 25> <ROM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%w = trunc i11 %w2_load" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 99 'trunc' 'w' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 100 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i8 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 101 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i6 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 102 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.36ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln73 = mul i14 %zext_ln73, i14 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 103 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%sext_ln58 = sext i14 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 104 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln58 = add i19 %sext_ln58, i19 %conv_i_i198_i5" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 105 'add' 'add_ln58' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %w2_load, i32 6, i32 10" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 106 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i5 %tmp" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 107 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.36ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln73_1 = mul i13 %zext_ln73_1, i13 %sext_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 108 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_1)   --->   "%sext_ln58_1 = sext i13 %mul_ln73_1" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 109 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln58_1 = add i18 %sext_ln58_1, i18 %conv_i_i19_19_i4" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 110 'add' 'add_ln58_1' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i19 %add_ln58" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 111 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i18 %add_ln58_1" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 112 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i40 <undef>, i20 %sext_ln46" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 113 'insertvalue' 'mrv_i' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i40 %mrv_i, i20 %sext_ln46_1" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 114 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%return_ln84 = return void @_ssdm_op_Return, i40 %mrv_1_i" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 115 'return' 'return_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln46                                                                              (br               ) [ 0111]
do_init                                                                              (phi              ) [ 0011]
w_index3                                                                             (phi              ) [ 0011]
specmemcore_ln0                                                                      (specmemcore      ) [ 0000]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91         (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92         (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93         (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94         (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95         (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96         (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97         (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98         (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99         (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100        (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55 (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56 (load             ) [ 0011]
br_ln46                                                                              (br               ) [ 0011]
zext_ln46                                                                            (zext             ) [ 0000]
w2_addr                                                                              (getelementptr    ) [ 0011]
w_index                                                                              (add              ) [ 0111]
icmp_ln46                                                                            (icmp             ) [ 0011]
br_ln46                                                                              (br               ) [ 0111]
br_ln0                                                                               (br               ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71 (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109        (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110        (phi              ) [ 0011]
conv_i_i198_i5                                                                       (phi              ) [ 0011]
conv_i_i19_19_i4                                                                     (phi              ) [ 0011]
br_ln0                                                                               (br               ) [ 0000]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40 (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41 (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81         (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82         (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83         (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84         (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85         (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86         (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87         (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88         (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89         (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90         (phi              ) [ 0111]
specpipeline_ln47                                                                    (specpipeline     ) [ 0000]
speclooptripcount_ln49                                                               (speclooptripcount) [ 0000]
specloopname_ln46                                                                    (specloopname     ) [ 0000]
a                                                                                    (sparsemux        ) [ 0000]
w2_load                                                                              (load             ) [ 0000]
w                                                                                    (trunc            ) [ 0000]
zext_ln73                                                                            (zext             ) [ 0000]
zext_ln73_1                                                                          (zext             ) [ 0000]
sext_ln73                                                                            (sext             ) [ 0000]
mul_ln73                                                                             (mul              ) [ 0000]
sext_ln58                                                                            (sext             ) [ 0000]
add_ln58                                                                             (add              ) [ 0111]
tmp                                                                                  (partselect       ) [ 0000]
sext_ln73_1                                                                          (sext             ) [ 0000]
mul_ln73_1                                                                           (mul              ) [ 0000]
sext_ln58_1                                                                          (sext             ) [ 0000]
add_ln58_1                                                                           (add              ) [ 0111]
sext_ln46                                                                            (sext             ) [ 0000]
sext_ln46_1                                                                          (sext             ) [ 0000]
mrv_i                                                                                (insertvalue      ) [ 0000]
mrv_1_i                                                                              (insertvalue      ) [ 0000]
return_ln84                                                                          (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.25i8.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="w2_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_load/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="do_init_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="do_init_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="1" slack="0"/>
<pin id="171" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="w_index3_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_index3 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="w_index3_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="4" bw="1" slack="0"/>
<pin id="187" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index3/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="2"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="4" bw="1" slack="1"/>
<pin id="202" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="1"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="2"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="1" slack="1"/>
<pin id="216" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="1" slack="1"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="1" slack="1"/>
<pin id="244" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="2"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="1" slack="1"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61/3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="2"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="1" slack="1"/>
<pin id="272" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62/3 "/>
</bind>
</comp>

<comp id="276" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="1" slack="1"/>
<pin id="286" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="2"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="4" bw="1" slack="1"/>
<pin id="300" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64/3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="2"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="4" bw="1" slack="1"/>
<pin id="314" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65/3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="2"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="1" slack="1"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66/3 "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="2"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="4" bw="1" slack="1"/>
<pin id="342" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67/3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="2"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="4" bw="1" slack="1"/>
<pin id="356" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68/3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="2"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="8" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="4" bw="1" slack="1"/>
<pin id="370" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69/3 "/>
</bind>
</comp>

<comp id="374" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="4" bw="1" slack="1"/>
<pin id="384" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70/3 "/>
</bind>
</comp>

<comp id="388" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="2"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="4" bw="1" slack="1"/>
<pin id="398" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71/3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="2"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="1" slack="1"/>
<pin id="412" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101/3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="2"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="4" bw="1" slack="1"/>
<pin id="426" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102/3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="2"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="4" bw="1" slack="1"/>
<pin id="440" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103/3 "/>
</bind>
</comp>

<comp id="444" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="2"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="4" bw="1" slack="1"/>
<pin id="454" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104/3 "/>
</bind>
</comp>

<comp id="458" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="1"/>
<pin id="460" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="2"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="4" bw="1" slack="1"/>
<pin id="468" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105/3 "/>
</bind>
</comp>

<comp id="472" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106 (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="2"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="4" bw="1" slack="1"/>
<pin id="482" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106/3 "/>
</bind>
</comp>

<comp id="486" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="2"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="8" slack="0"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="4" bw="1" slack="1"/>
<pin id="496" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107/3 "/>
</bind>
</comp>

<comp id="500" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="2"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="8" slack="0"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="4" bw="1" slack="1"/>
<pin id="510" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108/3 "/>
</bind>
</comp>

<comp id="514" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="2"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="4" bw="1" slack="1"/>
<pin id="524" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109/3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="1"/>
<pin id="530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110 (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="2"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="8" slack="0"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="4" bw="1" slack="1"/>
<pin id="538" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110/3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="conv_i_i198_i5_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="19" slack="1"/>
<pin id="544" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i198_i5 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="conv_i_i198_i5_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="19" slack="0"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="4" bw="1" slack="1"/>
<pin id="552" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="6" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i198_i5/3 "/>
</bind>
</comp>

<comp id="556" class="1005" name="conv_i_i19_19_i4_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="18" slack="1"/>
<pin id="558" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i19_19_i4 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="conv_i_i19_19_i4_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="2"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="18" slack="0"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="4" bw="1" slack="1"/>
<pin id="566" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="6" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i19_19_i4/3 "/>
</bind>
</comp>

<comp id="570" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27 (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="8" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27/3 "/>
</bind>
</comp>

<comp id="582" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28 (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="1"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="8" slack="0"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28/3 "/>
</bind>
</comp>

<comp id="594" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29 (phireg) "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_phi_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29/3 "/>
</bind>
</comp>

<comp id="606" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30 (phireg) "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_phi_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="8" slack="0"/>
<pin id="614" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30/3 "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31 (phireg) "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_phi_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="8" slack="0"/>
<pin id="626" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31/3 "/>
</bind>
</comp>

<comp id="630" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32 (phireg) "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_phi_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="8" slack="0"/>
<pin id="638" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32/3 "/>
</bind>
</comp>

<comp id="642" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33 (phireg) "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_phi_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="1"/>
<pin id="648" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="8" slack="0"/>
<pin id="650" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33/3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34 (phireg) "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_phi_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="661" dir="0" index="2" bw="8" slack="0"/>
<pin id="662" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="663" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34/3 "/>
</bind>
</comp>

<comp id="666" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35 (phireg) "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_phi_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="673" dir="0" index="2" bw="8" slack="0"/>
<pin id="674" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="675" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35/3 "/>
</bind>
</comp>

<comp id="678" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36 (phireg) "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_phi_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="1"/>
<pin id="684" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="685" dir="0" index="2" bw="8" slack="0"/>
<pin id="686" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="687" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36/3 "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37 (phireg) "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_phi_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="697" dir="0" index="2" bw="8" slack="0"/>
<pin id="698" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="699" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37/3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38 (phireg) "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_phi_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="2" bw="8" slack="0"/>
<pin id="710" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38/3 "/>
</bind>
</comp>

<comp id="714" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39 (phireg) "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_phi_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="1"/>
<pin id="720" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="721" dir="0" index="2" bw="8" slack="0"/>
<pin id="722" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="723" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39/3 "/>
</bind>
</comp>

<comp id="726" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40 (phireg) "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_phi_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="1"/>
<pin id="732" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="733" dir="0" index="2" bw="8" slack="0"/>
<pin id="734" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="735" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40/3 "/>
</bind>
</comp>

<comp id="738" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41 (phireg) "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_phi_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="745" dir="0" index="2" bw="8" slack="0"/>
<pin id="746" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="747" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41/3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 (phireg) "/>
</bind>
</comp>

<comp id="754" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_phi_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="1"/>
<pin id="756" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="757" dir="0" index="2" bw="8" slack="0"/>
<pin id="758" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="759" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81/3 "/>
</bind>
</comp>

<comp id="762" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 (phireg) "/>
</bind>
</comp>

<comp id="766" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_phi_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="1"/>
<pin id="768" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="769" dir="0" index="2" bw="8" slack="0"/>
<pin id="770" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="771" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82/3 "/>
</bind>
</comp>

<comp id="774" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="0"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 (phireg) "/>
</bind>
</comp>

<comp id="778" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_phi_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="781" dir="0" index="2" bw="8" slack="0"/>
<pin id="782" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83/3 "/>
</bind>
</comp>

<comp id="786" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 (phireg) "/>
</bind>
</comp>

<comp id="790" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_phi_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="1"/>
<pin id="792" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="793" dir="0" index="2" bw="8" slack="0"/>
<pin id="794" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="795" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84/3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 (phireg) "/>
</bind>
</comp>

<comp id="802" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_phi_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="1"/>
<pin id="804" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="805" dir="0" index="2" bw="8" slack="0"/>
<pin id="806" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="807" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85/3 "/>
</bind>
</comp>

<comp id="810" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 (phireg) "/>
</bind>
</comp>

<comp id="814" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_phi_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="1"/>
<pin id="816" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="817" dir="0" index="2" bw="8" slack="0"/>
<pin id="818" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="819" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86/3 "/>
</bind>
</comp>

<comp id="822" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 (phireg) "/>
</bind>
</comp>

<comp id="826" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_phi_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="1"/>
<pin id="828" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="829" dir="0" index="2" bw="8" slack="0"/>
<pin id="830" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="831" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87/3 "/>
</bind>
</comp>

<comp id="834" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 (phireg) "/>
</bind>
</comp>

<comp id="838" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_phi_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="1"/>
<pin id="840" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="841" dir="0" index="2" bw="8" slack="0"/>
<pin id="842" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="843" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88/3 "/>
</bind>
</comp>

<comp id="846" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 (phireg) "/>
</bind>
</comp>

<comp id="850" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_phi_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="1"/>
<pin id="852" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="853" dir="0" index="2" bw="8" slack="0"/>
<pin id="854" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="855" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89/3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 (phireg) "/>
</bind>
</comp>

<comp id="862" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_phi_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="1"/>
<pin id="864" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="865" dir="0" index="2" bw="8" slack="0"/>
<pin id="866" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="867" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90/3 "/>
</bind>
</comp>

<comp id="870" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91_load_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92_load_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93_load_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93/2 "/>
</bind>
</comp>

<comp id="882" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94_load_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95_load_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95/2 "/>
</bind>
</comp>

<comp id="890" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97/2 "/>
</bind>
</comp>

<comp id="898" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99/2 "/>
</bind>
</comp>

<comp id="906" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100_load_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100/2 "/>
</bind>
</comp>

<comp id="910" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42_load_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42/2 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43_load_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43/2 "/>
</bind>
</comp>

<comp id="918" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44_load_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44/2 "/>
</bind>
</comp>

<comp id="922" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45_load_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45/2 "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46_load_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46/2 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47_load_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47/2 "/>
</bind>
</comp>

<comp id="934" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48_load_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48/2 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49_load_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49/2 "/>
</bind>
</comp>

<comp id="942" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50_load_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="0"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50/2 "/>
</bind>
</comp>

<comp id="946" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51_load_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51/2 "/>
</bind>
</comp>

<comp id="950" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52_load_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52/2 "/>
</bind>
</comp>

<comp id="954" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53_load_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="0"/>
<pin id="956" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53/2 "/>
</bind>
</comp>

<comp id="958" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54_load_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="0"/>
<pin id="960" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54/2 "/>
</bind>
</comp>

<comp id="962" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55_load_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="0"/>
<pin id="964" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55/2 "/>
</bind>
</comp>

<comp id="966" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56_load_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56/2 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln46_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="5" slack="0"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="975" class="1004" name="w_index_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="icmp_ln46_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="0"/>
<pin id="983" dir="0" index="1" bw="5" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="987" class="1004" name="a_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="0"/>
<pin id="989" dir="0" index="1" bw="5" slack="0"/>
<pin id="990" dir="0" index="2" bw="8" slack="0"/>
<pin id="991" dir="0" index="3" bw="5" slack="0"/>
<pin id="992" dir="0" index="4" bw="8" slack="0"/>
<pin id="993" dir="0" index="5" bw="5" slack="0"/>
<pin id="994" dir="0" index="6" bw="8" slack="0"/>
<pin id="995" dir="0" index="7" bw="5" slack="0"/>
<pin id="996" dir="0" index="8" bw="8" slack="0"/>
<pin id="997" dir="0" index="9" bw="5" slack="0"/>
<pin id="998" dir="0" index="10" bw="8" slack="0"/>
<pin id="999" dir="0" index="11" bw="5" slack="0"/>
<pin id="1000" dir="0" index="12" bw="8" slack="0"/>
<pin id="1001" dir="0" index="13" bw="5" slack="0"/>
<pin id="1002" dir="0" index="14" bw="8" slack="0"/>
<pin id="1003" dir="0" index="15" bw="5" slack="0"/>
<pin id="1004" dir="0" index="16" bw="8" slack="0"/>
<pin id="1005" dir="0" index="17" bw="5" slack="0"/>
<pin id="1006" dir="0" index="18" bw="8" slack="0"/>
<pin id="1007" dir="0" index="19" bw="5" slack="0"/>
<pin id="1008" dir="0" index="20" bw="8" slack="0"/>
<pin id="1009" dir="0" index="21" bw="5" slack="0"/>
<pin id="1010" dir="0" index="22" bw="8" slack="0"/>
<pin id="1011" dir="0" index="23" bw="5" slack="0"/>
<pin id="1012" dir="0" index="24" bw="8" slack="0"/>
<pin id="1013" dir="0" index="25" bw="5" slack="0"/>
<pin id="1014" dir="0" index="26" bw="8" slack="0"/>
<pin id="1015" dir="0" index="27" bw="5" slack="0"/>
<pin id="1016" dir="0" index="28" bw="8" slack="0"/>
<pin id="1017" dir="0" index="29" bw="5" slack="0"/>
<pin id="1018" dir="0" index="30" bw="8" slack="0"/>
<pin id="1019" dir="0" index="31" bw="5" slack="0"/>
<pin id="1020" dir="0" index="32" bw="8" slack="0"/>
<pin id="1021" dir="0" index="33" bw="5" slack="0"/>
<pin id="1022" dir="0" index="34" bw="8" slack="0"/>
<pin id="1023" dir="0" index="35" bw="5" slack="0"/>
<pin id="1024" dir="0" index="36" bw="8" slack="0"/>
<pin id="1025" dir="0" index="37" bw="5" slack="0"/>
<pin id="1026" dir="0" index="38" bw="8" slack="0"/>
<pin id="1027" dir="0" index="39" bw="5" slack="0"/>
<pin id="1028" dir="0" index="40" bw="8" slack="0"/>
<pin id="1029" dir="0" index="41" bw="5" slack="0"/>
<pin id="1030" dir="0" index="42" bw="8" slack="0"/>
<pin id="1031" dir="0" index="43" bw="5" slack="0"/>
<pin id="1032" dir="0" index="44" bw="8" slack="0"/>
<pin id="1033" dir="0" index="45" bw="5" slack="0"/>
<pin id="1034" dir="0" index="46" bw="8" slack="0"/>
<pin id="1035" dir="0" index="47" bw="5" slack="0"/>
<pin id="1036" dir="0" index="48" bw="8" slack="0"/>
<pin id="1037" dir="0" index="49" bw="5" slack="0"/>
<pin id="1038" dir="0" index="50" bw="8" slack="0"/>
<pin id="1039" dir="0" index="51" bw="8" slack="0"/>
<pin id="1040" dir="0" index="52" bw="5" slack="1"/>
<pin id="1041" dir="1" index="53" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="w_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="11" slack="0"/>
<pin id="1097" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="w/3 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln73_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="0"/>
<pin id="1101" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/3 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln73_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="0"/>
<pin id="1105" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/3 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="sext_ln73_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="6" slack="0"/>
<pin id="1109" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="5" slack="0"/>
<pin id="1113" dir="0" index="1" bw="11" slack="0"/>
<pin id="1114" dir="0" index="2" bw="4" slack="0"/>
<pin id="1115" dir="0" index="3" bw="5" slack="0"/>
<pin id="1116" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln73_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="5" slack="0"/>
<pin id="1123" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_1/3 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="sext_ln46_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="19" slack="0"/>
<pin id="1127" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/3 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="sext_ln46_1_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="18" slack="0"/>
<pin id="1130" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/3 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="mrv_i_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="40" slack="0"/>
<pin id="1133" dir="0" index="1" bw="19" slack="0"/>
<pin id="1134" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/3 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="mrv_1_i_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="40" slack="0"/>
<pin id="1139" dir="0" index="1" bw="18" slack="0"/>
<pin id="1140" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/3 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="return_ln84_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="40" slack="0"/>
<pin id="1145" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln84/3 "/>
</bind>
</comp>

<comp id="1147" class="1007" name="grp_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="0"/>
<pin id="1149" dir="0" index="1" bw="6" slack="0"/>
<pin id="1150" dir="0" index="2" bw="19" slack="0"/>
<pin id="1151" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73/3 sext_ln58/3 add_ln58/3 "/>
</bind>
</comp>

<comp id="1156" class="1007" name="grp_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="0" index="1" bw="5" slack="0"/>
<pin id="1159" dir="0" index="2" bw="18" slack="0"/>
<pin id="1160" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73_1/3 sext_ln58_1/3 add_ln58_1/3 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="1"/>
<pin id="1167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="1"/>
<pin id="1172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="1"/>
<pin id="1177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="1"/>
<pin id="1182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="1"/>
<pin id="1187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="1"/>
<pin id="1192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="1"/>
<pin id="1197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="1"/>
<pin id="1202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="1"/>
<pin id="1207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="1"/>
<pin id="1212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="1"/>
<pin id="1217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="1"/>
<pin id="1222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="1"/>
<pin id="1227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="1"/>
<pin id="1232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="1"/>
<pin id="1237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="8" slack="1"/>
<pin id="1242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="8" slack="1"/>
<pin id="1247" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="1"/>
<pin id="1252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="1"/>
<pin id="1257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="1"/>
<pin id="1262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="1"/>
<pin id="1267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="1"/>
<pin id="1272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="1"/>
<pin id="1277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="1"/>
<pin id="1282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="1"/>
<pin id="1287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="w2_addr_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="5" slack="1"/>
<pin id="1292" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="1295" class="1005" name="w_index_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="5" slack="0"/>
<pin id="1297" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="1300" class="1005" name="icmp_ln46_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="add_ln58_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="19" slack="0"/>
<pin id="1306" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="add_ln58_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="18" slack="0"/>
<pin id="1311" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="176"><net_src comp="165" pin="6"/><net_sink comp="161" pin=0"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="191"><net_src comp="181" pin="6"/><net_sink comp="177" pin=0"/></net>

<net id="195"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="237"><net_src comp="72" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="262" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="276" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="293"><net_src comp="72" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="290" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="304" pin="1"/><net_sink comp="308" pin=4"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="318" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="332" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="346" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="363"><net_src comp="72" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="360" pin="1"/><net_sink comp="364" pin=4"/></net>

<net id="377"><net_src comp="72" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="386"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="374" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="388" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="402" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="419"><net_src comp="72" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="416" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="433"><net_src comp="72" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="442"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="430" pin="1"/><net_sink comp="434" pin=4"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="456"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="444" pin="1"/><net_sink comp="448" pin=4"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="470"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="458" pin="1"/><net_sink comp="462" pin=4"/></net>

<net id="475"><net_src comp="72" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="484"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="472" pin="1"/><net_sink comp="476" pin=4"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="498"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="486" pin="1"/><net_sink comp="490" pin=4"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="512"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="500" pin="1"/><net_sink comp="504" pin=4"/></net>

<net id="517"><net_src comp="72" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="526"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="514" pin="1"/><net_sink comp="518" pin=4"/></net>

<net id="531"><net_src comp="72" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="540"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="528" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="545"><net_src comp="74" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="554"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="542" pin="1"/><net_sink comp="546" pin=4"/></net>

<net id="559"><net_src comp="76" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="568"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="556" pin="1"/><net_sink comp="560" pin=4"/></net>

<net id="573"><net_src comp="570" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="580"><net_src comp="196" pin="6"/><net_sink comp="574" pin=2"/></net>

<net id="581"><net_src comp="574" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="585"><net_src comp="582" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="592"><net_src comp="210" pin="6"/><net_sink comp="586" pin=2"/></net>

<net id="593"><net_src comp="586" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="597"><net_src comp="594" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="604"><net_src comp="224" pin="6"/><net_sink comp="598" pin=2"/></net>

<net id="605"><net_src comp="598" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="609"><net_src comp="606" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="616"><net_src comp="238" pin="6"/><net_sink comp="610" pin=2"/></net>

<net id="617"><net_src comp="610" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="621"><net_src comp="618" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="628"><net_src comp="252" pin="6"/><net_sink comp="622" pin=2"/></net>

<net id="629"><net_src comp="622" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="633"><net_src comp="630" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="640"><net_src comp="266" pin="6"/><net_sink comp="634" pin=2"/></net>

<net id="641"><net_src comp="634" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="645"><net_src comp="642" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="652"><net_src comp="280" pin="6"/><net_sink comp="646" pin=2"/></net>

<net id="653"><net_src comp="646" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="657"><net_src comp="654" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="664"><net_src comp="294" pin="6"/><net_sink comp="658" pin=2"/></net>

<net id="665"><net_src comp="658" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="669"><net_src comp="666" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="676"><net_src comp="308" pin="6"/><net_sink comp="670" pin=2"/></net>

<net id="677"><net_src comp="670" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="688"><net_src comp="322" pin="6"/><net_sink comp="682" pin=2"/></net>

<net id="689"><net_src comp="682" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="693"><net_src comp="690" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="700"><net_src comp="336" pin="6"/><net_sink comp="694" pin=2"/></net>

<net id="701"><net_src comp="694" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="705"><net_src comp="702" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="712"><net_src comp="350" pin="6"/><net_sink comp="706" pin=2"/></net>

<net id="713"><net_src comp="706" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="717"><net_src comp="714" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="724"><net_src comp="364" pin="6"/><net_sink comp="718" pin=2"/></net>

<net id="725"><net_src comp="718" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="729"><net_src comp="726" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="736"><net_src comp="378" pin="6"/><net_sink comp="730" pin=2"/></net>

<net id="737"><net_src comp="730" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="741"><net_src comp="738" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="748"><net_src comp="392" pin="6"/><net_sink comp="742" pin=2"/></net>

<net id="749"><net_src comp="742" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="753"><net_src comp="750" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="760"><net_src comp="406" pin="6"/><net_sink comp="754" pin=2"/></net>

<net id="761"><net_src comp="754" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="765"><net_src comp="762" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="772"><net_src comp="420" pin="6"/><net_sink comp="766" pin=2"/></net>

<net id="773"><net_src comp="766" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="777"><net_src comp="774" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="784"><net_src comp="434" pin="6"/><net_sink comp="778" pin=2"/></net>

<net id="785"><net_src comp="778" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="789"><net_src comp="786" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="796"><net_src comp="448" pin="6"/><net_sink comp="790" pin=2"/></net>

<net id="797"><net_src comp="790" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="801"><net_src comp="798" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="808"><net_src comp="462" pin="6"/><net_sink comp="802" pin=2"/></net>

<net id="809"><net_src comp="802" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="813"><net_src comp="810" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="820"><net_src comp="476" pin="6"/><net_sink comp="814" pin=2"/></net>

<net id="821"><net_src comp="814" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="825"><net_src comp="822" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="832"><net_src comp="490" pin="6"/><net_sink comp="826" pin=2"/></net>

<net id="833"><net_src comp="826" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="837"><net_src comp="834" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="844"><net_src comp="504" pin="6"/><net_sink comp="838" pin=2"/></net>

<net id="845"><net_src comp="838" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="849"><net_src comp="846" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="856"><net_src comp="518" pin="6"/><net_sink comp="850" pin=2"/></net>

<net id="857"><net_src comp="850" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="861"><net_src comp="858" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="868"><net_src comp="532" pin="6"/><net_sink comp="862" pin=2"/></net>

<net id="869"><net_src comp="862" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="873"><net_src comp="2" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="4" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="6" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="8" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="10" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="12" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="14" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="16" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="18" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="20" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="22" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="24" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="26" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="28" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="30" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="32" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="34" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="36" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="38" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="40" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="42" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="44" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="46" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="48" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="50" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="181" pin="6"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="979"><net_src comp="181" pin="6"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="68" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="181" pin="6"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="70" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="1042"><net_src comp="94" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="1043"><net_src comp="56" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="1044"><net_src comp="862" pin="4"/><net_sink comp="987" pin=2"/></net>

<net id="1045"><net_src comp="68" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1046"><net_src comp="850" pin="4"/><net_sink comp="987" pin=4"/></net>

<net id="1047"><net_src comp="96" pin="0"/><net_sink comp="987" pin=5"/></net>

<net id="1048"><net_src comp="838" pin="4"/><net_sink comp="987" pin=6"/></net>

<net id="1049"><net_src comp="98" pin="0"/><net_sink comp="987" pin=7"/></net>

<net id="1050"><net_src comp="826" pin="4"/><net_sink comp="987" pin=8"/></net>

<net id="1051"><net_src comp="100" pin="0"/><net_sink comp="987" pin=9"/></net>

<net id="1052"><net_src comp="814" pin="4"/><net_sink comp="987" pin=10"/></net>

<net id="1053"><net_src comp="102" pin="0"/><net_sink comp="987" pin=11"/></net>

<net id="1054"><net_src comp="802" pin="4"/><net_sink comp="987" pin=12"/></net>

<net id="1055"><net_src comp="104" pin="0"/><net_sink comp="987" pin=13"/></net>

<net id="1056"><net_src comp="790" pin="4"/><net_sink comp="987" pin=14"/></net>

<net id="1057"><net_src comp="106" pin="0"/><net_sink comp="987" pin=15"/></net>

<net id="1058"><net_src comp="778" pin="4"/><net_sink comp="987" pin=16"/></net>

<net id="1059"><net_src comp="108" pin="0"/><net_sink comp="987" pin=17"/></net>

<net id="1060"><net_src comp="766" pin="4"/><net_sink comp="987" pin=18"/></net>

<net id="1061"><net_src comp="110" pin="0"/><net_sink comp="987" pin=19"/></net>

<net id="1062"><net_src comp="754" pin="4"/><net_sink comp="987" pin=20"/></net>

<net id="1063"><net_src comp="112" pin="0"/><net_sink comp="987" pin=21"/></net>

<net id="1064"><net_src comp="742" pin="4"/><net_sink comp="987" pin=22"/></net>

<net id="1065"><net_src comp="114" pin="0"/><net_sink comp="987" pin=23"/></net>

<net id="1066"><net_src comp="730" pin="4"/><net_sink comp="987" pin=24"/></net>

<net id="1067"><net_src comp="116" pin="0"/><net_sink comp="987" pin=25"/></net>

<net id="1068"><net_src comp="718" pin="4"/><net_sink comp="987" pin=26"/></net>

<net id="1069"><net_src comp="118" pin="0"/><net_sink comp="987" pin=27"/></net>

<net id="1070"><net_src comp="706" pin="4"/><net_sink comp="987" pin=28"/></net>

<net id="1071"><net_src comp="120" pin="0"/><net_sink comp="987" pin=29"/></net>

<net id="1072"><net_src comp="694" pin="4"/><net_sink comp="987" pin=30"/></net>

<net id="1073"><net_src comp="122" pin="0"/><net_sink comp="987" pin=31"/></net>

<net id="1074"><net_src comp="682" pin="4"/><net_sink comp="987" pin=32"/></net>

<net id="1075"><net_src comp="124" pin="0"/><net_sink comp="987" pin=33"/></net>

<net id="1076"><net_src comp="670" pin="4"/><net_sink comp="987" pin=34"/></net>

<net id="1077"><net_src comp="126" pin="0"/><net_sink comp="987" pin=35"/></net>

<net id="1078"><net_src comp="658" pin="4"/><net_sink comp="987" pin=36"/></net>

<net id="1079"><net_src comp="128" pin="0"/><net_sink comp="987" pin=37"/></net>

<net id="1080"><net_src comp="646" pin="4"/><net_sink comp="987" pin=38"/></net>

<net id="1081"><net_src comp="130" pin="0"/><net_sink comp="987" pin=39"/></net>

<net id="1082"><net_src comp="634" pin="4"/><net_sink comp="987" pin=40"/></net>

<net id="1083"><net_src comp="132" pin="0"/><net_sink comp="987" pin=41"/></net>

<net id="1084"><net_src comp="622" pin="4"/><net_sink comp="987" pin=42"/></net>

<net id="1085"><net_src comp="134" pin="0"/><net_sink comp="987" pin=43"/></net>

<net id="1086"><net_src comp="610" pin="4"/><net_sink comp="987" pin=44"/></net>

<net id="1087"><net_src comp="136" pin="0"/><net_sink comp="987" pin=45"/></net>

<net id="1088"><net_src comp="598" pin="4"/><net_sink comp="987" pin=46"/></net>

<net id="1089"><net_src comp="138" pin="0"/><net_sink comp="987" pin=47"/></net>

<net id="1090"><net_src comp="586" pin="4"/><net_sink comp="987" pin=48"/></net>

<net id="1091"><net_src comp="70" pin="0"/><net_sink comp="987" pin=49"/></net>

<net id="1092"><net_src comp="574" pin="4"/><net_sink comp="987" pin=50"/></net>

<net id="1093"><net_src comp="72" pin="0"/><net_sink comp="987" pin=51"/></net>

<net id="1094"><net_src comp="177" pin="1"/><net_sink comp="987" pin=52"/></net>

<net id="1098"><net_src comp="155" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="987" pin="53"/><net_sink comp="1099" pin=0"/></net>

<net id="1106"><net_src comp="987" pin="53"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="1095" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1117"><net_src comp="140" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="155" pin="3"/><net_sink comp="1111" pin=1"/></net>

<net id="1119"><net_src comp="142" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1120"><net_src comp="144" pin="0"/><net_sink comp="1111" pin=3"/></net>

<net id="1124"><net_src comp="1111" pin="4"/><net_sink comp="1121" pin=0"/></net>

<net id="1135"><net_src comp="146" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1125" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1128" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="1099" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1107" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="546" pin="6"/><net_sink comp="1147" pin=2"/></net>

<net id="1155"><net_src comp="1147" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1161"><net_src comp="1103" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="1121" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="560" pin="6"/><net_sink comp="1156" pin=2"/></net>

<net id="1164"><net_src comp="1156" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1168"><net_src comp="870" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1173"><net_src comp="874" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1178"><net_src comp="878" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1183"><net_src comp="882" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1188"><net_src comp="886" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1193"><net_src comp="890" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1198"><net_src comp="894" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1203"><net_src comp="898" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1208"><net_src comp="902" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1213"><net_src comp="906" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1218"><net_src comp="910" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1223"><net_src comp="914" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1228"><net_src comp="918" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1233"><net_src comp="922" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1238"><net_src comp="926" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1243"><net_src comp="930" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1248"><net_src comp="934" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1253"><net_src comp="938" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1258"><net_src comp="942" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1263"><net_src comp="946" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1268"><net_src comp="950" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1273"><net_src comp="954" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1278"><net_src comp="958" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1283"><net_src comp="962" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1288"><net_src comp="966" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1293"><net_src comp="148" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1298"><net_src comp="975" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="1303"><net_src comp="981" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1307"><net_src comp="1147" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1312"><net_src comp="1156" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="560" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w2 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed | {}
 - Input state : 
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : w2 | {2 3 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 | {2 }
	Port: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed | {2 }
  - Chain level:
	State 1
	State 2
		zext_ln46 : 1
		w2_addr : 2
		w2_load : 3
		w_index : 1
		icmp_ln46 : 1
		br_ln46 : 2
	State 3
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 : 1
		a : 2
		w : 1
		zext_ln73 : 3
		zext_ln73_1 : 3
		sext_ln73 : 2
		mul_ln73 : 4
		sext_ln58 : 5
		add_ln58 : 6
		tmp : 1
		sext_ln73_1 : 2
		mul_ln73_1 : 4
		sext_ln58_1 : 5
		add_ln58_1 : 6
		sext_ln46 : 7
		sext_ln46_1 : 7
		mrv_i : 8
		mrv_1_i : 9
		return_ln84 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
| sparsemux|       a_fu_987      |    0    |    0    |   123   |
|----------|---------------------|---------|---------|---------|
|    add   |    w_index_fu_975   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln46_fu_981  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  muladd  |     grp_fu_1147     |    1    |    0    |    0    |
|          |     grp_fu_1156     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln46_fu_970  |    0    |    0    |    0    |
|   zext   |  zext_ln73_fu_1099  |    0    |    0    |    0    |
|          | zext_ln73_1_fu_1103 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |      w_fu_1095      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  sext_ln73_fu_1107  |    0    |    0    |    0    |
|   sext   | sext_ln73_1_fu_1121 |    0    |    0    |    0    |
|          |  sext_ln46_fu_1125  |    0    |    0    |    0    |
|          | sext_ln46_1_fu_1128 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_fu_1111     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|insertvalue|    mrv_i_fu_1131    |    0    |    0    |    0    |
|          |   mrv_1_i_fu_1137   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  return  | return_ln84_fu_1143 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |    0    |   149   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------+--------+
|                                                                                             |   FF   |
+---------------------------------------------------------------------------------------------+--------+
|                                     add_ln58_1_reg_1309                                     |   18   |
|                                      add_ln58_reg_1304                                      |   19   |
|                                    conv_i_i198_i5_reg_542                                   |   19   |
|                                   conv_i_i19_19_i4_reg_556                                  |   18   |
|                                       do_init_reg_161                                       |    1   |
|                                      icmp_ln46_reg_1300                                     |    1   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_570|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_582|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_594|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_606|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_618|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_630|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_642|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_654|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_666|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_678|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_690|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_702|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_714|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_726|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_738|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42_reg_1215|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43_reg_1220|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44_reg_1225|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45_reg_1230|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46_reg_1235|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47_reg_1240|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48_reg_1245|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49_reg_1250|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50_reg_1255|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51_reg_1260|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52_reg_1265|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53_reg_1270|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54_reg_1275|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55_reg_1280|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56_reg_1285|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57_reg_192|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58_reg_206|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59_reg_220|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60_reg_234|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61_reg_248|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62_reg_262|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63_reg_276|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64_reg_290|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65_reg_304|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66_reg_318|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67_reg_332|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68_reg_346|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69_reg_360|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70_reg_374|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71_reg_388|    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100_reg_1210   |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101_reg_402    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102_reg_416    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103_reg_430    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104_reg_444    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_458    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_472    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_486    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_500    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_514    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_528    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_750    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_762    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_774    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_786    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_798    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_810    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_822    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_834    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_846    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_858    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91_reg_1165    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92_reg_1170    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93_reg_1175    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94_reg_1180    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95_reg_1185    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96_reg_1190    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97_reg_1195    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98_reg_1200    |    8   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99_reg_1205    |    8   |
|                                       w2_addr_reg_1290                                      |    5   |
|                                       w_index3_reg_177                                      |    5   |
|                                       w_index_reg_1295                                      |    5   |
+---------------------------------------------------------------------------------------------+--------+
|                                            Total                                            |   691  |
+---------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_155 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|  do_init_reg_161  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|  w_index3_reg_177 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   22   ||   4.83  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   691  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   691  |   176  |
+-----------+--------+--------+--------+--------+
