/// Auto-generated bit field definitions for DACC
/// Device: ATSAME70N20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70n20b::dacc {

using namespace alloy::hal::bitfields;

// ============================================================================
// DACC Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// Max Speed Mode for Channel 0
    /// Position: 0, Width: 1
    using MAXS0 = BitField<0, 1>;
    constexpr uint32_t MAXS0_Pos = 0;
    constexpr uint32_t MAXS0_Msk = MAXS0::mask;
    /// Enumerated values for MAXS0
    namespace maxs0 {
        constexpr uint32_t TRIG_EVENT = 0;
        constexpr uint32_t MAXIMUM = 1;
    }

    /// Max Speed Mode for Channel 1
    /// Position: 1, Width: 1
    using MAXS1 = BitField<1, 1>;
    constexpr uint32_t MAXS1_Pos = 1;
    constexpr uint32_t MAXS1_Msk = MAXS1::mask;
    /// Enumerated values for MAXS1
    namespace maxs1 {
        constexpr uint32_t TRIG_EVENT = 0;
        constexpr uint32_t MAXIMUM = 1;
    }

    /// Word Transfer Mode
    /// Position: 4, Width: 1
    using WORD = BitField<4, 1>;
    constexpr uint32_t WORD_Pos = 4;
    constexpr uint32_t WORD_Msk = WORD::mask;
    /// Enumerated values for WORD
    namespace word {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Must always be written to 0.
    /// Position: 5, Width: 1
    using ZERO = BitField<5, 1>;
    constexpr uint32_t ZERO_Pos = 5;
    constexpr uint32_t ZERO_Msk = ZERO::mask;

    /// Differential Mode
    /// Position: 23, Width: 1
    using DIFF = BitField<23, 1>;
    constexpr uint32_t DIFF_Pos = 23;
    constexpr uint32_t DIFF_Msk = DIFF::mask;
    /// Enumerated values for DIFF
    namespace diff {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Peripheral Clock to DAC Clock Ratio
    /// Position: 24, Width: 4
    using PRESCALER = BitField<24, 4>;
    constexpr uint32_t PRESCALER_Pos = 24;
    constexpr uint32_t PRESCALER_Msk = PRESCALER::mask;

}  // namespace mr

/// TRIGR - Trigger Register
namespace trigr {
    /// Trigger Enable of Channel 0
    /// Position: 0, Width: 1
    using TRGEN0 = BitField<0, 1>;
    constexpr uint32_t TRGEN0_Pos = 0;
    constexpr uint32_t TRGEN0_Msk = TRGEN0::mask;
    /// Enumerated values for TRGEN0
    namespace trgen0 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// Trigger Enable of Channel 1
    /// Position: 1, Width: 1
    using TRGEN1 = BitField<1, 1>;
    constexpr uint32_t TRGEN1_Pos = 1;
    constexpr uint32_t TRGEN1_Msk = TRGEN1::mask;
    /// Enumerated values for TRGEN1
    namespace trgen1 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// Trigger Selection of Channel 0
    /// Position: 4, Width: 3
    using TRGSEL0 = BitField<4, 3>;
    constexpr uint32_t TRGSEL0_Pos = 4;
    constexpr uint32_t TRGSEL0_Msk = TRGSEL0::mask;
    /// Enumerated values for TRGSEL0
    namespace trgsel0 {
        constexpr uint32_t TRGSEL0 = 0;
        constexpr uint32_t TRGSEL1 = 1;
        constexpr uint32_t TRGSEL2 = 2;
        constexpr uint32_t TRGSEL3 = 3;
        constexpr uint32_t TRGSEL4 = 4;
        constexpr uint32_t TRGSEL5 = 5;
        constexpr uint32_t TRGSEL6 = 6;
        constexpr uint32_t TRGSEL7 = 7;
    }

    /// Trigger Selection of Channel 1
    /// Position: 8, Width: 3
    using TRGSEL1 = BitField<8, 3>;
    constexpr uint32_t TRGSEL1_Pos = 8;
    constexpr uint32_t TRGSEL1_Msk = TRGSEL1::mask;
    /// Enumerated values for TRGSEL1
    namespace trgsel1 {
        constexpr uint32_t TRGSEL0 = 0;
        constexpr uint32_t TRGSEL1 = 1;
        constexpr uint32_t TRGSEL2 = 2;
        constexpr uint32_t TRGSEL3 = 3;
        constexpr uint32_t TRGSEL4 = 4;
        constexpr uint32_t TRGSEL5 = 5;
        constexpr uint32_t TRGSEL6 = 6;
        constexpr uint32_t TRGSEL7 = 7;
    }

    /// Over Sampling Ratio of Channel 0
    /// Position: 16, Width: 3
    using OSR0 = BitField<16, 3>;
    constexpr uint32_t OSR0_Pos = 16;
    constexpr uint32_t OSR0_Msk = OSR0::mask;
    /// Enumerated values for OSR0
    namespace osr0 {
        constexpr uint32_t OSR_1 = 0;
        constexpr uint32_t OSR_2 = 1;
        constexpr uint32_t OSR_4 = 2;
        constexpr uint32_t OSR_8 = 3;
        constexpr uint32_t OSR_16 = 4;
        constexpr uint32_t OSR_32 = 5;
    }

    /// Over Sampling Ratio of Channel 1
    /// Position: 20, Width: 3
    using OSR1 = BitField<20, 3>;
    constexpr uint32_t OSR1_Pos = 20;
    constexpr uint32_t OSR1_Msk = OSR1::mask;
    /// Enumerated values for OSR1
    namespace osr1 {
        constexpr uint32_t OSR_1 = 0;
        constexpr uint32_t OSR_2 = 1;
        constexpr uint32_t OSR_4 = 2;
        constexpr uint32_t OSR_8 = 3;
        constexpr uint32_t OSR_16 = 4;
        constexpr uint32_t OSR_32 = 5;
    }

}  // namespace trigr

/// CHER - Channel Enable Register
namespace cher {
    /// Channel 0 Enable
    /// Position: 0, Width: 1
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Enable
    /// Position: 1, Width: 1
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

}  // namespace cher

/// CHDR - Channel Disable Register
namespace chdr {
    /// Channel 0 Disable
    /// Position: 0, Width: 1
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Disable
    /// Position: 1, Width: 1
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

}  // namespace chdr

/// CHSR - Channel Status Register
namespace chsr {
    /// Channel 0 Status
    /// Position: 0, Width: 1
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Status
    /// Position: 1, Width: 1
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

    /// DAC Ready Flag
    /// Position: 8, Width: 1
    using DACRDY0 = BitField<8, 1>;
    constexpr uint32_t DACRDY0_Pos = 8;
    constexpr uint32_t DACRDY0_Msk = DACRDY0::mask;

    /// DAC Ready Flag
    /// Position: 9, Width: 1
    using DACRDY1 = BitField<9, 1>;
    constexpr uint32_t DACRDY1_Pos = 9;
    constexpr uint32_t DACRDY1_Msk = DACRDY1::mask;

}  // namespace chsr

/// CDR[2] - Conversion Data Register 0
namespace cdr[2] {
    /// Data to Convert for channel 0
    /// Position: 0, Width: 16
    using DATA0 = BitField<0, 16>;
    constexpr uint32_t DATA0_Pos = 0;
    constexpr uint32_t DATA0_Msk = DATA0::mask;

    /// Data to Convert for channel 1
    /// Position: 16, Width: 16
    using DATA1 = BitField<16, 16>;
    constexpr uint32_t DATA1_Pos = 16;
    constexpr uint32_t DATA1_Msk = DATA1::mask;

}  // namespace cdr[2]

/// IER - Interrupt Enable Register
namespace ier {
    /// Transmit Ready Interrupt Enable of channel 0
    /// Position: 0, Width: 1
    using TXRDY0 = BitField<0, 1>;
    constexpr uint32_t TXRDY0_Pos = 0;
    constexpr uint32_t TXRDY0_Msk = TXRDY0::mask;

    /// Transmit Ready Interrupt Enable of channel 1
    /// Position: 1, Width: 1
    using TXRDY1 = BitField<1, 1>;
    constexpr uint32_t TXRDY1_Pos = 1;
    constexpr uint32_t TXRDY1_Msk = TXRDY1::mask;

    /// End of Conversion Interrupt Enable of channel 0
    /// Position: 4, Width: 1
    using EOC0 = BitField<4, 1>;
    constexpr uint32_t EOC0_Pos = 4;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Enable of channel 1
    /// Position: 5, Width: 1
    using EOC1 = BitField<5, 1>;
    constexpr uint32_t EOC1_Pos = 5;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Transmit Ready Interrupt Disable of channel 0
    /// Position: 0, Width: 1
    using TXRDY0 = BitField<0, 1>;
    constexpr uint32_t TXRDY0_Pos = 0;
    constexpr uint32_t TXRDY0_Msk = TXRDY0::mask;

    /// Transmit Ready Interrupt Disable of channel 1
    /// Position: 1, Width: 1
    using TXRDY1 = BitField<1, 1>;
    constexpr uint32_t TXRDY1_Pos = 1;
    constexpr uint32_t TXRDY1_Msk = TXRDY1::mask;

    /// End of Conversion Interrupt Disable of channel 0
    /// Position: 4, Width: 1
    using EOC0 = BitField<4, 1>;
    constexpr uint32_t EOC0_Pos = 4;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Disable of channel 1
    /// Position: 5, Width: 1
    using EOC1 = BitField<5, 1>;
    constexpr uint32_t EOC1_Pos = 5;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Transmit Ready Interrupt Mask of channel 0
    /// Position: 0, Width: 1
    using TXRDY0 = BitField<0, 1>;
    constexpr uint32_t TXRDY0_Pos = 0;
    constexpr uint32_t TXRDY0_Msk = TXRDY0::mask;

    /// Transmit Ready Interrupt Mask of channel 1
    /// Position: 1, Width: 1
    using TXRDY1 = BitField<1, 1>;
    constexpr uint32_t TXRDY1_Pos = 1;
    constexpr uint32_t TXRDY1_Msk = TXRDY1::mask;

    /// End of Conversion Interrupt Mask of channel 0
    /// Position: 4, Width: 1
    using EOC0 = BitField<4, 1>;
    constexpr uint32_t EOC0_Pos = 4;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Mask of channel 1
    /// Position: 5, Width: 1
    using EOC1 = BitField<5, 1>;
    constexpr uint32_t EOC1_Pos = 5;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

}  // namespace imr

/// ISR - Interrupt Status Register
namespace isr {
    /// Transmit Ready Interrupt Flag of channel 0
    /// Position: 0, Width: 1
    using TXRDY0 = BitField<0, 1>;
    constexpr uint32_t TXRDY0_Pos = 0;
    constexpr uint32_t TXRDY0_Msk = TXRDY0::mask;

    /// Transmit Ready Interrupt Flag of channel 1
    /// Position: 1, Width: 1
    using TXRDY1 = BitField<1, 1>;
    constexpr uint32_t TXRDY1_Pos = 1;
    constexpr uint32_t TXRDY1_Msk = TXRDY1::mask;

    /// End of Conversion Interrupt Flag of channel 0
    /// Position: 4, Width: 1
    using EOC0 = BitField<4, 1>;
    constexpr uint32_t EOC0_Pos = 4;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Flag of channel 1
    /// Position: 5, Width: 1
    using EOC1 = BitField<5, 1>;
    constexpr uint32_t EOC1_Pos = 5;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

}  // namespace isr

/// ACR - Analog Current Register
namespace acr {
    /// Analog Output Current Control
    /// Position: 0, Width: 2
    using IBCTLCH0 = BitField<0, 2>;
    constexpr uint32_t IBCTLCH0_Pos = 0;
    constexpr uint32_t IBCTLCH0_Msk = IBCTLCH0::mask;

    /// Analog Output Current Control
    /// Position: 2, Width: 2
    using IBCTLCH1 = BitField<2, 2>;
    constexpr uint32_t IBCTLCH1_Pos = 2;
    constexpr uint32_t IBCTLCH1_Msk = IBCTLCH1::mask;

}  // namespace acr

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 4473155;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 8
    using WPVSRC = BitField<8, 8>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::same70::atsame70n20b::dacc
