//Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
//Date        : Mon Dec 21 11:34:55 2020
//Host        : buildserver8 running 64-bit Ubuntu 16.04.7 LTS
//Command     : generate_target project_1.bd
//Design      : project_1
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module m00_couplers_imp_1SX60W9
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [39:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [39:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [39:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [39:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [39:0]m00_couplers_to_m00_couplers_ARADDR;
  wire m00_couplers_to_m00_couplers_ARREADY;
  wire m00_couplers_to_m00_couplers_ARVALID;
  wire [39:0]m00_couplers_to_m00_couplers_AWADDR;
  wire m00_couplers_to_m00_couplers_AWREADY;
  wire m00_couplers_to_m00_couplers_AWVALID;
  wire m00_couplers_to_m00_couplers_BREADY;
  wire [1:0]m00_couplers_to_m00_couplers_BRESP;
  wire m00_couplers_to_m00_couplers_BVALID;
  wire [31:0]m00_couplers_to_m00_couplers_RDATA;
  wire m00_couplers_to_m00_couplers_RREADY;
  wire [1:0]m00_couplers_to_m00_couplers_RRESP;
  wire m00_couplers_to_m00_couplers_RVALID;
  wire [31:0]m00_couplers_to_m00_couplers_WDATA;
  wire m00_couplers_to_m00_couplers_WREADY;
  wire [3:0]m00_couplers_to_m00_couplers_WSTRB;
  wire m00_couplers_to_m00_couplers_WVALID;

  assign M_AXI_araddr[39:0] = m00_couplers_to_m00_couplers_ARADDR;
  assign M_AXI_arvalid = m00_couplers_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[39:0] = m00_couplers_to_m00_couplers_AWADDR;
  assign M_AXI_awvalid = m00_couplers_to_m00_couplers_AWVALID;
  assign M_AXI_bready = m00_couplers_to_m00_couplers_BREADY;
  assign M_AXI_rready = m00_couplers_to_m00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m00_couplers_to_m00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m00_couplers_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid = m00_couplers_to_m00_couplers_WVALID;
  assign S_AXI_arready = m00_couplers_to_m00_couplers_ARREADY;
  assign S_AXI_awready = m00_couplers_to_m00_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m00_couplers_to_m00_couplers_BRESP;
  assign S_AXI_bvalid = m00_couplers_to_m00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m00_couplers_to_m00_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m00_couplers_to_m00_couplers_RRESP;
  assign S_AXI_rvalid = m00_couplers_to_m00_couplers_RVALID;
  assign S_AXI_wready = m00_couplers_to_m00_couplers_WREADY;
  assign m00_couplers_to_m00_couplers_ARADDR = S_AXI_araddr[39:0];
  assign m00_couplers_to_m00_couplers_ARREADY = M_AXI_arready;
  assign m00_couplers_to_m00_couplers_ARVALID = S_AXI_arvalid;
  assign m00_couplers_to_m00_couplers_AWADDR = S_AXI_awaddr[39:0];
  assign m00_couplers_to_m00_couplers_AWREADY = M_AXI_awready;
  assign m00_couplers_to_m00_couplers_AWVALID = S_AXI_awvalid;
  assign m00_couplers_to_m00_couplers_BREADY = S_AXI_bready;
  assign m00_couplers_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign m00_couplers_to_m00_couplers_BVALID = M_AXI_bvalid;
  assign m00_couplers_to_m00_couplers_RDATA = M_AXI_rdata[31:0];
  assign m00_couplers_to_m00_couplers_RREADY = S_AXI_rready;
  assign m00_couplers_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign m00_couplers_to_m00_couplers_RVALID = M_AXI_rvalid;
  assign m00_couplers_to_m00_couplers_WDATA = S_AXI_wdata[31:0];
  assign m00_couplers_to_m00_couplers_WREADY = M_AXI_wready;
  assign m00_couplers_to_m00_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m00_couplers_to_m00_couplers_WVALID = S_AXI_wvalid;
endmodule

module m01_couplers_imp_H8APG1
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [39:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [39:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [39:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [39:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [39:0]m01_couplers_to_m01_couplers_ARADDR;
  wire m01_couplers_to_m01_couplers_ARREADY;
  wire m01_couplers_to_m01_couplers_ARVALID;
  wire [39:0]m01_couplers_to_m01_couplers_AWADDR;
  wire m01_couplers_to_m01_couplers_AWREADY;
  wire m01_couplers_to_m01_couplers_AWVALID;
  wire m01_couplers_to_m01_couplers_BREADY;
  wire [1:0]m01_couplers_to_m01_couplers_BRESP;
  wire m01_couplers_to_m01_couplers_BVALID;
  wire [31:0]m01_couplers_to_m01_couplers_RDATA;
  wire m01_couplers_to_m01_couplers_RREADY;
  wire [1:0]m01_couplers_to_m01_couplers_RRESP;
  wire m01_couplers_to_m01_couplers_RVALID;
  wire [31:0]m01_couplers_to_m01_couplers_WDATA;
  wire m01_couplers_to_m01_couplers_WREADY;
  wire [3:0]m01_couplers_to_m01_couplers_WSTRB;
  wire m01_couplers_to_m01_couplers_WVALID;

  assign M_AXI_araddr[39:0] = m01_couplers_to_m01_couplers_ARADDR;
  assign M_AXI_arvalid = m01_couplers_to_m01_couplers_ARVALID;
  assign M_AXI_awaddr[39:0] = m01_couplers_to_m01_couplers_AWADDR;
  assign M_AXI_awvalid = m01_couplers_to_m01_couplers_AWVALID;
  assign M_AXI_bready = m01_couplers_to_m01_couplers_BREADY;
  assign M_AXI_rready = m01_couplers_to_m01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m01_couplers_to_m01_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m01_couplers_to_m01_couplers_WSTRB;
  assign M_AXI_wvalid = m01_couplers_to_m01_couplers_WVALID;
  assign S_AXI_arready = m01_couplers_to_m01_couplers_ARREADY;
  assign S_AXI_awready = m01_couplers_to_m01_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m01_couplers_to_m01_couplers_BRESP;
  assign S_AXI_bvalid = m01_couplers_to_m01_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m01_couplers_to_m01_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m01_couplers_to_m01_couplers_RRESP;
  assign S_AXI_rvalid = m01_couplers_to_m01_couplers_RVALID;
  assign S_AXI_wready = m01_couplers_to_m01_couplers_WREADY;
  assign m01_couplers_to_m01_couplers_ARADDR = S_AXI_araddr[39:0];
  assign m01_couplers_to_m01_couplers_ARREADY = M_AXI_arready;
  assign m01_couplers_to_m01_couplers_ARVALID = S_AXI_arvalid;
  assign m01_couplers_to_m01_couplers_AWADDR = S_AXI_awaddr[39:0];
  assign m01_couplers_to_m01_couplers_AWREADY = M_AXI_awready;
  assign m01_couplers_to_m01_couplers_AWVALID = S_AXI_awvalid;
  assign m01_couplers_to_m01_couplers_BREADY = S_AXI_bready;
  assign m01_couplers_to_m01_couplers_BRESP = M_AXI_bresp[1:0];
  assign m01_couplers_to_m01_couplers_BVALID = M_AXI_bvalid;
  assign m01_couplers_to_m01_couplers_RDATA = M_AXI_rdata[31:0];
  assign m01_couplers_to_m01_couplers_RREADY = S_AXI_rready;
  assign m01_couplers_to_m01_couplers_RRESP = M_AXI_rresp[1:0];
  assign m01_couplers_to_m01_couplers_RVALID = M_AXI_rvalid;
  assign m01_couplers_to_m01_couplers_WDATA = S_AXI_wdata[31:0];
  assign m01_couplers_to_m01_couplers_WREADY = M_AXI_wready;
  assign m01_couplers_to_m01_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m01_couplers_to_m01_couplers_WVALID = S_AXI_wvalid;
endmodule

module m02_couplers_imp_17NBAPK
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [39:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [39:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [39:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [39:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [39:0]m02_couplers_to_m02_couplers_ARADDR;
  wire m02_couplers_to_m02_couplers_ARREADY;
  wire m02_couplers_to_m02_couplers_ARVALID;
  wire [39:0]m02_couplers_to_m02_couplers_AWADDR;
  wire m02_couplers_to_m02_couplers_AWREADY;
  wire m02_couplers_to_m02_couplers_AWVALID;
  wire m02_couplers_to_m02_couplers_BREADY;
  wire [1:0]m02_couplers_to_m02_couplers_BRESP;
  wire m02_couplers_to_m02_couplers_BVALID;
  wire [31:0]m02_couplers_to_m02_couplers_RDATA;
  wire m02_couplers_to_m02_couplers_RREADY;
  wire [1:0]m02_couplers_to_m02_couplers_RRESP;
  wire m02_couplers_to_m02_couplers_RVALID;
  wire [31:0]m02_couplers_to_m02_couplers_WDATA;
  wire m02_couplers_to_m02_couplers_WREADY;
  wire [3:0]m02_couplers_to_m02_couplers_WSTRB;
  wire m02_couplers_to_m02_couplers_WVALID;

  assign M_AXI_araddr[39:0] = m02_couplers_to_m02_couplers_ARADDR;
  assign M_AXI_arvalid = m02_couplers_to_m02_couplers_ARVALID;
  assign M_AXI_awaddr[39:0] = m02_couplers_to_m02_couplers_AWADDR;
  assign M_AXI_awvalid = m02_couplers_to_m02_couplers_AWVALID;
  assign M_AXI_bready = m02_couplers_to_m02_couplers_BREADY;
  assign M_AXI_rready = m02_couplers_to_m02_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m02_couplers_to_m02_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m02_couplers_to_m02_couplers_WSTRB;
  assign M_AXI_wvalid = m02_couplers_to_m02_couplers_WVALID;
  assign S_AXI_arready = m02_couplers_to_m02_couplers_ARREADY;
  assign S_AXI_awready = m02_couplers_to_m02_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m02_couplers_to_m02_couplers_BRESP;
  assign S_AXI_bvalid = m02_couplers_to_m02_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m02_couplers_to_m02_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m02_couplers_to_m02_couplers_RRESP;
  assign S_AXI_rvalid = m02_couplers_to_m02_couplers_RVALID;
  assign S_AXI_wready = m02_couplers_to_m02_couplers_WREADY;
  assign m02_couplers_to_m02_couplers_ARADDR = S_AXI_araddr[39:0];
  assign m02_couplers_to_m02_couplers_ARREADY = M_AXI_arready;
  assign m02_couplers_to_m02_couplers_ARVALID = S_AXI_arvalid;
  assign m02_couplers_to_m02_couplers_AWADDR = S_AXI_awaddr[39:0];
  assign m02_couplers_to_m02_couplers_AWREADY = M_AXI_awready;
  assign m02_couplers_to_m02_couplers_AWVALID = S_AXI_awvalid;
  assign m02_couplers_to_m02_couplers_BREADY = S_AXI_bready;
  assign m02_couplers_to_m02_couplers_BRESP = M_AXI_bresp[1:0];
  assign m02_couplers_to_m02_couplers_BVALID = M_AXI_bvalid;
  assign m02_couplers_to_m02_couplers_RDATA = M_AXI_rdata[31:0];
  assign m02_couplers_to_m02_couplers_RREADY = S_AXI_rready;
  assign m02_couplers_to_m02_couplers_RRESP = M_AXI_rresp[1:0];
  assign m02_couplers_to_m02_couplers_RVALID = M_AXI_rvalid;
  assign m02_couplers_to_m02_couplers_WDATA = S_AXI_wdata[31:0];
  assign m02_couplers_to_m02_couplers_WREADY = M_AXI_wready;
  assign m02_couplers_to_m02_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m02_couplers_to_m02_couplers_WVALID = S_AXI_wvalid;
endmodule

module m03_couplers_imp_KPXQJK
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [39:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [39:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [39:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [39:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input S_AXI_wvalid;

  wire [39:0]m03_couplers_to_m03_couplers_ARADDR;
  wire m03_couplers_to_m03_couplers_ARREADY;
  wire m03_couplers_to_m03_couplers_ARVALID;
  wire [39:0]m03_couplers_to_m03_couplers_AWADDR;
  wire m03_couplers_to_m03_couplers_AWREADY;
  wire m03_couplers_to_m03_couplers_AWVALID;
  wire m03_couplers_to_m03_couplers_BREADY;
  wire [1:0]m03_couplers_to_m03_couplers_BRESP;
  wire m03_couplers_to_m03_couplers_BVALID;
  wire [31:0]m03_couplers_to_m03_couplers_RDATA;
  wire m03_couplers_to_m03_couplers_RREADY;
  wire [1:0]m03_couplers_to_m03_couplers_RRESP;
  wire m03_couplers_to_m03_couplers_RVALID;
  wire [31:0]m03_couplers_to_m03_couplers_WDATA;
  wire m03_couplers_to_m03_couplers_WREADY;
  wire m03_couplers_to_m03_couplers_WVALID;

  assign M_AXI_araddr[39:0] = m03_couplers_to_m03_couplers_ARADDR;
  assign M_AXI_arvalid = m03_couplers_to_m03_couplers_ARVALID;
  assign M_AXI_awaddr[39:0] = m03_couplers_to_m03_couplers_AWADDR;
  assign M_AXI_awvalid = m03_couplers_to_m03_couplers_AWVALID;
  assign M_AXI_bready = m03_couplers_to_m03_couplers_BREADY;
  assign M_AXI_rready = m03_couplers_to_m03_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m03_couplers_to_m03_couplers_WDATA;
  assign M_AXI_wvalid = m03_couplers_to_m03_couplers_WVALID;
  assign S_AXI_arready = m03_couplers_to_m03_couplers_ARREADY;
  assign S_AXI_awready = m03_couplers_to_m03_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m03_couplers_to_m03_couplers_BRESP;
  assign S_AXI_bvalid = m03_couplers_to_m03_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m03_couplers_to_m03_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m03_couplers_to_m03_couplers_RRESP;
  assign S_AXI_rvalid = m03_couplers_to_m03_couplers_RVALID;
  assign S_AXI_wready = m03_couplers_to_m03_couplers_WREADY;
  assign m03_couplers_to_m03_couplers_ARADDR = S_AXI_araddr[39:0];
  assign m03_couplers_to_m03_couplers_ARREADY = M_AXI_arready;
  assign m03_couplers_to_m03_couplers_ARVALID = S_AXI_arvalid;
  assign m03_couplers_to_m03_couplers_AWADDR = S_AXI_awaddr[39:0];
  assign m03_couplers_to_m03_couplers_AWREADY = M_AXI_awready;
  assign m03_couplers_to_m03_couplers_AWVALID = S_AXI_awvalid;
  assign m03_couplers_to_m03_couplers_BREADY = S_AXI_bready;
  assign m03_couplers_to_m03_couplers_BRESP = M_AXI_bresp[1:0];
  assign m03_couplers_to_m03_couplers_BVALID = M_AXI_bvalid;
  assign m03_couplers_to_m03_couplers_RDATA = M_AXI_rdata[31:0];
  assign m03_couplers_to_m03_couplers_RREADY = S_AXI_rready;
  assign m03_couplers_to_m03_couplers_RRESP = M_AXI_rresp[1:0];
  assign m03_couplers_to_m03_couplers_RVALID = M_AXI_rvalid;
  assign m03_couplers_to_m03_couplers_WDATA = S_AXI_wdata[31:0];
  assign m03_couplers_to_m03_couplers_WREADY = M_AXI_wready;
  assign m03_couplers_to_m03_couplers_WVALID = S_AXI_wvalid;
endmodule

(* CORE_GENERATION_INFO = "project_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=project_1,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=21,numReposBlks=15,numNonXlnxBlks=0,numHierBlks=6,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=USER,synth_mode=OOC_per_IP}" *) (* HW_HANDOFF = "project_1.hwdef" *) 
module project_1
   ();

  wire M00_ACLK_1;
  wire PS_0_pl_resetn0;
  wire [39:0]S00_AXI_1_ARADDR;
  wire [1:0]S00_AXI_1_ARBURST;
  wire [3:0]S00_AXI_1_ARCACHE;
  wire [15:0]S00_AXI_1_ARID;
  wire [7:0]S00_AXI_1_ARLEN;
  wire S00_AXI_1_ARLOCK;
  wire [2:0]S00_AXI_1_ARPROT;
  wire [3:0]S00_AXI_1_ARQOS;
  wire S00_AXI_1_ARREADY;
  wire [2:0]S00_AXI_1_ARSIZE;
  wire [15:0]S00_AXI_1_ARUSER;
  wire S00_AXI_1_ARVALID;
  wire [39:0]S00_AXI_1_AWADDR;
  wire [1:0]S00_AXI_1_AWBURST;
  wire [3:0]S00_AXI_1_AWCACHE;
  wire [15:0]S00_AXI_1_AWID;
  wire [7:0]S00_AXI_1_AWLEN;
  wire S00_AXI_1_AWLOCK;
  wire [2:0]S00_AXI_1_AWPROT;
  wire [3:0]S00_AXI_1_AWQOS;
  wire S00_AXI_1_AWREADY;
  wire [2:0]S00_AXI_1_AWSIZE;
  wire [15:0]S00_AXI_1_AWUSER;
  wire S00_AXI_1_AWVALID;
  wire [15:0]S00_AXI_1_BID;
  wire S00_AXI_1_BREADY;
  wire [1:0]S00_AXI_1_BRESP;
  wire S00_AXI_1_BVALID;
  wire [127:0]S00_AXI_1_RDATA;
  wire [15:0]S00_AXI_1_RID;
  wire S00_AXI_1_RLAST;
  wire S00_AXI_1_RREADY;
  wire [1:0]S00_AXI_1_RRESP;
  wire S00_AXI_1_RVALID;
  wire [127:0]S00_AXI_1_WDATA;
  wire S00_AXI_1_WLAST;
  wire S00_AXI_1_WREADY;
  wire [15:0]S00_AXI_1_WSTRB;
  wire S00_AXI_1_WVALID;
  wire [31:0]axi_dma_0_M_AXIS_MM2S_TDATA;
  wire axi_dma_0_M_AXIS_MM2S_TLAST;
  wire axi_dma_0_M_AXIS_MM2S_TREADY;
  wire axi_dma_0_M_AXIS_MM2S_TVALID;
  wire [31:0]axi_dma_0_M_AXI_MM2S_ARADDR;
  wire [1:0]axi_dma_0_M_AXI_MM2S_ARBURST;
  wire [3:0]axi_dma_0_M_AXI_MM2S_ARCACHE;
  wire [7:0]axi_dma_0_M_AXI_MM2S_ARLEN;
  wire [2:0]axi_dma_0_M_AXI_MM2S_ARPROT;
  wire axi_dma_0_M_AXI_MM2S_ARREADY;
  wire [2:0]axi_dma_0_M_AXI_MM2S_ARSIZE;
  wire axi_dma_0_M_AXI_MM2S_ARVALID;
  wire [31:0]axi_dma_0_M_AXI_MM2S_RDATA;
  wire axi_dma_0_M_AXI_MM2S_RLAST;
  wire axi_dma_0_M_AXI_MM2S_RREADY;
  wire [1:0]axi_dma_0_M_AXI_MM2S_RRESP;
  wire axi_dma_0_M_AXI_MM2S_RVALID;
  wire [31:0]axi_dma_0_M_AXI_S2MM_AWADDR;
  wire [1:0]axi_dma_0_M_AXI_S2MM_AWBURST;
  wire [3:0]axi_dma_0_M_AXI_S2MM_AWCACHE;
  wire [7:0]axi_dma_0_M_AXI_S2MM_AWLEN;
  wire [2:0]axi_dma_0_M_AXI_S2MM_AWPROT;
  wire axi_dma_0_M_AXI_S2MM_AWREADY;
  wire [2:0]axi_dma_0_M_AXI_S2MM_AWSIZE;
  wire axi_dma_0_M_AXI_S2MM_AWVALID;
  wire axi_dma_0_M_AXI_S2MM_BREADY;
  wire [1:0]axi_dma_0_M_AXI_S2MM_BRESP;
  wire axi_dma_0_M_AXI_S2MM_BVALID;
  wire [31:0]axi_dma_0_M_AXI_S2MM_WDATA;
  wire axi_dma_0_M_AXI_S2MM_WLAST;
  wire axi_dma_0_M_AXI_S2MM_WREADY;
  wire [3:0]axi_dma_0_M_AXI_S2MM_WSTRB;
  wire axi_dma_0_M_AXI_S2MM_WVALID;
  wire axi_dma_0_mm2s_introut;
  wire axi_dma_0_s2mm_introut;
  wire [31:0]axi_fifo_mm_s_0_AXI_STR_TXD_TDATA;
  wire axi_fifo_mm_s_0_AXI_STR_TXD_TLAST;
  wire axi_fifo_mm_s_0_AXI_STR_TXD_TREADY;
  wire axi_fifo_mm_s_0_AXI_STR_TXD_TVALID;
  wire axi_fifo_mm_s_0_interrupt;
  wire [39:0]axi_interconnect_2_M00_AXI_ARADDR;
  wire axi_interconnect_2_M00_AXI_ARREADY;
  wire axi_interconnect_2_M00_AXI_ARVALID;
  wire [39:0]axi_interconnect_2_M00_AXI_AWADDR;
  wire axi_interconnect_2_M00_AXI_AWREADY;
  wire axi_interconnect_2_M00_AXI_AWVALID;
  wire axi_interconnect_2_M00_AXI_BREADY;
  wire [1:0]axi_interconnect_2_M00_AXI_BRESP;
  wire axi_interconnect_2_M00_AXI_BVALID;
  wire [31:0]axi_interconnect_2_M00_AXI_RDATA;
  wire axi_interconnect_2_M00_AXI_RREADY;
  wire [1:0]axi_interconnect_2_M00_AXI_RRESP;
  wire axi_interconnect_2_M00_AXI_RVALID;
  wire [31:0]axi_interconnect_2_M00_AXI_WDATA;
  wire axi_interconnect_2_M00_AXI_WREADY;
  wire [3:0]axi_interconnect_2_M00_AXI_WSTRB;
  wire axi_interconnect_2_M00_AXI_WVALID;
  wire [39:0]axi_interconnect_2_M01_AXI_ARADDR;
  wire axi_interconnect_2_M01_AXI_ARREADY;
  wire axi_interconnect_2_M01_AXI_ARVALID;
  wire [39:0]axi_interconnect_2_M01_AXI_AWADDR;
  wire axi_interconnect_2_M01_AXI_AWREADY;
  wire axi_interconnect_2_M01_AXI_AWVALID;
  wire axi_interconnect_2_M01_AXI_BREADY;
  wire [1:0]axi_interconnect_2_M01_AXI_BRESP;
  wire axi_interconnect_2_M01_AXI_BVALID;
  wire [31:0]axi_interconnect_2_M01_AXI_RDATA;
  wire axi_interconnect_2_M01_AXI_RREADY;
  wire [1:0]axi_interconnect_2_M01_AXI_RRESP;
  wire axi_interconnect_2_M01_AXI_RVALID;
  wire [31:0]axi_interconnect_2_M01_AXI_WDATA;
  wire axi_interconnect_2_M01_AXI_WREADY;
  wire [3:0]axi_interconnect_2_M01_AXI_WSTRB;
  wire axi_interconnect_2_M01_AXI_WVALID;
  wire [39:0]axi_interconnect_2_M02_AXI_ARADDR;
  wire axi_interconnect_2_M02_AXI_ARREADY;
  wire axi_interconnect_2_M02_AXI_ARVALID;
  wire [39:0]axi_interconnect_2_M02_AXI_AWADDR;
  wire axi_interconnect_2_M02_AXI_AWREADY;
  wire axi_interconnect_2_M02_AXI_AWVALID;
  wire axi_interconnect_2_M02_AXI_BREADY;
  wire [1:0]axi_interconnect_2_M02_AXI_BRESP;
  wire axi_interconnect_2_M02_AXI_BVALID;
  wire [31:0]axi_interconnect_2_M02_AXI_RDATA;
  wire axi_interconnect_2_M02_AXI_RREADY;
  wire [1:0]axi_interconnect_2_M02_AXI_RRESP;
  wire axi_interconnect_2_M02_AXI_RVALID;
  wire [31:0]axi_interconnect_2_M02_AXI_WDATA;
  wire axi_interconnect_2_M02_AXI_WREADY;
  wire [3:0]axi_interconnect_2_M02_AXI_WSTRB;
  wire axi_interconnect_2_M02_AXI_WVALID;
  wire [39:0]axi_interconnect_2_M03_AXI_ARADDR;
  wire axi_interconnect_2_M03_AXI_ARREADY;
  wire axi_interconnect_2_M03_AXI_ARVALID;
  wire [39:0]axi_interconnect_2_M03_AXI_AWADDR;
  wire axi_interconnect_2_M03_AXI_AWREADY;
  wire axi_interconnect_2_M03_AXI_AWVALID;
  wire axi_interconnect_2_M03_AXI_BREADY;
  wire [1:0]axi_interconnect_2_M03_AXI_BRESP;
  wire axi_interconnect_2_M03_AXI_BVALID;
  wire [31:0]axi_interconnect_2_M03_AXI_RDATA;
  wire axi_interconnect_2_M03_AXI_RREADY;
  wire [1:0]axi_interconnect_2_M03_AXI_RRESP;
  wire axi_interconnect_2_M03_AXI_RVALID;
  wire [31:0]axi_interconnect_2_M03_AXI_WDATA;
  wire axi_interconnect_2_M03_AXI_WREADY;
  wire axi_interconnect_2_M03_AXI_WVALID;
  wire [0:0]proc_sys_reset_0_peripheral_aresetn;
  wire [48:0]smartconnect_0_M00_AXI_ARADDR;
  wire [1:0]smartconnect_0_M00_AXI_ARBURST;
  wire [3:0]smartconnect_0_M00_AXI_ARCACHE;
  wire [7:0]smartconnect_0_M00_AXI_ARLEN;
  wire [0:0]smartconnect_0_M00_AXI_ARLOCK;
  wire [2:0]smartconnect_0_M00_AXI_ARPROT;
  wire [3:0]smartconnect_0_M00_AXI_ARQOS;
  wire smartconnect_0_M00_AXI_ARREADY;
  wire [2:0]smartconnect_0_M00_AXI_ARSIZE;
  wire smartconnect_0_M00_AXI_ARVALID;
  wire [48:0]smartconnect_0_M00_AXI_AWADDR;
  wire [1:0]smartconnect_0_M00_AXI_AWBURST;
  wire [3:0]smartconnect_0_M00_AXI_AWCACHE;
  wire [7:0]smartconnect_0_M00_AXI_AWLEN;
  wire [0:0]smartconnect_0_M00_AXI_AWLOCK;
  wire [2:0]smartconnect_0_M00_AXI_AWPROT;
  wire [3:0]smartconnect_0_M00_AXI_AWQOS;
  wire smartconnect_0_M00_AXI_AWREADY;
  wire [2:0]smartconnect_0_M00_AXI_AWSIZE;
  wire smartconnect_0_M00_AXI_AWVALID;
  wire smartconnect_0_M00_AXI_BREADY;
  wire [1:0]smartconnect_0_M00_AXI_BRESP;
  wire smartconnect_0_M00_AXI_BVALID;
  wire [127:0]smartconnect_0_M00_AXI_RDATA;
  wire smartconnect_0_M00_AXI_RLAST;
  wire smartconnect_0_M00_AXI_RREADY;
  wire [1:0]smartconnect_0_M00_AXI_RRESP;
  wire smartconnect_0_M00_AXI_RVALID;
  wire [127:0]smartconnect_0_M00_AXI_WDATA;
  wire smartconnect_0_M00_AXI_WLAST;
  wire smartconnect_0_M00_AXI_WREADY;
  wire [15:0]smartconnect_0_M00_AXI_WSTRB;
  wire smartconnect_0_M00_AXI_WVALID;
  wire [2:0]xlconcat_0_dout;
  wire [31:0]xlconstant_0_dout;
  wire [31:0]xlconstant_1_dout;

  project_1_PS_0_0 PS_0
       (.maxigp0_araddr(S00_AXI_1_ARADDR),
        .maxigp0_arburst(S00_AXI_1_ARBURST),
        .maxigp0_arcache(S00_AXI_1_ARCACHE),
        .maxigp0_arid(S00_AXI_1_ARID),
        .maxigp0_arlen(S00_AXI_1_ARLEN),
        .maxigp0_arlock(S00_AXI_1_ARLOCK),
        .maxigp0_arprot(S00_AXI_1_ARPROT),
        .maxigp0_arqos(S00_AXI_1_ARQOS),
        .maxigp0_arready(S00_AXI_1_ARREADY),
        .maxigp0_arsize(S00_AXI_1_ARSIZE),
        .maxigp0_aruser(S00_AXI_1_ARUSER),
        .maxigp0_arvalid(S00_AXI_1_ARVALID),
        .maxigp0_awaddr(S00_AXI_1_AWADDR),
        .maxigp0_awburst(S00_AXI_1_AWBURST),
        .maxigp0_awcache(S00_AXI_1_AWCACHE),
        .maxigp0_awid(S00_AXI_1_AWID),
        .maxigp0_awlen(S00_AXI_1_AWLEN),
        .maxigp0_awlock(S00_AXI_1_AWLOCK),
        .maxigp0_awprot(S00_AXI_1_AWPROT),
        .maxigp0_awqos(S00_AXI_1_AWQOS),
        .maxigp0_awready(S00_AXI_1_AWREADY),
        .maxigp0_awsize(S00_AXI_1_AWSIZE),
        .maxigp0_awuser(S00_AXI_1_AWUSER),
        .maxigp0_awvalid(S00_AXI_1_AWVALID),
        .maxigp0_bid(S00_AXI_1_BID),
        .maxigp0_bready(S00_AXI_1_BREADY),
        .maxigp0_bresp(S00_AXI_1_BRESP),
        .maxigp0_bvalid(S00_AXI_1_BVALID),
        .maxigp0_rdata(S00_AXI_1_RDATA),
        .maxigp0_rid(S00_AXI_1_RID),
        .maxigp0_rlast(S00_AXI_1_RLAST),
        .maxigp0_rready(S00_AXI_1_RREADY),
        .maxigp0_rresp(S00_AXI_1_RRESP),
        .maxigp0_rvalid(S00_AXI_1_RVALID),
        .maxigp0_wdata(S00_AXI_1_WDATA),
        .maxigp0_wlast(S00_AXI_1_WLAST),
        .maxigp0_wready(S00_AXI_1_WREADY),
        .maxigp0_wstrb(S00_AXI_1_WSTRB),
        .maxigp0_wvalid(S00_AXI_1_WVALID),
        .maxihpm0_fpd_aclk(M00_ACLK_1),
        .pl_clk0(M00_ACLK_1),
        .pl_ps_irq0(xlconcat_0_dout),
        .pl_resetn0(PS_0_pl_resetn0),
        .saxigp3_araddr(smartconnect_0_M00_AXI_ARADDR),
        .saxigp3_arburst(smartconnect_0_M00_AXI_ARBURST),
        .saxigp3_arcache(smartconnect_0_M00_AXI_ARCACHE),
        .saxigp3_arid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .saxigp3_arlen(smartconnect_0_M00_AXI_ARLEN),
        .saxigp3_arlock(smartconnect_0_M00_AXI_ARLOCK),
        .saxigp3_arprot(smartconnect_0_M00_AXI_ARPROT),
        .saxigp3_arqos(smartconnect_0_M00_AXI_ARQOS),
        .saxigp3_arready(smartconnect_0_M00_AXI_ARREADY),
        .saxigp3_arsize(smartconnect_0_M00_AXI_ARSIZE),
        .saxigp3_aruser(1'b0),
        .saxigp3_arvalid(smartconnect_0_M00_AXI_ARVALID),
        .saxigp3_awaddr(smartconnect_0_M00_AXI_AWADDR),
        .saxigp3_awburst(smartconnect_0_M00_AXI_AWBURST),
        .saxigp3_awcache(smartconnect_0_M00_AXI_AWCACHE),
        .saxigp3_awid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .saxigp3_awlen(smartconnect_0_M00_AXI_AWLEN),
        .saxigp3_awlock(smartconnect_0_M00_AXI_AWLOCK),
        .saxigp3_awprot(smartconnect_0_M00_AXI_AWPROT),
        .saxigp3_awqos(smartconnect_0_M00_AXI_AWQOS),
        .saxigp3_awready(smartconnect_0_M00_AXI_AWREADY),
        .saxigp3_awsize(smartconnect_0_M00_AXI_AWSIZE),
        .saxigp3_awuser(1'b0),
        .saxigp3_awvalid(smartconnect_0_M00_AXI_AWVALID),
        .saxigp3_bready(smartconnect_0_M00_AXI_BREADY),
        .saxigp3_bresp(smartconnect_0_M00_AXI_BRESP),
        .saxigp3_bvalid(smartconnect_0_M00_AXI_BVALID),
        .saxigp3_rdata(smartconnect_0_M00_AXI_RDATA),
        .saxigp3_rlast(smartconnect_0_M00_AXI_RLAST),
        .saxigp3_rready(smartconnect_0_M00_AXI_RREADY),
        .saxigp3_rresp(smartconnect_0_M00_AXI_RRESP),
        .saxigp3_rvalid(smartconnect_0_M00_AXI_RVALID),
        .saxigp3_wdata(smartconnect_0_M00_AXI_WDATA),
        .saxigp3_wlast(smartconnect_0_M00_AXI_WLAST),
        .saxigp3_wready(smartconnect_0_M00_AXI_WREADY),
        .saxigp3_wstrb(smartconnect_0_M00_AXI_WSTRB),
        .saxigp3_wvalid(smartconnect_0_M00_AXI_WVALID),
        .saxihp1_fpd_aclk(M00_ACLK_1));
  project_1_axi_dma_0_0 axi_dma_0
       (.axi_resetn(proc_sys_reset_0_peripheral_aresetn),
        .m_axi_mm2s_aclk(M00_ACLK_1),
        .m_axi_mm2s_araddr(axi_dma_0_M_AXI_MM2S_ARADDR),
        .m_axi_mm2s_arburst(axi_dma_0_M_AXI_MM2S_ARBURST),
        .m_axi_mm2s_arcache(axi_dma_0_M_AXI_MM2S_ARCACHE),
        .m_axi_mm2s_arlen(axi_dma_0_M_AXI_MM2S_ARLEN),
        .m_axi_mm2s_arprot(axi_dma_0_M_AXI_MM2S_ARPROT),
        .m_axi_mm2s_arready(axi_dma_0_M_AXI_MM2S_ARREADY),
        .m_axi_mm2s_arsize(axi_dma_0_M_AXI_MM2S_ARSIZE),
        .m_axi_mm2s_arvalid(axi_dma_0_M_AXI_MM2S_ARVALID),
        .m_axi_mm2s_rdata(axi_dma_0_M_AXI_MM2S_RDATA),
        .m_axi_mm2s_rlast(axi_dma_0_M_AXI_MM2S_RLAST),
        .m_axi_mm2s_rready(axi_dma_0_M_AXI_MM2S_RREADY),
        .m_axi_mm2s_rresp(axi_dma_0_M_AXI_MM2S_RRESP),
        .m_axi_mm2s_rvalid(axi_dma_0_M_AXI_MM2S_RVALID),
        .m_axi_s2mm_aclk(M00_ACLK_1),
        .m_axi_s2mm_awaddr(axi_dma_0_M_AXI_S2MM_AWADDR),
        .m_axi_s2mm_awburst(axi_dma_0_M_AXI_S2MM_AWBURST),
        .m_axi_s2mm_awcache(axi_dma_0_M_AXI_S2MM_AWCACHE),
        .m_axi_s2mm_awlen(axi_dma_0_M_AXI_S2MM_AWLEN),
        .m_axi_s2mm_awprot(axi_dma_0_M_AXI_S2MM_AWPROT),
        .m_axi_s2mm_awready(axi_dma_0_M_AXI_S2MM_AWREADY),
        .m_axi_s2mm_awsize(axi_dma_0_M_AXI_S2MM_AWSIZE),
        .m_axi_s2mm_awvalid(axi_dma_0_M_AXI_S2MM_AWVALID),
        .m_axi_s2mm_bready(axi_dma_0_M_AXI_S2MM_BREADY),
        .m_axi_s2mm_bresp(axi_dma_0_M_AXI_S2MM_BRESP),
        .m_axi_s2mm_bvalid(axi_dma_0_M_AXI_S2MM_BVALID),
        .m_axi_s2mm_wdata(axi_dma_0_M_AXI_S2MM_WDATA),
        .m_axi_s2mm_wlast(axi_dma_0_M_AXI_S2MM_WLAST),
        .m_axi_s2mm_wready(axi_dma_0_M_AXI_S2MM_WREADY),
        .m_axi_s2mm_wstrb(axi_dma_0_M_AXI_S2MM_WSTRB),
        .m_axi_s2mm_wvalid(axi_dma_0_M_AXI_S2MM_WVALID),
        .m_axis_mm2s_tdata(axi_dma_0_M_AXIS_MM2S_TDATA),
        .m_axis_mm2s_tlast(axi_dma_0_M_AXIS_MM2S_TLAST),
        .m_axis_mm2s_tready(axi_dma_0_M_AXIS_MM2S_TREADY),
        .m_axis_mm2s_tvalid(axi_dma_0_M_AXIS_MM2S_TVALID),
        .mm2s_introut(axi_dma_0_mm2s_introut),
        .s2mm_introut(axi_dma_0_s2mm_introut),
        .s_axi_lite_aclk(M00_ACLK_1),
        .s_axi_lite_araddr(axi_interconnect_2_M03_AXI_ARADDR[9:0]),
        .s_axi_lite_arready(axi_interconnect_2_M03_AXI_ARREADY),
        .s_axi_lite_arvalid(axi_interconnect_2_M03_AXI_ARVALID),
        .s_axi_lite_awaddr(axi_interconnect_2_M03_AXI_AWADDR[9:0]),
        .s_axi_lite_awready(axi_interconnect_2_M03_AXI_AWREADY),
        .s_axi_lite_awvalid(axi_interconnect_2_M03_AXI_AWVALID),
        .s_axi_lite_bready(axi_interconnect_2_M03_AXI_BREADY),
        .s_axi_lite_bresp(axi_interconnect_2_M03_AXI_BRESP),
        .s_axi_lite_bvalid(axi_interconnect_2_M03_AXI_BVALID),
        .s_axi_lite_rdata(axi_interconnect_2_M03_AXI_RDATA),
        .s_axi_lite_rready(axi_interconnect_2_M03_AXI_RREADY),
        .s_axi_lite_rresp(axi_interconnect_2_M03_AXI_RRESP),
        .s_axi_lite_rvalid(axi_interconnect_2_M03_AXI_RVALID),
        .s_axi_lite_wdata(axi_interconnect_2_M03_AXI_WDATA),
        .s_axi_lite_wready(axi_interconnect_2_M03_AXI_WREADY),
        .s_axi_lite_wvalid(axi_interconnect_2_M03_AXI_WVALID),
        .s_axis_s2mm_tdata(axi_fifo_mm_s_0_AXI_STR_TXD_TDATA),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(axi_fifo_mm_s_0_AXI_STR_TXD_TLAST),
        .s_axis_s2mm_tready(axi_fifo_mm_s_0_AXI_STR_TXD_TREADY),
        .s_axis_s2mm_tvalid(axi_fifo_mm_s_0_AXI_STR_TXD_TVALID));
  project_1_axi_fifo_mm_s_0_0 axi_fifo_mm_s_0
       (.axi_str_rxd_tdata(axi_dma_0_M_AXIS_MM2S_TDATA),
        .axi_str_rxd_tlast(axi_dma_0_M_AXIS_MM2S_TLAST),
        .axi_str_rxd_tready(axi_dma_0_M_AXIS_MM2S_TREADY),
        .axi_str_rxd_tvalid(axi_dma_0_M_AXIS_MM2S_TVALID),
        .axi_str_txd_tdata(axi_fifo_mm_s_0_AXI_STR_TXD_TDATA),
        .axi_str_txd_tlast(axi_fifo_mm_s_0_AXI_STR_TXD_TLAST),
        .axi_str_txd_tready(axi_fifo_mm_s_0_AXI_STR_TXD_TREADY),
        .axi_str_txd_tvalid(axi_fifo_mm_s_0_AXI_STR_TXD_TVALID),
        .interrupt(axi_fifo_mm_s_0_interrupt),
        .s_axi_aclk(M00_ACLK_1),
        .s_axi_araddr(axi_interconnect_2_M00_AXI_ARADDR[31:0]),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_2_M00_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_2_M00_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_2_M00_AXI_AWADDR[31:0]),
        .s_axi_awready(axi_interconnect_2_M00_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_2_M00_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_2_M00_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_2_M00_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_2_M00_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_2_M00_AXI_RDATA),
        .s_axi_rready(axi_interconnect_2_M00_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_2_M00_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_2_M00_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_2_M00_AXI_WDATA),
        .s_axi_wready(axi_interconnect_2_M00_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_2_M00_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_2_M00_AXI_WVALID));
  project_1_axi_gpio_0_0 axi_gpio_0
       (.gpio_io_i(xlconstant_0_dout),
        .s_axi_aclk(M00_ACLK_1),
        .s_axi_araddr(axi_interconnect_2_M01_AXI_ARADDR[8:0]),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_2_M01_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_2_M01_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_2_M01_AXI_AWADDR[8:0]),
        .s_axi_awready(axi_interconnect_2_M01_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_2_M01_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_2_M01_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_2_M01_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_2_M01_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_2_M01_AXI_RDATA),
        .s_axi_rready(axi_interconnect_2_M01_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_2_M01_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_2_M01_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_2_M01_AXI_WDATA),
        .s_axi_wready(axi_interconnect_2_M01_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_2_M01_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_2_M01_AXI_WVALID));
  project_1_axi_gpio_0_1 axi_gpio_1
       (.gpio_io_i(xlconstant_1_dout),
        .s_axi_aclk(M00_ACLK_1),
        .s_axi_araddr(axi_interconnect_2_M02_AXI_ARADDR[8:0]),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_2_M02_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_2_M02_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_2_M02_AXI_AWADDR[8:0]),
        .s_axi_awready(axi_interconnect_2_M02_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_2_M02_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_2_M02_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_2_M02_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_2_M02_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_2_M02_AXI_RDATA),
        .s_axi_rready(axi_interconnect_2_M02_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_2_M02_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_2_M02_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_2_M02_AXI_WDATA),
        .s_axi_wready(axi_interconnect_2_M02_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_2_M02_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_2_M02_AXI_WVALID));
  project_1_axi_interconnect_2_1 axi_interconnect_2
       (.ACLK(M00_ACLK_1),
        .ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M00_ACLK(M00_ACLK_1),
        .M00_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M00_AXI_araddr(axi_interconnect_2_M00_AXI_ARADDR),
        .M00_AXI_arready(axi_interconnect_2_M00_AXI_ARREADY),
        .M00_AXI_arvalid(axi_interconnect_2_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_interconnect_2_M00_AXI_AWADDR),
        .M00_AXI_awready(axi_interconnect_2_M00_AXI_AWREADY),
        .M00_AXI_awvalid(axi_interconnect_2_M00_AXI_AWVALID),
        .M00_AXI_bready(axi_interconnect_2_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_interconnect_2_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_interconnect_2_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_interconnect_2_M00_AXI_RDATA),
        .M00_AXI_rready(axi_interconnect_2_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_interconnect_2_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_interconnect_2_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_interconnect_2_M00_AXI_WDATA),
        .M00_AXI_wready(axi_interconnect_2_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_interconnect_2_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_interconnect_2_M00_AXI_WVALID),
        .M01_ACLK(M00_ACLK_1),
        .M01_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M01_AXI_araddr(axi_interconnect_2_M01_AXI_ARADDR),
        .M01_AXI_arready(axi_interconnect_2_M01_AXI_ARREADY),
        .M01_AXI_arvalid(axi_interconnect_2_M01_AXI_ARVALID),
        .M01_AXI_awaddr(axi_interconnect_2_M01_AXI_AWADDR),
        .M01_AXI_awready(axi_interconnect_2_M01_AXI_AWREADY),
        .M01_AXI_awvalid(axi_interconnect_2_M01_AXI_AWVALID),
        .M01_AXI_bready(axi_interconnect_2_M01_AXI_BREADY),
        .M01_AXI_bresp(axi_interconnect_2_M01_AXI_BRESP),
        .M01_AXI_bvalid(axi_interconnect_2_M01_AXI_BVALID),
        .M01_AXI_rdata(axi_interconnect_2_M01_AXI_RDATA),
        .M01_AXI_rready(axi_interconnect_2_M01_AXI_RREADY),
        .M01_AXI_rresp(axi_interconnect_2_M01_AXI_RRESP),
        .M01_AXI_rvalid(axi_interconnect_2_M01_AXI_RVALID),
        .M01_AXI_wdata(axi_interconnect_2_M01_AXI_WDATA),
        .M01_AXI_wready(axi_interconnect_2_M01_AXI_WREADY),
        .M01_AXI_wstrb(axi_interconnect_2_M01_AXI_WSTRB),
        .M01_AXI_wvalid(axi_interconnect_2_M01_AXI_WVALID),
        .M02_ACLK(M00_ACLK_1),
        .M02_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M02_AXI_araddr(axi_interconnect_2_M02_AXI_ARADDR),
        .M02_AXI_arready(axi_interconnect_2_M02_AXI_ARREADY),
        .M02_AXI_arvalid(axi_interconnect_2_M02_AXI_ARVALID),
        .M02_AXI_awaddr(axi_interconnect_2_M02_AXI_AWADDR),
        .M02_AXI_awready(axi_interconnect_2_M02_AXI_AWREADY),
        .M02_AXI_awvalid(axi_interconnect_2_M02_AXI_AWVALID),
        .M02_AXI_bready(axi_interconnect_2_M02_AXI_BREADY),
        .M02_AXI_bresp(axi_interconnect_2_M02_AXI_BRESP),
        .M02_AXI_bvalid(axi_interconnect_2_M02_AXI_BVALID),
        .M02_AXI_rdata(axi_interconnect_2_M02_AXI_RDATA),
        .M02_AXI_rready(axi_interconnect_2_M02_AXI_RREADY),
        .M02_AXI_rresp(axi_interconnect_2_M02_AXI_RRESP),
        .M02_AXI_rvalid(axi_interconnect_2_M02_AXI_RVALID),
        .M02_AXI_wdata(axi_interconnect_2_M02_AXI_WDATA),
        .M02_AXI_wready(axi_interconnect_2_M02_AXI_WREADY),
        .M02_AXI_wstrb(axi_interconnect_2_M02_AXI_WSTRB),
        .M02_AXI_wvalid(axi_interconnect_2_M02_AXI_WVALID),
        .M03_ACLK(M00_ACLK_1),
        .M03_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M03_AXI_araddr(axi_interconnect_2_M03_AXI_ARADDR),
        .M03_AXI_arready(axi_interconnect_2_M03_AXI_ARREADY),
        .M03_AXI_arvalid(axi_interconnect_2_M03_AXI_ARVALID),
        .M03_AXI_awaddr(axi_interconnect_2_M03_AXI_AWADDR),
        .M03_AXI_awready(axi_interconnect_2_M03_AXI_AWREADY),
        .M03_AXI_awvalid(axi_interconnect_2_M03_AXI_AWVALID),
        .M03_AXI_bready(axi_interconnect_2_M03_AXI_BREADY),
        .M03_AXI_bresp(axi_interconnect_2_M03_AXI_BRESP),
        .M03_AXI_bvalid(axi_interconnect_2_M03_AXI_BVALID),
        .M03_AXI_rdata(axi_interconnect_2_M03_AXI_RDATA),
        .M03_AXI_rready(axi_interconnect_2_M03_AXI_RREADY),
        .M03_AXI_rresp(axi_interconnect_2_M03_AXI_RRESP),
        .M03_AXI_rvalid(axi_interconnect_2_M03_AXI_RVALID),
        .M03_AXI_wdata(axi_interconnect_2_M03_AXI_WDATA),
        .M03_AXI_wready(axi_interconnect_2_M03_AXI_WREADY),
        .M03_AXI_wvalid(axi_interconnect_2_M03_AXI_WVALID),
        .S00_ACLK(M00_ACLK_1),
        .S00_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .S00_AXI_araddr(S00_AXI_1_ARADDR),
        .S00_AXI_arburst(S00_AXI_1_ARBURST),
        .S00_AXI_arcache(S00_AXI_1_ARCACHE),
        .S00_AXI_arid(S00_AXI_1_ARID),
        .S00_AXI_arlen(S00_AXI_1_ARLEN),
        .S00_AXI_arlock(S00_AXI_1_ARLOCK),
        .S00_AXI_arprot(S00_AXI_1_ARPROT),
        .S00_AXI_arqos(S00_AXI_1_ARQOS),
        .S00_AXI_arready(S00_AXI_1_ARREADY),
        .S00_AXI_arsize(S00_AXI_1_ARSIZE),
        .S00_AXI_aruser(S00_AXI_1_ARUSER),
        .S00_AXI_arvalid(S00_AXI_1_ARVALID),
        .S00_AXI_awaddr(S00_AXI_1_AWADDR),
        .S00_AXI_awburst(S00_AXI_1_AWBURST),
        .S00_AXI_awcache(S00_AXI_1_AWCACHE),
        .S00_AXI_awid(S00_AXI_1_AWID),
        .S00_AXI_awlen(S00_AXI_1_AWLEN),
        .S00_AXI_awlock(S00_AXI_1_AWLOCK),
        .S00_AXI_awprot(S00_AXI_1_AWPROT),
        .S00_AXI_awqos(S00_AXI_1_AWQOS),
        .S00_AXI_awready(S00_AXI_1_AWREADY),
        .S00_AXI_awsize(S00_AXI_1_AWSIZE),
        .S00_AXI_awuser(S00_AXI_1_AWUSER),
        .S00_AXI_awvalid(S00_AXI_1_AWVALID),
        .S00_AXI_bid(S00_AXI_1_BID),
        .S00_AXI_bready(S00_AXI_1_BREADY),
        .S00_AXI_bresp(S00_AXI_1_BRESP),
        .S00_AXI_bvalid(S00_AXI_1_BVALID),
        .S00_AXI_rdata(S00_AXI_1_RDATA),
        .S00_AXI_rid(S00_AXI_1_RID),
        .S00_AXI_rlast(S00_AXI_1_RLAST),
        .S00_AXI_rready(S00_AXI_1_RREADY),
        .S00_AXI_rresp(S00_AXI_1_RRESP),
        .S00_AXI_rvalid(S00_AXI_1_RVALID),
        .S00_AXI_wdata(S00_AXI_1_WDATA),
        .S00_AXI_wlast(S00_AXI_1_WLAST),
        .S00_AXI_wready(S00_AXI_1_WREADY),
        .S00_AXI_wstrb(S00_AXI_1_WSTRB),
        .S00_AXI_wvalid(S00_AXI_1_WVALID));
  project_1_proc_sys_reset_0_0 proc_sys_reset_0
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(PS_0_pl_resetn0),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .slowest_sync_clk(M00_ACLK_1));
  project_1_smartconnect_0_0 smartconnect_0
       (.M00_AXI_araddr(smartconnect_0_M00_AXI_ARADDR),
        .M00_AXI_arburst(smartconnect_0_M00_AXI_ARBURST),
        .M00_AXI_arcache(smartconnect_0_M00_AXI_ARCACHE),
        .M00_AXI_arlen(smartconnect_0_M00_AXI_ARLEN),
        .M00_AXI_arlock(smartconnect_0_M00_AXI_ARLOCK),
        .M00_AXI_arprot(smartconnect_0_M00_AXI_ARPROT),
        .M00_AXI_arqos(smartconnect_0_M00_AXI_ARQOS),
        .M00_AXI_arready(smartconnect_0_M00_AXI_ARREADY),
        .M00_AXI_arsize(smartconnect_0_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(smartconnect_0_M00_AXI_ARVALID),
        .M00_AXI_awaddr(smartconnect_0_M00_AXI_AWADDR),
        .M00_AXI_awburst(smartconnect_0_M00_AXI_AWBURST),
        .M00_AXI_awcache(smartconnect_0_M00_AXI_AWCACHE),
        .M00_AXI_awlen(smartconnect_0_M00_AXI_AWLEN),
        .M00_AXI_awlock(smartconnect_0_M00_AXI_AWLOCK),
        .M00_AXI_awprot(smartconnect_0_M00_AXI_AWPROT),
        .M00_AXI_awqos(smartconnect_0_M00_AXI_AWQOS),
        .M00_AXI_awready(smartconnect_0_M00_AXI_AWREADY),
        .M00_AXI_awsize(smartconnect_0_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(smartconnect_0_M00_AXI_AWVALID),
        .M00_AXI_bready(smartconnect_0_M00_AXI_BREADY),
        .M00_AXI_bresp(smartconnect_0_M00_AXI_BRESP),
        .M00_AXI_bvalid(smartconnect_0_M00_AXI_BVALID),
        .M00_AXI_rdata(smartconnect_0_M00_AXI_RDATA),
        .M00_AXI_rlast(smartconnect_0_M00_AXI_RLAST),
        .M00_AXI_rready(smartconnect_0_M00_AXI_RREADY),
        .M00_AXI_rresp(smartconnect_0_M00_AXI_RRESP),
        .M00_AXI_rvalid(smartconnect_0_M00_AXI_RVALID),
        .M00_AXI_wdata(smartconnect_0_M00_AXI_WDATA),
        .M00_AXI_wlast(smartconnect_0_M00_AXI_WLAST),
        .M00_AXI_wready(smartconnect_0_M00_AXI_WREADY),
        .M00_AXI_wstrb(smartconnect_0_M00_AXI_WSTRB),
        .M00_AXI_wvalid(smartconnect_0_M00_AXI_WVALID),
        .S00_AXI_araddr(axi_dma_0_M_AXI_MM2S_ARADDR),
        .S00_AXI_arburst(axi_dma_0_M_AXI_MM2S_ARBURST),
        .S00_AXI_arcache(axi_dma_0_M_AXI_MM2S_ARCACHE),
        .S00_AXI_arlen(axi_dma_0_M_AXI_MM2S_ARLEN),
        .S00_AXI_arlock(1'b0),
        .S00_AXI_arprot(axi_dma_0_M_AXI_MM2S_ARPROT),
        .S00_AXI_arqos({1'b0,1'b0,1'b0,1'b0}),
        .S00_AXI_arready(axi_dma_0_M_AXI_MM2S_ARREADY),
        .S00_AXI_arsize(axi_dma_0_M_AXI_MM2S_ARSIZE),
        .S00_AXI_arvalid(axi_dma_0_M_AXI_MM2S_ARVALID),
        .S00_AXI_rdata(axi_dma_0_M_AXI_MM2S_RDATA),
        .S00_AXI_rlast(axi_dma_0_M_AXI_MM2S_RLAST),
        .S00_AXI_rready(axi_dma_0_M_AXI_MM2S_RREADY),
        .S00_AXI_rresp(axi_dma_0_M_AXI_MM2S_RRESP),
        .S00_AXI_rvalid(axi_dma_0_M_AXI_MM2S_RVALID),
        .S01_AXI_awaddr(axi_dma_0_M_AXI_S2MM_AWADDR),
        .S01_AXI_awburst(axi_dma_0_M_AXI_S2MM_AWBURST),
        .S01_AXI_awcache(axi_dma_0_M_AXI_S2MM_AWCACHE),
        .S01_AXI_awlen(axi_dma_0_M_AXI_S2MM_AWLEN),
        .S01_AXI_awlock(1'b0),
        .S01_AXI_awprot(axi_dma_0_M_AXI_S2MM_AWPROT),
        .S01_AXI_awqos({1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_awready(axi_dma_0_M_AXI_S2MM_AWREADY),
        .S01_AXI_awsize(axi_dma_0_M_AXI_S2MM_AWSIZE),
        .S01_AXI_awvalid(axi_dma_0_M_AXI_S2MM_AWVALID),
        .S01_AXI_bready(axi_dma_0_M_AXI_S2MM_BREADY),
        .S01_AXI_bresp(axi_dma_0_M_AXI_S2MM_BRESP),
        .S01_AXI_bvalid(axi_dma_0_M_AXI_S2MM_BVALID),
        .S01_AXI_wdata(axi_dma_0_M_AXI_S2MM_WDATA),
        .S01_AXI_wlast(axi_dma_0_M_AXI_S2MM_WLAST),
        .S01_AXI_wready(axi_dma_0_M_AXI_S2MM_WREADY),
        .S01_AXI_wstrb(axi_dma_0_M_AXI_S2MM_WSTRB),
        .S01_AXI_wvalid(axi_dma_0_M_AXI_S2MM_WVALID),
        .aclk(M00_ACLK_1),
        .aresetn(proc_sys_reset_0_peripheral_aresetn));
  project_1_xlconcat_0_0 xlconcat_0
       (.In0(axi_dma_0_mm2s_introut),
        .In1(axi_dma_0_s2mm_introut),
        .In2(axi_fifo_mm_s_0_interrupt),
        .dout(xlconcat_0_dout));
  project_1_xlconstant_0_1 xlconstant_0
       (.dout(xlconstant_0_dout));
  project_1_xlconstant_0_2 xlconstant_1
       (.dout(xlconstant_1_dout));
endmodule

module project_1_axi_interconnect_2_1
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    M03_ACLK,
    M03_ARESETN,
    M03_AXI_araddr,
    M03_AXI_arready,
    M03_AXI_arvalid,
    M03_AXI_awaddr,
    M03_AXI_awready,
    M03_AXI_awvalid,
    M03_AXI_bready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_rdata,
    M03_AXI_rready,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    M03_AXI_wdata,
    M03_AXI_wready,
    M03_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_aruser,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awuser,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [39:0]M00_AXI_araddr;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [39:0]M00_AXI_awaddr;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [39:0]M01_AXI_araddr;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [39:0]M01_AXI_awaddr;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  input M02_ACLK;
  input M02_ARESETN;
  output [39:0]M02_AXI_araddr;
  input M02_AXI_arready;
  output M02_AXI_arvalid;
  output [39:0]M02_AXI_awaddr;
  input M02_AXI_awready;
  output M02_AXI_awvalid;
  output M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output M02_AXI_wvalid;
  input M03_ACLK;
  input M03_ARESETN;
  output [39:0]M03_AXI_araddr;
  input M03_AXI_arready;
  output M03_AXI_arvalid;
  output [39:0]M03_AXI_awaddr;
  input M03_AXI_awready;
  output M03_AXI_awvalid;
  output M03_AXI_bready;
  input [1:0]M03_AXI_bresp;
  input M03_AXI_bvalid;
  input [31:0]M03_AXI_rdata;
  output M03_AXI_rready;
  input [1:0]M03_AXI_rresp;
  input M03_AXI_rvalid;
  output [31:0]M03_AXI_wdata;
  input M03_AXI_wready;
  output M03_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [39:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [15:0]S00_AXI_arid;
  input [7:0]S00_AXI_arlen;
  input [0:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input [15:0]S00_AXI_aruser;
  input S00_AXI_arvalid;
  input [39:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [15:0]S00_AXI_awid;
  input [7:0]S00_AXI_awlen;
  input [0:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input [15:0]S00_AXI_awuser;
  input S00_AXI_awvalid;
  output [15:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [127:0]S00_AXI_rdata;
  output [15:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [127:0]S00_AXI_wdata;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [15:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire axi_interconnect_2_ACLK_net;
  wire axi_interconnect_2_ARESETN_net;
  wire [39:0]axi_interconnect_2_to_s00_couplers_ARADDR;
  wire [1:0]axi_interconnect_2_to_s00_couplers_ARBURST;
  wire [3:0]axi_interconnect_2_to_s00_couplers_ARCACHE;
  wire [15:0]axi_interconnect_2_to_s00_couplers_ARID;
  wire [7:0]axi_interconnect_2_to_s00_couplers_ARLEN;
  wire [0:0]axi_interconnect_2_to_s00_couplers_ARLOCK;
  wire [2:0]axi_interconnect_2_to_s00_couplers_ARPROT;
  wire [3:0]axi_interconnect_2_to_s00_couplers_ARQOS;
  wire axi_interconnect_2_to_s00_couplers_ARREADY;
  wire [2:0]axi_interconnect_2_to_s00_couplers_ARSIZE;
  wire [15:0]axi_interconnect_2_to_s00_couplers_ARUSER;
  wire axi_interconnect_2_to_s00_couplers_ARVALID;
  wire [39:0]axi_interconnect_2_to_s00_couplers_AWADDR;
  wire [1:0]axi_interconnect_2_to_s00_couplers_AWBURST;
  wire [3:0]axi_interconnect_2_to_s00_couplers_AWCACHE;
  wire [15:0]axi_interconnect_2_to_s00_couplers_AWID;
  wire [7:0]axi_interconnect_2_to_s00_couplers_AWLEN;
  wire [0:0]axi_interconnect_2_to_s00_couplers_AWLOCK;
  wire [2:0]axi_interconnect_2_to_s00_couplers_AWPROT;
  wire [3:0]axi_interconnect_2_to_s00_couplers_AWQOS;
  wire axi_interconnect_2_to_s00_couplers_AWREADY;
  wire [2:0]axi_interconnect_2_to_s00_couplers_AWSIZE;
  wire [15:0]axi_interconnect_2_to_s00_couplers_AWUSER;
  wire axi_interconnect_2_to_s00_couplers_AWVALID;
  wire [15:0]axi_interconnect_2_to_s00_couplers_BID;
  wire axi_interconnect_2_to_s00_couplers_BREADY;
  wire [1:0]axi_interconnect_2_to_s00_couplers_BRESP;
  wire axi_interconnect_2_to_s00_couplers_BVALID;
  wire [127:0]axi_interconnect_2_to_s00_couplers_RDATA;
  wire [15:0]axi_interconnect_2_to_s00_couplers_RID;
  wire axi_interconnect_2_to_s00_couplers_RLAST;
  wire axi_interconnect_2_to_s00_couplers_RREADY;
  wire [1:0]axi_interconnect_2_to_s00_couplers_RRESP;
  wire axi_interconnect_2_to_s00_couplers_RVALID;
  wire [127:0]axi_interconnect_2_to_s00_couplers_WDATA;
  wire axi_interconnect_2_to_s00_couplers_WLAST;
  wire axi_interconnect_2_to_s00_couplers_WREADY;
  wire [15:0]axi_interconnect_2_to_s00_couplers_WSTRB;
  wire axi_interconnect_2_to_s00_couplers_WVALID;
  wire [39:0]m00_couplers_to_axi_interconnect_2_ARADDR;
  wire m00_couplers_to_axi_interconnect_2_ARREADY;
  wire m00_couplers_to_axi_interconnect_2_ARVALID;
  wire [39:0]m00_couplers_to_axi_interconnect_2_AWADDR;
  wire m00_couplers_to_axi_interconnect_2_AWREADY;
  wire m00_couplers_to_axi_interconnect_2_AWVALID;
  wire m00_couplers_to_axi_interconnect_2_BREADY;
  wire [1:0]m00_couplers_to_axi_interconnect_2_BRESP;
  wire m00_couplers_to_axi_interconnect_2_BVALID;
  wire [31:0]m00_couplers_to_axi_interconnect_2_RDATA;
  wire m00_couplers_to_axi_interconnect_2_RREADY;
  wire [1:0]m00_couplers_to_axi_interconnect_2_RRESP;
  wire m00_couplers_to_axi_interconnect_2_RVALID;
  wire [31:0]m00_couplers_to_axi_interconnect_2_WDATA;
  wire m00_couplers_to_axi_interconnect_2_WREADY;
  wire [3:0]m00_couplers_to_axi_interconnect_2_WSTRB;
  wire m00_couplers_to_axi_interconnect_2_WVALID;
  wire [39:0]m01_couplers_to_axi_interconnect_2_ARADDR;
  wire m01_couplers_to_axi_interconnect_2_ARREADY;
  wire m01_couplers_to_axi_interconnect_2_ARVALID;
  wire [39:0]m01_couplers_to_axi_interconnect_2_AWADDR;
  wire m01_couplers_to_axi_interconnect_2_AWREADY;
  wire m01_couplers_to_axi_interconnect_2_AWVALID;
  wire m01_couplers_to_axi_interconnect_2_BREADY;
  wire [1:0]m01_couplers_to_axi_interconnect_2_BRESP;
  wire m01_couplers_to_axi_interconnect_2_BVALID;
  wire [31:0]m01_couplers_to_axi_interconnect_2_RDATA;
  wire m01_couplers_to_axi_interconnect_2_RREADY;
  wire [1:0]m01_couplers_to_axi_interconnect_2_RRESP;
  wire m01_couplers_to_axi_interconnect_2_RVALID;
  wire [31:0]m01_couplers_to_axi_interconnect_2_WDATA;
  wire m01_couplers_to_axi_interconnect_2_WREADY;
  wire [3:0]m01_couplers_to_axi_interconnect_2_WSTRB;
  wire m01_couplers_to_axi_interconnect_2_WVALID;
  wire [39:0]m02_couplers_to_axi_interconnect_2_ARADDR;
  wire m02_couplers_to_axi_interconnect_2_ARREADY;
  wire m02_couplers_to_axi_interconnect_2_ARVALID;
  wire [39:0]m02_couplers_to_axi_interconnect_2_AWADDR;
  wire m02_couplers_to_axi_interconnect_2_AWREADY;
  wire m02_couplers_to_axi_interconnect_2_AWVALID;
  wire m02_couplers_to_axi_interconnect_2_BREADY;
  wire [1:0]m02_couplers_to_axi_interconnect_2_BRESP;
  wire m02_couplers_to_axi_interconnect_2_BVALID;
  wire [31:0]m02_couplers_to_axi_interconnect_2_RDATA;
  wire m02_couplers_to_axi_interconnect_2_RREADY;
  wire [1:0]m02_couplers_to_axi_interconnect_2_RRESP;
  wire m02_couplers_to_axi_interconnect_2_RVALID;
  wire [31:0]m02_couplers_to_axi_interconnect_2_WDATA;
  wire m02_couplers_to_axi_interconnect_2_WREADY;
  wire [3:0]m02_couplers_to_axi_interconnect_2_WSTRB;
  wire m02_couplers_to_axi_interconnect_2_WVALID;
  wire [39:0]m03_couplers_to_axi_interconnect_2_ARADDR;
  wire m03_couplers_to_axi_interconnect_2_ARREADY;
  wire m03_couplers_to_axi_interconnect_2_ARVALID;
  wire [39:0]m03_couplers_to_axi_interconnect_2_AWADDR;
  wire m03_couplers_to_axi_interconnect_2_AWREADY;
  wire m03_couplers_to_axi_interconnect_2_AWVALID;
  wire m03_couplers_to_axi_interconnect_2_BREADY;
  wire [1:0]m03_couplers_to_axi_interconnect_2_BRESP;
  wire m03_couplers_to_axi_interconnect_2_BVALID;
  wire [31:0]m03_couplers_to_axi_interconnect_2_RDATA;
  wire m03_couplers_to_axi_interconnect_2_RREADY;
  wire [1:0]m03_couplers_to_axi_interconnect_2_RRESP;
  wire m03_couplers_to_axi_interconnect_2_RVALID;
  wire [31:0]m03_couplers_to_axi_interconnect_2_WDATA;
  wire m03_couplers_to_axi_interconnect_2_WREADY;
  wire m03_couplers_to_axi_interconnect_2_WVALID;
  wire [39:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [39:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [39:0]xbar_to_m00_couplers_ARADDR;
  wire xbar_to_m00_couplers_ARREADY;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [39:0]xbar_to_m00_couplers_AWADDR;
  wire xbar_to_m00_couplers_AWREADY;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire xbar_to_m00_couplers_RVALID;
  wire [31:0]xbar_to_m00_couplers_WDATA;
  wire xbar_to_m00_couplers_WREADY;
  wire [3:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [79:40]xbar_to_m01_couplers_ARADDR;
  wire xbar_to_m01_couplers_ARREADY;
  wire [1:1]xbar_to_m01_couplers_ARVALID;
  wire [79:40]xbar_to_m01_couplers_AWADDR;
  wire xbar_to_m01_couplers_AWREADY;
  wire [1:1]xbar_to_m01_couplers_AWVALID;
  wire [1:1]xbar_to_m01_couplers_BREADY;
  wire [1:0]xbar_to_m01_couplers_BRESP;
  wire xbar_to_m01_couplers_BVALID;
  wire [31:0]xbar_to_m01_couplers_RDATA;
  wire [1:1]xbar_to_m01_couplers_RREADY;
  wire [1:0]xbar_to_m01_couplers_RRESP;
  wire xbar_to_m01_couplers_RVALID;
  wire [63:32]xbar_to_m01_couplers_WDATA;
  wire xbar_to_m01_couplers_WREADY;
  wire [7:4]xbar_to_m01_couplers_WSTRB;
  wire [1:1]xbar_to_m01_couplers_WVALID;
  wire [119:80]xbar_to_m02_couplers_ARADDR;
  wire xbar_to_m02_couplers_ARREADY;
  wire [2:2]xbar_to_m02_couplers_ARVALID;
  wire [119:80]xbar_to_m02_couplers_AWADDR;
  wire xbar_to_m02_couplers_AWREADY;
  wire [2:2]xbar_to_m02_couplers_AWVALID;
  wire [2:2]xbar_to_m02_couplers_BREADY;
  wire [1:0]xbar_to_m02_couplers_BRESP;
  wire xbar_to_m02_couplers_BVALID;
  wire [31:0]xbar_to_m02_couplers_RDATA;
  wire [2:2]xbar_to_m02_couplers_RREADY;
  wire [1:0]xbar_to_m02_couplers_RRESP;
  wire xbar_to_m02_couplers_RVALID;
  wire [95:64]xbar_to_m02_couplers_WDATA;
  wire xbar_to_m02_couplers_WREADY;
  wire [11:8]xbar_to_m02_couplers_WSTRB;
  wire [2:2]xbar_to_m02_couplers_WVALID;
  wire [159:120]xbar_to_m03_couplers_ARADDR;
  wire xbar_to_m03_couplers_ARREADY;
  wire [3:3]xbar_to_m03_couplers_ARVALID;
  wire [159:120]xbar_to_m03_couplers_AWADDR;
  wire xbar_to_m03_couplers_AWREADY;
  wire [3:3]xbar_to_m03_couplers_AWVALID;
  wire [3:3]xbar_to_m03_couplers_BREADY;
  wire [1:0]xbar_to_m03_couplers_BRESP;
  wire xbar_to_m03_couplers_BVALID;
  wire [31:0]xbar_to_m03_couplers_RDATA;
  wire [3:3]xbar_to_m03_couplers_RREADY;
  wire [1:0]xbar_to_m03_couplers_RRESP;
  wire xbar_to_m03_couplers_RVALID;
  wire [127:96]xbar_to_m03_couplers_WDATA;
  wire xbar_to_m03_couplers_WREADY;
  wire [3:3]xbar_to_m03_couplers_WVALID;

  assign M00_AXI_araddr[39:0] = m00_couplers_to_axi_interconnect_2_ARADDR;
  assign M00_AXI_arvalid = m00_couplers_to_axi_interconnect_2_ARVALID;
  assign M00_AXI_awaddr[39:0] = m00_couplers_to_axi_interconnect_2_AWADDR;
  assign M00_AXI_awvalid = m00_couplers_to_axi_interconnect_2_AWVALID;
  assign M00_AXI_bready = m00_couplers_to_axi_interconnect_2_BREADY;
  assign M00_AXI_rready = m00_couplers_to_axi_interconnect_2_RREADY;
  assign M00_AXI_wdata[31:0] = m00_couplers_to_axi_interconnect_2_WDATA;
  assign M00_AXI_wstrb[3:0] = m00_couplers_to_axi_interconnect_2_WSTRB;
  assign M00_AXI_wvalid = m00_couplers_to_axi_interconnect_2_WVALID;
  assign M01_AXI_araddr[39:0] = m01_couplers_to_axi_interconnect_2_ARADDR;
  assign M01_AXI_arvalid = m01_couplers_to_axi_interconnect_2_ARVALID;
  assign M01_AXI_awaddr[39:0] = m01_couplers_to_axi_interconnect_2_AWADDR;
  assign M01_AXI_awvalid = m01_couplers_to_axi_interconnect_2_AWVALID;
  assign M01_AXI_bready = m01_couplers_to_axi_interconnect_2_BREADY;
  assign M01_AXI_rready = m01_couplers_to_axi_interconnect_2_RREADY;
  assign M01_AXI_wdata[31:0] = m01_couplers_to_axi_interconnect_2_WDATA;
  assign M01_AXI_wstrb[3:0] = m01_couplers_to_axi_interconnect_2_WSTRB;
  assign M01_AXI_wvalid = m01_couplers_to_axi_interconnect_2_WVALID;
  assign M02_AXI_araddr[39:0] = m02_couplers_to_axi_interconnect_2_ARADDR;
  assign M02_AXI_arvalid = m02_couplers_to_axi_interconnect_2_ARVALID;
  assign M02_AXI_awaddr[39:0] = m02_couplers_to_axi_interconnect_2_AWADDR;
  assign M02_AXI_awvalid = m02_couplers_to_axi_interconnect_2_AWVALID;
  assign M02_AXI_bready = m02_couplers_to_axi_interconnect_2_BREADY;
  assign M02_AXI_rready = m02_couplers_to_axi_interconnect_2_RREADY;
  assign M02_AXI_wdata[31:0] = m02_couplers_to_axi_interconnect_2_WDATA;
  assign M02_AXI_wstrb[3:0] = m02_couplers_to_axi_interconnect_2_WSTRB;
  assign M02_AXI_wvalid = m02_couplers_to_axi_interconnect_2_WVALID;
  assign M03_AXI_araddr[39:0] = m03_couplers_to_axi_interconnect_2_ARADDR;
  assign M03_AXI_arvalid = m03_couplers_to_axi_interconnect_2_ARVALID;
  assign M03_AXI_awaddr[39:0] = m03_couplers_to_axi_interconnect_2_AWADDR;
  assign M03_AXI_awvalid = m03_couplers_to_axi_interconnect_2_AWVALID;
  assign M03_AXI_bready = m03_couplers_to_axi_interconnect_2_BREADY;
  assign M03_AXI_rready = m03_couplers_to_axi_interconnect_2_RREADY;
  assign M03_AXI_wdata[31:0] = m03_couplers_to_axi_interconnect_2_WDATA;
  assign M03_AXI_wvalid = m03_couplers_to_axi_interconnect_2_WVALID;
  assign S00_AXI_arready = axi_interconnect_2_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = axi_interconnect_2_to_s00_couplers_AWREADY;
  assign S00_AXI_bid[15:0] = axi_interconnect_2_to_s00_couplers_BID;
  assign S00_AXI_bresp[1:0] = axi_interconnect_2_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = axi_interconnect_2_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[127:0] = axi_interconnect_2_to_s00_couplers_RDATA;
  assign S00_AXI_rid[15:0] = axi_interconnect_2_to_s00_couplers_RID;
  assign S00_AXI_rlast = axi_interconnect_2_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = axi_interconnect_2_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = axi_interconnect_2_to_s00_couplers_RVALID;
  assign S00_AXI_wready = axi_interconnect_2_to_s00_couplers_WREADY;
  assign axi_interconnect_2_ACLK_net = ACLK;
  assign axi_interconnect_2_ARESETN_net = ARESETN;
  assign axi_interconnect_2_to_s00_couplers_ARADDR = S00_AXI_araddr[39:0];
  assign axi_interconnect_2_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign axi_interconnect_2_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign axi_interconnect_2_to_s00_couplers_ARID = S00_AXI_arid[15:0];
  assign axi_interconnect_2_to_s00_couplers_ARLEN = S00_AXI_arlen[7:0];
  assign axi_interconnect_2_to_s00_couplers_ARLOCK = S00_AXI_arlock[0];
  assign axi_interconnect_2_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign axi_interconnect_2_to_s00_couplers_ARQOS = S00_AXI_arqos[3:0];
  assign axi_interconnect_2_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign axi_interconnect_2_to_s00_couplers_ARUSER = S00_AXI_aruser[15:0];
  assign axi_interconnect_2_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign axi_interconnect_2_to_s00_couplers_AWADDR = S00_AXI_awaddr[39:0];
  assign axi_interconnect_2_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign axi_interconnect_2_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign axi_interconnect_2_to_s00_couplers_AWID = S00_AXI_awid[15:0];
  assign axi_interconnect_2_to_s00_couplers_AWLEN = S00_AXI_awlen[7:0];
  assign axi_interconnect_2_to_s00_couplers_AWLOCK = S00_AXI_awlock[0];
  assign axi_interconnect_2_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign axi_interconnect_2_to_s00_couplers_AWQOS = S00_AXI_awqos[3:0];
  assign axi_interconnect_2_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign axi_interconnect_2_to_s00_couplers_AWUSER = S00_AXI_awuser[15:0];
  assign axi_interconnect_2_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign axi_interconnect_2_to_s00_couplers_BREADY = S00_AXI_bready;
  assign axi_interconnect_2_to_s00_couplers_RREADY = S00_AXI_rready;
  assign axi_interconnect_2_to_s00_couplers_WDATA = S00_AXI_wdata[127:0];
  assign axi_interconnect_2_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign axi_interconnect_2_to_s00_couplers_WSTRB = S00_AXI_wstrb[15:0];
  assign axi_interconnect_2_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign m00_couplers_to_axi_interconnect_2_ARREADY = M00_AXI_arready;
  assign m00_couplers_to_axi_interconnect_2_AWREADY = M00_AXI_awready;
  assign m00_couplers_to_axi_interconnect_2_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_axi_interconnect_2_BVALID = M00_AXI_bvalid;
  assign m00_couplers_to_axi_interconnect_2_RDATA = M00_AXI_rdata[31:0];
  assign m00_couplers_to_axi_interconnect_2_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_axi_interconnect_2_RVALID = M00_AXI_rvalid;
  assign m00_couplers_to_axi_interconnect_2_WREADY = M00_AXI_wready;
  assign m01_couplers_to_axi_interconnect_2_ARREADY = M01_AXI_arready;
  assign m01_couplers_to_axi_interconnect_2_AWREADY = M01_AXI_awready;
  assign m01_couplers_to_axi_interconnect_2_BRESP = M01_AXI_bresp[1:0];
  assign m01_couplers_to_axi_interconnect_2_BVALID = M01_AXI_bvalid;
  assign m01_couplers_to_axi_interconnect_2_RDATA = M01_AXI_rdata[31:0];
  assign m01_couplers_to_axi_interconnect_2_RRESP = M01_AXI_rresp[1:0];
  assign m01_couplers_to_axi_interconnect_2_RVALID = M01_AXI_rvalid;
  assign m01_couplers_to_axi_interconnect_2_WREADY = M01_AXI_wready;
  assign m02_couplers_to_axi_interconnect_2_ARREADY = M02_AXI_arready;
  assign m02_couplers_to_axi_interconnect_2_AWREADY = M02_AXI_awready;
  assign m02_couplers_to_axi_interconnect_2_BRESP = M02_AXI_bresp[1:0];
  assign m02_couplers_to_axi_interconnect_2_BVALID = M02_AXI_bvalid;
  assign m02_couplers_to_axi_interconnect_2_RDATA = M02_AXI_rdata[31:0];
  assign m02_couplers_to_axi_interconnect_2_RRESP = M02_AXI_rresp[1:0];
  assign m02_couplers_to_axi_interconnect_2_RVALID = M02_AXI_rvalid;
  assign m02_couplers_to_axi_interconnect_2_WREADY = M02_AXI_wready;
  assign m03_couplers_to_axi_interconnect_2_ARREADY = M03_AXI_arready;
  assign m03_couplers_to_axi_interconnect_2_AWREADY = M03_AXI_awready;
  assign m03_couplers_to_axi_interconnect_2_BRESP = M03_AXI_bresp[1:0];
  assign m03_couplers_to_axi_interconnect_2_BVALID = M03_AXI_bvalid;
  assign m03_couplers_to_axi_interconnect_2_RDATA = M03_AXI_rdata[31:0];
  assign m03_couplers_to_axi_interconnect_2_RRESP = M03_AXI_rresp[1:0];
  assign m03_couplers_to_axi_interconnect_2_RVALID = M03_AXI_rvalid;
  assign m03_couplers_to_axi_interconnect_2_WREADY = M03_AXI_wready;
  m00_couplers_imp_1SX60W9 m00_couplers
       (.M_ACLK(axi_interconnect_2_ACLK_net),
        .M_ARESETN(axi_interconnect_2_ARESETN_net),
        .M_AXI_araddr(m00_couplers_to_axi_interconnect_2_ARADDR),
        .M_AXI_arready(m00_couplers_to_axi_interconnect_2_ARREADY),
        .M_AXI_arvalid(m00_couplers_to_axi_interconnect_2_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_axi_interconnect_2_AWADDR),
        .M_AXI_awready(m00_couplers_to_axi_interconnect_2_AWREADY),
        .M_AXI_awvalid(m00_couplers_to_axi_interconnect_2_AWVALID),
        .M_AXI_bready(m00_couplers_to_axi_interconnect_2_BREADY),
        .M_AXI_bresp(m00_couplers_to_axi_interconnect_2_BRESP),
        .M_AXI_bvalid(m00_couplers_to_axi_interconnect_2_BVALID),
        .M_AXI_rdata(m00_couplers_to_axi_interconnect_2_RDATA),
        .M_AXI_rready(m00_couplers_to_axi_interconnect_2_RREADY),
        .M_AXI_rresp(m00_couplers_to_axi_interconnect_2_RRESP),
        .M_AXI_rvalid(m00_couplers_to_axi_interconnect_2_RVALID),
        .M_AXI_wdata(m00_couplers_to_axi_interconnect_2_WDATA),
        .M_AXI_wready(m00_couplers_to_axi_interconnect_2_WREADY),
        .M_AXI_wstrb(m00_couplers_to_axi_interconnect_2_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_axi_interconnect_2_WVALID),
        .S_ACLK(axi_interconnect_2_ACLK_net),
        .S_ARESETN(axi_interconnect_2_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  m01_couplers_imp_H8APG1 m01_couplers
       (.M_ACLK(axi_interconnect_2_ACLK_net),
        .M_ARESETN(axi_interconnect_2_ARESETN_net),
        .M_AXI_araddr(m01_couplers_to_axi_interconnect_2_ARADDR),
        .M_AXI_arready(m01_couplers_to_axi_interconnect_2_ARREADY),
        .M_AXI_arvalid(m01_couplers_to_axi_interconnect_2_ARVALID),
        .M_AXI_awaddr(m01_couplers_to_axi_interconnect_2_AWADDR),
        .M_AXI_awready(m01_couplers_to_axi_interconnect_2_AWREADY),
        .M_AXI_awvalid(m01_couplers_to_axi_interconnect_2_AWVALID),
        .M_AXI_bready(m01_couplers_to_axi_interconnect_2_BREADY),
        .M_AXI_bresp(m01_couplers_to_axi_interconnect_2_BRESP),
        .M_AXI_bvalid(m01_couplers_to_axi_interconnect_2_BVALID),
        .M_AXI_rdata(m01_couplers_to_axi_interconnect_2_RDATA),
        .M_AXI_rready(m01_couplers_to_axi_interconnect_2_RREADY),
        .M_AXI_rresp(m01_couplers_to_axi_interconnect_2_RRESP),
        .M_AXI_rvalid(m01_couplers_to_axi_interconnect_2_RVALID),
        .M_AXI_wdata(m01_couplers_to_axi_interconnect_2_WDATA),
        .M_AXI_wready(m01_couplers_to_axi_interconnect_2_WREADY),
        .M_AXI_wstrb(m01_couplers_to_axi_interconnect_2_WSTRB),
        .M_AXI_wvalid(m01_couplers_to_axi_interconnect_2_WVALID),
        .S_ACLK(axi_interconnect_2_ACLK_net),
        .S_ARESETN(axi_interconnect_2_ARESETN_net),
        .S_AXI_araddr(xbar_to_m01_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m01_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m01_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m01_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m01_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m01_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m01_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m01_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m01_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m01_couplers_RDATA),
        .S_AXI_rready(xbar_to_m01_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m01_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m01_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m01_couplers_WDATA),
        .S_AXI_wready(xbar_to_m01_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m01_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m01_couplers_WVALID));
  m02_couplers_imp_17NBAPK m02_couplers
       (.M_ACLK(axi_interconnect_2_ACLK_net),
        .M_ARESETN(axi_interconnect_2_ARESETN_net),
        .M_AXI_araddr(m02_couplers_to_axi_interconnect_2_ARADDR),
        .M_AXI_arready(m02_couplers_to_axi_interconnect_2_ARREADY),
        .M_AXI_arvalid(m02_couplers_to_axi_interconnect_2_ARVALID),
        .M_AXI_awaddr(m02_couplers_to_axi_interconnect_2_AWADDR),
        .M_AXI_awready(m02_couplers_to_axi_interconnect_2_AWREADY),
        .M_AXI_awvalid(m02_couplers_to_axi_interconnect_2_AWVALID),
        .M_AXI_bready(m02_couplers_to_axi_interconnect_2_BREADY),
        .M_AXI_bresp(m02_couplers_to_axi_interconnect_2_BRESP),
        .M_AXI_bvalid(m02_couplers_to_axi_interconnect_2_BVALID),
        .M_AXI_rdata(m02_couplers_to_axi_interconnect_2_RDATA),
        .M_AXI_rready(m02_couplers_to_axi_interconnect_2_RREADY),
        .M_AXI_rresp(m02_couplers_to_axi_interconnect_2_RRESP),
        .M_AXI_rvalid(m02_couplers_to_axi_interconnect_2_RVALID),
        .M_AXI_wdata(m02_couplers_to_axi_interconnect_2_WDATA),
        .M_AXI_wready(m02_couplers_to_axi_interconnect_2_WREADY),
        .M_AXI_wstrb(m02_couplers_to_axi_interconnect_2_WSTRB),
        .M_AXI_wvalid(m02_couplers_to_axi_interconnect_2_WVALID),
        .S_ACLK(axi_interconnect_2_ACLK_net),
        .S_ARESETN(axi_interconnect_2_ARESETN_net),
        .S_AXI_araddr(xbar_to_m02_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m02_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m02_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m02_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m02_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m02_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m02_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m02_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m02_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m02_couplers_RDATA),
        .S_AXI_rready(xbar_to_m02_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m02_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m02_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m02_couplers_WDATA),
        .S_AXI_wready(xbar_to_m02_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m02_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m02_couplers_WVALID));
  m03_couplers_imp_KPXQJK m03_couplers
       (.M_ACLK(axi_interconnect_2_ACLK_net),
        .M_ARESETN(axi_interconnect_2_ARESETN_net),
        .M_AXI_araddr(m03_couplers_to_axi_interconnect_2_ARADDR),
        .M_AXI_arready(m03_couplers_to_axi_interconnect_2_ARREADY),
        .M_AXI_arvalid(m03_couplers_to_axi_interconnect_2_ARVALID),
        .M_AXI_awaddr(m03_couplers_to_axi_interconnect_2_AWADDR),
        .M_AXI_awready(m03_couplers_to_axi_interconnect_2_AWREADY),
        .M_AXI_awvalid(m03_couplers_to_axi_interconnect_2_AWVALID),
        .M_AXI_bready(m03_couplers_to_axi_interconnect_2_BREADY),
        .M_AXI_bresp(m03_couplers_to_axi_interconnect_2_BRESP),
        .M_AXI_bvalid(m03_couplers_to_axi_interconnect_2_BVALID),
        .M_AXI_rdata(m03_couplers_to_axi_interconnect_2_RDATA),
        .M_AXI_rready(m03_couplers_to_axi_interconnect_2_RREADY),
        .M_AXI_rresp(m03_couplers_to_axi_interconnect_2_RRESP),
        .M_AXI_rvalid(m03_couplers_to_axi_interconnect_2_RVALID),
        .M_AXI_wdata(m03_couplers_to_axi_interconnect_2_WDATA),
        .M_AXI_wready(m03_couplers_to_axi_interconnect_2_WREADY),
        .M_AXI_wvalid(m03_couplers_to_axi_interconnect_2_WVALID),
        .S_ACLK(axi_interconnect_2_ACLK_net),
        .S_ARESETN(axi_interconnect_2_ARESETN_net),
        .S_AXI_araddr(xbar_to_m03_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m03_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m03_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m03_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m03_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m03_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m03_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m03_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m03_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m03_couplers_RDATA),
        .S_AXI_rready(xbar_to_m03_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m03_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m03_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m03_couplers_WDATA),
        .S_AXI_wready(xbar_to_m03_couplers_WREADY),
        .S_AXI_wvalid(xbar_to_m03_couplers_WVALID));
  s00_couplers_imp_VKUEL1 s00_couplers
       (.M_ACLK(axi_interconnect_2_ACLK_net),
        .M_ARESETN(axi_interconnect_2_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(axi_interconnect_2_ACLK_net),
        .S_ARESETN(axi_interconnect_2_ARESETN_net),
        .S_AXI_araddr(axi_interconnect_2_to_s00_couplers_ARADDR),
        .S_AXI_arburst(axi_interconnect_2_to_s00_couplers_ARBURST),
        .S_AXI_arcache(axi_interconnect_2_to_s00_couplers_ARCACHE),
        .S_AXI_arid(axi_interconnect_2_to_s00_couplers_ARID),
        .S_AXI_arlen(axi_interconnect_2_to_s00_couplers_ARLEN),
        .S_AXI_arlock(axi_interconnect_2_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(axi_interconnect_2_to_s00_couplers_ARPROT),
        .S_AXI_arqos(axi_interconnect_2_to_s00_couplers_ARQOS),
        .S_AXI_arready(axi_interconnect_2_to_s00_couplers_ARREADY),
        .S_AXI_arsize(axi_interconnect_2_to_s00_couplers_ARSIZE),
        .S_AXI_aruser(axi_interconnect_2_to_s00_couplers_ARUSER),
        .S_AXI_arvalid(axi_interconnect_2_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(axi_interconnect_2_to_s00_couplers_AWADDR),
        .S_AXI_awburst(axi_interconnect_2_to_s00_couplers_AWBURST),
        .S_AXI_awcache(axi_interconnect_2_to_s00_couplers_AWCACHE),
        .S_AXI_awid(axi_interconnect_2_to_s00_couplers_AWID),
        .S_AXI_awlen(axi_interconnect_2_to_s00_couplers_AWLEN),
        .S_AXI_awlock(axi_interconnect_2_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(axi_interconnect_2_to_s00_couplers_AWPROT),
        .S_AXI_awqos(axi_interconnect_2_to_s00_couplers_AWQOS),
        .S_AXI_awready(axi_interconnect_2_to_s00_couplers_AWREADY),
        .S_AXI_awsize(axi_interconnect_2_to_s00_couplers_AWSIZE),
        .S_AXI_awuser(axi_interconnect_2_to_s00_couplers_AWUSER),
        .S_AXI_awvalid(axi_interconnect_2_to_s00_couplers_AWVALID),
        .S_AXI_bid(axi_interconnect_2_to_s00_couplers_BID),
        .S_AXI_bready(axi_interconnect_2_to_s00_couplers_BREADY),
        .S_AXI_bresp(axi_interconnect_2_to_s00_couplers_BRESP),
        .S_AXI_bvalid(axi_interconnect_2_to_s00_couplers_BVALID),
        .S_AXI_rdata(axi_interconnect_2_to_s00_couplers_RDATA),
        .S_AXI_rid(axi_interconnect_2_to_s00_couplers_RID),
        .S_AXI_rlast(axi_interconnect_2_to_s00_couplers_RLAST),
        .S_AXI_rready(axi_interconnect_2_to_s00_couplers_RREADY),
        .S_AXI_rresp(axi_interconnect_2_to_s00_couplers_RRESP),
        .S_AXI_rvalid(axi_interconnect_2_to_s00_couplers_RVALID),
        .S_AXI_wdata(axi_interconnect_2_to_s00_couplers_WDATA),
        .S_AXI_wlast(axi_interconnect_2_to_s00_couplers_WLAST),
        .S_AXI_wready(axi_interconnect_2_to_s00_couplers_WREADY),
        .S_AXI_wstrb(axi_interconnect_2_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(axi_interconnect_2_to_s00_couplers_WVALID));
  project_1_xbar_5 xbar
       (.aclk(axi_interconnect_2_ACLK_net),
        .aresetn(axi_interconnect_2_ARESETN_net),
        .m_axi_araddr({xbar_to_m03_couplers_ARADDR,xbar_to_m02_couplers_ARADDR,xbar_to_m01_couplers_ARADDR,xbar_to_m00_couplers_ARADDR}),
        .m_axi_arready({xbar_to_m03_couplers_ARREADY,xbar_to_m02_couplers_ARREADY,xbar_to_m01_couplers_ARREADY,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arvalid({xbar_to_m03_couplers_ARVALID,xbar_to_m02_couplers_ARVALID,xbar_to_m01_couplers_ARVALID,xbar_to_m00_couplers_ARVALID}),
        .m_axi_awaddr({xbar_to_m03_couplers_AWADDR,xbar_to_m02_couplers_AWADDR,xbar_to_m01_couplers_AWADDR,xbar_to_m00_couplers_AWADDR}),
        .m_axi_awready({xbar_to_m03_couplers_AWREADY,xbar_to_m02_couplers_AWREADY,xbar_to_m01_couplers_AWREADY,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awvalid({xbar_to_m03_couplers_AWVALID,xbar_to_m02_couplers_AWVALID,xbar_to_m01_couplers_AWVALID,xbar_to_m00_couplers_AWVALID}),
        .m_axi_bready({xbar_to_m03_couplers_BREADY,xbar_to_m02_couplers_BREADY,xbar_to_m01_couplers_BREADY,xbar_to_m00_couplers_BREADY}),
        .m_axi_bresp({xbar_to_m03_couplers_BRESP,xbar_to_m02_couplers_BRESP,xbar_to_m01_couplers_BRESP,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({xbar_to_m03_couplers_BVALID,xbar_to_m02_couplers_BVALID,xbar_to_m01_couplers_BVALID,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({xbar_to_m03_couplers_RDATA,xbar_to_m02_couplers_RDATA,xbar_to_m01_couplers_RDATA,xbar_to_m00_couplers_RDATA}),
        .m_axi_rready({xbar_to_m03_couplers_RREADY,xbar_to_m02_couplers_RREADY,xbar_to_m01_couplers_RREADY,xbar_to_m00_couplers_RREADY}),
        .m_axi_rresp({xbar_to_m03_couplers_RRESP,xbar_to_m02_couplers_RRESP,xbar_to_m01_couplers_RRESP,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({xbar_to_m03_couplers_RVALID,xbar_to_m02_couplers_RVALID,xbar_to_m01_couplers_RVALID,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({xbar_to_m03_couplers_WDATA,xbar_to_m02_couplers_WDATA,xbar_to_m01_couplers_WDATA,xbar_to_m00_couplers_WDATA}),
        .m_axi_wready({xbar_to_m03_couplers_WREADY,xbar_to_m02_couplers_WREADY,xbar_to_m01_couplers_WREADY,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({xbar_to_m02_couplers_WSTRB,xbar_to_m01_couplers_WSTRB,xbar_to_m00_couplers_WSTRB}),
        .m_axi_wvalid({xbar_to_m03_couplers_WVALID,xbar_to_m02_couplers_WVALID,xbar_to_m01_couplers_WVALID,xbar_to_m00_couplers_WVALID}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

module s00_couplers_imp_VKUEL1
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_aruser,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awuser,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [39:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [39:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [39:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [15:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input [15:0]S_AXI_aruser;
  input S_AXI_arvalid;
  input [39:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [15:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input [15:0]S_AXI_awuser;
  input S_AXI_awvalid;
  output [15:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [127:0]S_AXI_rdata;
  output [15:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [127:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [15:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [39:0]auto_ds_to_auto_rs_ARADDR;
  wire [1:0]auto_ds_to_auto_rs_ARBURST;
  wire [3:0]auto_ds_to_auto_rs_ARCACHE;
  wire [7:0]auto_ds_to_auto_rs_ARLEN;
  wire [0:0]auto_ds_to_auto_rs_ARLOCK;
  wire [2:0]auto_ds_to_auto_rs_ARPROT;
  wire [3:0]auto_ds_to_auto_rs_ARQOS;
  wire auto_ds_to_auto_rs_ARREADY;
  wire [3:0]auto_ds_to_auto_rs_ARREGION;
  wire [2:0]auto_ds_to_auto_rs_ARSIZE;
  wire auto_ds_to_auto_rs_ARVALID;
  wire [39:0]auto_ds_to_auto_rs_AWADDR;
  wire [1:0]auto_ds_to_auto_rs_AWBURST;
  wire [3:0]auto_ds_to_auto_rs_AWCACHE;
  wire [7:0]auto_ds_to_auto_rs_AWLEN;
  wire [0:0]auto_ds_to_auto_rs_AWLOCK;
  wire [2:0]auto_ds_to_auto_rs_AWPROT;
  wire [3:0]auto_ds_to_auto_rs_AWQOS;
  wire auto_ds_to_auto_rs_AWREADY;
  wire [3:0]auto_ds_to_auto_rs_AWREGION;
  wire [2:0]auto_ds_to_auto_rs_AWSIZE;
  wire auto_ds_to_auto_rs_AWVALID;
  wire auto_ds_to_auto_rs_BREADY;
  wire [1:0]auto_ds_to_auto_rs_BRESP;
  wire auto_ds_to_auto_rs_BVALID;
  wire [31:0]auto_ds_to_auto_rs_RDATA;
  wire auto_ds_to_auto_rs_RLAST;
  wire auto_ds_to_auto_rs_RREADY;
  wire [1:0]auto_ds_to_auto_rs_RRESP;
  wire auto_ds_to_auto_rs_RVALID;
  wire [31:0]auto_ds_to_auto_rs_WDATA;
  wire auto_ds_to_auto_rs_WLAST;
  wire auto_ds_to_auto_rs_WREADY;
  wire [3:0]auto_ds_to_auto_rs_WSTRB;
  wire auto_ds_to_auto_rs_WVALID;
  wire [39:0]auto_pc_to_s00_couplers_ARADDR;
  wire [2:0]auto_pc_to_s00_couplers_ARPROT;
  wire auto_pc_to_s00_couplers_ARREADY;
  wire auto_pc_to_s00_couplers_ARVALID;
  wire [39:0]auto_pc_to_s00_couplers_AWADDR;
  wire [2:0]auto_pc_to_s00_couplers_AWPROT;
  wire auto_pc_to_s00_couplers_AWREADY;
  wire auto_pc_to_s00_couplers_AWVALID;
  wire auto_pc_to_s00_couplers_BREADY;
  wire [1:0]auto_pc_to_s00_couplers_BRESP;
  wire auto_pc_to_s00_couplers_BVALID;
  wire [31:0]auto_pc_to_s00_couplers_RDATA;
  wire auto_pc_to_s00_couplers_RREADY;
  wire [1:0]auto_pc_to_s00_couplers_RRESP;
  wire auto_pc_to_s00_couplers_RVALID;
  wire [31:0]auto_pc_to_s00_couplers_WDATA;
  wire auto_pc_to_s00_couplers_WREADY;
  wire [3:0]auto_pc_to_s00_couplers_WSTRB;
  wire auto_pc_to_s00_couplers_WVALID;
  wire [39:0]auto_rs_to_auto_pc_ARADDR;
  wire [1:0]auto_rs_to_auto_pc_ARBURST;
  wire [3:0]auto_rs_to_auto_pc_ARCACHE;
  wire [7:0]auto_rs_to_auto_pc_ARLEN;
  wire [0:0]auto_rs_to_auto_pc_ARLOCK;
  wire [2:0]auto_rs_to_auto_pc_ARPROT;
  wire [3:0]auto_rs_to_auto_pc_ARQOS;
  wire auto_rs_to_auto_pc_ARREADY;
  wire [3:0]auto_rs_to_auto_pc_ARREGION;
  wire [2:0]auto_rs_to_auto_pc_ARSIZE;
  wire auto_rs_to_auto_pc_ARVALID;
  wire [39:0]auto_rs_to_auto_pc_AWADDR;
  wire [1:0]auto_rs_to_auto_pc_AWBURST;
  wire [3:0]auto_rs_to_auto_pc_AWCACHE;
  wire [7:0]auto_rs_to_auto_pc_AWLEN;
  wire [0:0]auto_rs_to_auto_pc_AWLOCK;
  wire [2:0]auto_rs_to_auto_pc_AWPROT;
  wire [3:0]auto_rs_to_auto_pc_AWQOS;
  wire auto_rs_to_auto_pc_AWREADY;
  wire [3:0]auto_rs_to_auto_pc_AWREGION;
  wire [2:0]auto_rs_to_auto_pc_AWSIZE;
  wire auto_rs_to_auto_pc_AWVALID;
  wire auto_rs_to_auto_pc_BREADY;
  wire [1:0]auto_rs_to_auto_pc_BRESP;
  wire auto_rs_to_auto_pc_BVALID;
  wire [31:0]auto_rs_to_auto_pc_RDATA;
  wire auto_rs_to_auto_pc_RLAST;
  wire auto_rs_to_auto_pc_RREADY;
  wire [1:0]auto_rs_to_auto_pc_RRESP;
  wire auto_rs_to_auto_pc_RVALID;
  wire [31:0]auto_rs_to_auto_pc_WDATA;
  wire auto_rs_to_auto_pc_WLAST;
  wire auto_rs_to_auto_pc_WREADY;
  wire [3:0]auto_rs_to_auto_pc_WSTRB;
  wire auto_rs_to_auto_pc_WVALID;
  wire [39:0]s00_couplers_to_s00_regslice_ARADDR;
  wire [1:0]s00_couplers_to_s00_regslice_ARBURST;
  wire [3:0]s00_couplers_to_s00_regslice_ARCACHE;
  wire [15:0]s00_couplers_to_s00_regslice_ARID;
  wire [7:0]s00_couplers_to_s00_regslice_ARLEN;
  wire [0:0]s00_couplers_to_s00_regslice_ARLOCK;
  wire [2:0]s00_couplers_to_s00_regslice_ARPROT;
  wire [3:0]s00_couplers_to_s00_regslice_ARQOS;
  wire s00_couplers_to_s00_regslice_ARREADY;
  wire [2:0]s00_couplers_to_s00_regslice_ARSIZE;
  wire [15:0]s00_couplers_to_s00_regslice_ARUSER;
  wire s00_couplers_to_s00_regslice_ARVALID;
  wire [39:0]s00_couplers_to_s00_regslice_AWADDR;
  wire [1:0]s00_couplers_to_s00_regslice_AWBURST;
  wire [3:0]s00_couplers_to_s00_regslice_AWCACHE;
  wire [15:0]s00_couplers_to_s00_regslice_AWID;
  wire [7:0]s00_couplers_to_s00_regslice_AWLEN;
  wire [0:0]s00_couplers_to_s00_regslice_AWLOCK;
  wire [2:0]s00_couplers_to_s00_regslice_AWPROT;
  wire [3:0]s00_couplers_to_s00_regslice_AWQOS;
  wire s00_couplers_to_s00_regslice_AWREADY;
  wire [2:0]s00_couplers_to_s00_regslice_AWSIZE;
  wire [15:0]s00_couplers_to_s00_regslice_AWUSER;
  wire s00_couplers_to_s00_regslice_AWVALID;
  wire [15:0]s00_couplers_to_s00_regslice_BID;
  wire s00_couplers_to_s00_regslice_BREADY;
  wire [1:0]s00_couplers_to_s00_regslice_BRESP;
  wire s00_couplers_to_s00_regslice_BVALID;
  wire [127:0]s00_couplers_to_s00_regslice_RDATA;
  wire [15:0]s00_couplers_to_s00_regslice_RID;
  wire s00_couplers_to_s00_regslice_RLAST;
  wire s00_couplers_to_s00_regslice_RREADY;
  wire [1:0]s00_couplers_to_s00_regslice_RRESP;
  wire s00_couplers_to_s00_regslice_RVALID;
  wire [127:0]s00_couplers_to_s00_regslice_WDATA;
  wire s00_couplers_to_s00_regslice_WLAST;
  wire s00_couplers_to_s00_regslice_WREADY;
  wire [15:0]s00_couplers_to_s00_regslice_WSTRB;
  wire s00_couplers_to_s00_regslice_WVALID;
  wire [39:0]s00_regslice_to_auto_ds_ARADDR;
  wire [1:0]s00_regslice_to_auto_ds_ARBURST;
  wire [3:0]s00_regslice_to_auto_ds_ARCACHE;
  wire [15:0]s00_regslice_to_auto_ds_ARID;
  wire [7:0]s00_regslice_to_auto_ds_ARLEN;
  wire [0:0]s00_regslice_to_auto_ds_ARLOCK;
  wire [2:0]s00_regslice_to_auto_ds_ARPROT;
  wire [3:0]s00_regslice_to_auto_ds_ARQOS;
  wire s00_regslice_to_auto_ds_ARREADY;
  wire [3:0]s00_regslice_to_auto_ds_ARREGION;
  wire [2:0]s00_regslice_to_auto_ds_ARSIZE;
  wire s00_regslice_to_auto_ds_ARVALID;
  wire [39:0]s00_regslice_to_auto_ds_AWADDR;
  wire [1:0]s00_regslice_to_auto_ds_AWBURST;
  wire [3:0]s00_regslice_to_auto_ds_AWCACHE;
  wire [15:0]s00_regslice_to_auto_ds_AWID;
  wire [7:0]s00_regslice_to_auto_ds_AWLEN;
  wire [0:0]s00_regslice_to_auto_ds_AWLOCK;
  wire [2:0]s00_regslice_to_auto_ds_AWPROT;
  wire [3:0]s00_regslice_to_auto_ds_AWQOS;
  wire s00_regslice_to_auto_ds_AWREADY;
  wire [3:0]s00_regslice_to_auto_ds_AWREGION;
  wire [2:0]s00_regslice_to_auto_ds_AWSIZE;
  wire s00_regslice_to_auto_ds_AWVALID;
  wire [15:0]s00_regslice_to_auto_ds_BID;
  wire s00_regslice_to_auto_ds_BREADY;
  wire [1:0]s00_regslice_to_auto_ds_BRESP;
  wire s00_regslice_to_auto_ds_BVALID;
  wire [127:0]s00_regslice_to_auto_ds_RDATA;
  wire [15:0]s00_regslice_to_auto_ds_RID;
  wire s00_regslice_to_auto_ds_RLAST;
  wire s00_regslice_to_auto_ds_RREADY;
  wire [1:0]s00_regslice_to_auto_ds_RRESP;
  wire s00_regslice_to_auto_ds_RVALID;
  wire [127:0]s00_regslice_to_auto_ds_WDATA;
  wire s00_regslice_to_auto_ds_WLAST;
  wire s00_regslice_to_auto_ds_WREADY;
  wire [15:0]s00_regslice_to_auto_ds_WSTRB;
  wire s00_regslice_to_auto_ds_WVALID;

  assign M_AXI_araddr[39:0] = auto_pc_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[39:0] = auto_pc_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s00_couplers_to_s00_regslice_ARREADY;
  assign S_AXI_awready = s00_couplers_to_s00_regslice_AWREADY;
  assign S_AXI_bid[15:0] = s00_couplers_to_s00_regslice_BID;
  assign S_AXI_bresp[1:0] = s00_couplers_to_s00_regslice_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_s00_regslice_BVALID;
  assign S_AXI_rdata[127:0] = s00_couplers_to_s00_regslice_RDATA;
  assign S_AXI_rid[15:0] = s00_couplers_to_s00_regslice_RID;
  assign S_AXI_rlast = s00_couplers_to_s00_regslice_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_s00_regslice_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_s00_regslice_RVALID;
  assign S_AXI_wready = s00_couplers_to_s00_regslice_WREADY;
  assign auto_pc_to_s00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_s00_regslice_ARADDR = S_AXI_araddr[39:0];
  assign s00_couplers_to_s00_regslice_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_s00_regslice_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_s00_regslice_ARID = S_AXI_arid[15:0];
  assign s00_couplers_to_s00_regslice_ARLEN = S_AXI_arlen[7:0];
  assign s00_couplers_to_s00_regslice_ARLOCK = S_AXI_arlock[0];
  assign s00_couplers_to_s00_regslice_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_s00_regslice_ARQOS = S_AXI_arqos[3:0];
  assign s00_couplers_to_s00_regslice_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_s00_regslice_ARUSER = S_AXI_aruser[15:0];
  assign s00_couplers_to_s00_regslice_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_s00_regslice_AWADDR = S_AXI_awaddr[39:0];
  assign s00_couplers_to_s00_regslice_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_s00_regslice_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_s00_regslice_AWID = S_AXI_awid[15:0];
  assign s00_couplers_to_s00_regslice_AWLEN = S_AXI_awlen[7:0];
  assign s00_couplers_to_s00_regslice_AWLOCK = S_AXI_awlock[0];
  assign s00_couplers_to_s00_regslice_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_s00_regslice_AWQOS = S_AXI_awqos[3:0];
  assign s00_couplers_to_s00_regslice_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_s00_regslice_AWUSER = S_AXI_awuser[15:0];
  assign s00_couplers_to_s00_regslice_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_s00_regslice_BREADY = S_AXI_bready;
  assign s00_couplers_to_s00_regslice_RREADY = S_AXI_rready;
  assign s00_couplers_to_s00_regslice_WDATA = S_AXI_wdata[127:0];
  assign s00_couplers_to_s00_regslice_WLAST = S_AXI_wlast;
  assign s00_couplers_to_s00_regslice_WSTRB = S_AXI_wstrb[15:0];
  assign s00_couplers_to_s00_regslice_WVALID = S_AXI_wvalid;
  project_1_auto_ds_0 auto_ds
       (.m_axi_araddr(auto_ds_to_auto_rs_ARADDR),
        .m_axi_arburst(auto_ds_to_auto_rs_ARBURST),
        .m_axi_arcache(auto_ds_to_auto_rs_ARCACHE),
        .m_axi_arlen(auto_ds_to_auto_rs_ARLEN),
        .m_axi_arlock(auto_ds_to_auto_rs_ARLOCK),
        .m_axi_arprot(auto_ds_to_auto_rs_ARPROT),
        .m_axi_arqos(auto_ds_to_auto_rs_ARQOS),
        .m_axi_arready(auto_ds_to_auto_rs_ARREADY),
        .m_axi_arregion(auto_ds_to_auto_rs_ARREGION),
        .m_axi_arsize(auto_ds_to_auto_rs_ARSIZE),
        .m_axi_arvalid(auto_ds_to_auto_rs_ARVALID),
        .m_axi_awaddr(auto_ds_to_auto_rs_AWADDR),
        .m_axi_awburst(auto_ds_to_auto_rs_AWBURST),
        .m_axi_awcache(auto_ds_to_auto_rs_AWCACHE),
        .m_axi_awlen(auto_ds_to_auto_rs_AWLEN),
        .m_axi_awlock(auto_ds_to_auto_rs_AWLOCK),
        .m_axi_awprot(auto_ds_to_auto_rs_AWPROT),
        .m_axi_awqos(auto_ds_to_auto_rs_AWQOS),
        .m_axi_awready(auto_ds_to_auto_rs_AWREADY),
        .m_axi_awregion(auto_ds_to_auto_rs_AWREGION),
        .m_axi_awsize(auto_ds_to_auto_rs_AWSIZE),
        .m_axi_awvalid(auto_ds_to_auto_rs_AWVALID),
        .m_axi_bready(auto_ds_to_auto_rs_BREADY),
        .m_axi_bresp(auto_ds_to_auto_rs_BRESP),
        .m_axi_bvalid(auto_ds_to_auto_rs_BVALID),
        .m_axi_rdata(auto_ds_to_auto_rs_RDATA),
        .m_axi_rlast(auto_ds_to_auto_rs_RLAST),
        .m_axi_rready(auto_ds_to_auto_rs_RREADY),
        .m_axi_rresp(auto_ds_to_auto_rs_RRESP),
        .m_axi_rvalid(auto_ds_to_auto_rs_RVALID),
        .m_axi_wdata(auto_ds_to_auto_rs_WDATA),
        .m_axi_wlast(auto_ds_to_auto_rs_WLAST),
        .m_axi_wready(auto_ds_to_auto_rs_WREADY),
        .m_axi_wstrb(auto_ds_to_auto_rs_WSTRB),
        .m_axi_wvalid(auto_ds_to_auto_rs_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(s00_regslice_to_auto_ds_ARADDR),
        .s_axi_arburst(s00_regslice_to_auto_ds_ARBURST),
        .s_axi_arcache(s00_regslice_to_auto_ds_ARCACHE),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arid(s00_regslice_to_auto_ds_ARID),
        .s_axi_arlen(s00_regslice_to_auto_ds_ARLEN),
        .s_axi_arlock(s00_regslice_to_auto_ds_ARLOCK),
        .s_axi_arprot(s00_regslice_to_auto_ds_ARPROT),
        .s_axi_arqos(s00_regslice_to_auto_ds_ARQOS),
        .s_axi_arready(s00_regslice_to_auto_ds_ARREADY),
        .s_axi_arregion(s00_regslice_to_auto_ds_ARREGION),
        .s_axi_arsize(s00_regslice_to_auto_ds_ARSIZE),
        .s_axi_arvalid(s00_regslice_to_auto_ds_ARVALID),
        .s_axi_awaddr(s00_regslice_to_auto_ds_AWADDR),
        .s_axi_awburst(s00_regslice_to_auto_ds_AWBURST),
        .s_axi_awcache(s00_regslice_to_auto_ds_AWCACHE),
        .s_axi_awid(s00_regslice_to_auto_ds_AWID),
        .s_axi_awlen(s00_regslice_to_auto_ds_AWLEN),
        .s_axi_awlock(s00_regslice_to_auto_ds_AWLOCK),
        .s_axi_awprot(s00_regslice_to_auto_ds_AWPROT),
        .s_axi_awqos(s00_regslice_to_auto_ds_AWQOS),
        .s_axi_awready(s00_regslice_to_auto_ds_AWREADY),
        .s_axi_awregion(s00_regslice_to_auto_ds_AWREGION),
        .s_axi_awsize(s00_regslice_to_auto_ds_AWSIZE),
        .s_axi_awvalid(s00_regslice_to_auto_ds_AWVALID),
        .s_axi_bid(s00_regslice_to_auto_ds_BID),
        .s_axi_bready(s00_regslice_to_auto_ds_BREADY),
        .s_axi_bresp(s00_regslice_to_auto_ds_BRESP),
        .s_axi_bvalid(s00_regslice_to_auto_ds_BVALID),
        .s_axi_rdata(s00_regslice_to_auto_ds_RDATA),
        .s_axi_rid(s00_regslice_to_auto_ds_RID),
        .s_axi_rlast(s00_regslice_to_auto_ds_RLAST),
        .s_axi_rready(s00_regslice_to_auto_ds_RREADY),
        .s_axi_rresp(s00_regslice_to_auto_ds_RRESP),
        .s_axi_rvalid(s00_regslice_to_auto_ds_RVALID),
        .s_axi_wdata(s00_regslice_to_auto_ds_WDATA),
        .s_axi_wlast(s00_regslice_to_auto_ds_WLAST),
        .s_axi_wready(s00_regslice_to_auto_ds_WREADY),
        .s_axi_wstrb(s00_regslice_to_auto_ds_WSTRB),
        .s_axi_wvalid(s00_regslice_to_auto_ds_WVALID));
  project_1_auto_pc_0 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s00_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_s00_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_s00_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_s00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s00_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_s00_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_s00_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_s00_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s00_couplers_RDATA),
        .m_axi_rready(auto_pc_to_s00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s00_couplers_WDATA),
        .m_axi_wready(auto_pc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s00_couplers_WVALID),
        .s_axi_araddr(auto_rs_to_auto_pc_ARADDR),
        .s_axi_arburst(auto_rs_to_auto_pc_ARBURST),
        .s_axi_arcache(auto_rs_to_auto_pc_ARCACHE),
        .s_axi_arlen(auto_rs_to_auto_pc_ARLEN),
        .s_axi_arlock(auto_rs_to_auto_pc_ARLOCK),
        .s_axi_arprot(auto_rs_to_auto_pc_ARPROT),
        .s_axi_arqos(auto_rs_to_auto_pc_ARQOS),
        .s_axi_arready(auto_rs_to_auto_pc_ARREADY),
        .s_axi_arregion(auto_rs_to_auto_pc_ARREGION),
        .s_axi_arsize(auto_rs_to_auto_pc_ARSIZE),
        .s_axi_arvalid(auto_rs_to_auto_pc_ARVALID),
        .s_axi_awaddr(auto_rs_to_auto_pc_AWADDR),
        .s_axi_awburst(auto_rs_to_auto_pc_AWBURST),
        .s_axi_awcache(auto_rs_to_auto_pc_AWCACHE),
        .s_axi_awlen(auto_rs_to_auto_pc_AWLEN),
        .s_axi_awlock(auto_rs_to_auto_pc_AWLOCK),
        .s_axi_awprot(auto_rs_to_auto_pc_AWPROT),
        .s_axi_awqos(auto_rs_to_auto_pc_AWQOS),
        .s_axi_awready(auto_rs_to_auto_pc_AWREADY),
        .s_axi_awregion(auto_rs_to_auto_pc_AWREGION),
        .s_axi_awsize(auto_rs_to_auto_pc_AWSIZE),
        .s_axi_awvalid(auto_rs_to_auto_pc_AWVALID),
        .s_axi_bready(auto_rs_to_auto_pc_BREADY),
        .s_axi_bresp(auto_rs_to_auto_pc_BRESP),
        .s_axi_bvalid(auto_rs_to_auto_pc_BVALID),
        .s_axi_rdata(auto_rs_to_auto_pc_RDATA),
        .s_axi_rlast(auto_rs_to_auto_pc_RLAST),
        .s_axi_rready(auto_rs_to_auto_pc_RREADY),
        .s_axi_rresp(auto_rs_to_auto_pc_RRESP),
        .s_axi_rvalid(auto_rs_to_auto_pc_RVALID),
        .s_axi_wdata(auto_rs_to_auto_pc_WDATA),
        .s_axi_wlast(auto_rs_to_auto_pc_WLAST),
        .s_axi_wready(auto_rs_to_auto_pc_WREADY),
        .s_axi_wstrb(auto_rs_to_auto_pc_WSTRB),
        .s_axi_wvalid(auto_rs_to_auto_pc_WVALID));
  project_1_auto_rs_0 auto_rs
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_rs_to_auto_pc_ARADDR),
        .m_axi_arburst(auto_rs_to_auto_pc_ARBURST),
        .m_axi_arcache(auto_rs_to_auto_pc_ARCACHE),
        .m_axi_arlen(auto_rs_to_auto_pc_ARLEN),
        .m_axi_arlock(auto_rs_to_auto_pc_ARLOCK),
        .m_axi_arprot(auto_rs_to_auto_pc_ARPROT),
        .m_axi_arqos(auto_rs_to_auto_pc_ARQOS),
        .m_axi_arready(auto_rs_to_auto_pc_ARREADY),
        .m_axi_arregion(auto_rs_to_auto_pc_ARREGION),
        .m_axi_arsize(auto_rs_to_auto_pc_ARSIZE),
        .m_axi_arvalid(auto_rs_to_auto_pc_ARVALID),
        .m_axi_awaddr(auto_rs_to_auto_pc_AWADDR),
        .m_axi_awburst(auto_rs_to_auto_pc_AWBURST),
        .m_axi_awcache(auto_rs_to_auto_pc_AWCACHE),
        .m_axi_awlen(auto_rs_to_auto_pc_AWLEN),
        .m_axi_awlock(auto_rs_to_auto_pc_AWLOCK),
        .m_axi_awprot(auto_rs_to_auto_pc_AWPROT),
        .m_axi_awqos(auto_rs_to_auto_pc_AWQOS),
        .m_axi_awready(auto_rs_to_auto_pc_AWREADY),
        .m_axi_awregion(auto_rs_to_auto_pc_AWREGION),
        .m_axi_awsize(auto_rs_to_auto_pc_AWSIZE),
        .m_axi_awvalid(auto_rs_to_auto_pc_AWVALID),
        .m_axi_bready(auto_rs_to_auto_pc_BREADY),
        .m_axi_bresp(auto_rs_to_auto_pc_BRESP),
        .m_axi_bvalid(auto_rs_to_auto_pc_BVALID),
        .m_axi_rdata(auto_rs_to_auto_pc_RDATA),
        .m_axi_rlast(auto_rs_to_auto_pc_RLAST),
        .m_axi_rready(auto_rs_to_auto_pc_RREADY),
        .m_axi_rresp(auto_rs_to_auto_pc_RRESP),
        .m_axi_rvalid(auto_rs_to_auto_pc_RVALID),
        .m_axi_wdata(auto_rs_to_auto_pc_WDATA),
        .m_axi_wlast(auto_rs_to_auto_pc_WLAST),
        .m_axi_wready(auto_rs_to_auto_pc_WREADY),
        .m_axi_wstrb(auto_rs_to_auto_pc_WSTRB),
        .m_axi_wvalid(auto_rs_to_auto_pc_WVALID),
        .s_axi_araddr(auto_ds_to_auto_rs_ARADDR),
        .s_axi_arburst(auto_ds_to_auto_rs_ARBURST),
        .s_axi_arcache(auto_ds_to_auto_rs_ARCACHE),
        .s_axi_arlen(auto_ds_to_auto_rs_ARLEN),
        .s_axi_arlock(auto_ds_to_auto_rs_ARLOCK),
        .s_axi_arprot(auto_ds_to_auto_rs_ARPROT),
        .s_axi_arqos(auto_ds_to_auto_rs_ARQOS),
        .s_axi_arready(auto_ds_to_auto_rs_ARREADY),
        .s_axi_arregion(auto_ds_to_auto_rs_ARREGION),
        .s_axi_arsize(auto_ds_to_auto_rs_ARSIZE),
        .s_axi_arvalid(auto_ds_to_auto_rs_ARVALID),
        .s_axi_awaddr(auto_ds_to_auto_rs_AWADDR),
        .s_axi_awburst(auto_ds_to_auto_rs_AWBURST),
        .s_axi_awcache(auto_ds_to_auto_rs_AWCACHE),
        .s_axi_awlen(auto_ds_to_auto_rs_AWLEN),
        .s_axi_awlock(auto_ds_to_auto_rs_AWLOCK),
        .s_axi_awprot(auto_ds_to_auto_rs_AWPROT),
        .s_axi_awqos(auto_ds_to_auto_rs_AWQOS),
        .s_axi_awready(auto_ds_to_auto_rs_AWREADY),
        .s_axi_awregion(auto_ds_to_auto_rs_AWREGION),
        .s_axi_awsize(auto_ds_to_auto_rs_AWSIZE),
        .s_axi_awvalid(auto_ds_to_auto_rs_AWVALID),
        .s_axi_bready(auto_ds_to_auto_rs_BREADY),
        .s_axi_bresp(auto_ds_to_auto_rs_BRESP),
        .s_axi_bvalid(auto_ds_to_auto_rs_BVALID),
        .s_axi_rdata(auto_ds_to_auto_rs_RDATA),
        .s_axi_rlast(auto_ds_to_auto_rs_RLAST),
        .s_axi_rready(auto_ds_to_auto_rs_RREADY),
        .s_axi_rresp(auto_ds_to_auto_rs_RRESP),
        .s_axi_rvalid(auto_ds_to_auto_rs_RVALID),
        .s_axi_wdata(auto_ds_to_auto_rs_WDATA),
        .s_axi_wlast(auto_ds_to_auto_rs_WLAST),
        .s_axi_wready(auto_ds_to_auto_rs_WREADY),
        .s_axi_wstrb(auto_ds_to_auto_rs_WSTRB),
        .s_axi_wvalid(auto_ds_to_auto_rs_WVALID));
  project_1_s00_regslice_0 s00_regslice
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(s00_regslice_to_auto_ds_ARADDR),
        .m_axi_arburst(s00_regslice_to_auto_ds_ARBURST),
        .m_axi_arcache(s00_regslice_to_auto_ds_ARCACHE),
        .m_axi_arid(s00_regslice_to_auto_ds_ARID),
        .m_axi_arlen(s00_regslice_to_auto_ds_ARLEN),
        .m_axi_arlock(s00_regslice_to_auto_ds_ARLOCK),
        .m_axi_arprot(s00_regslice_to_auto_ds_ARPROT),
        .m_axi_arqos(s00_regslice_to_auto_ds_ARQOS),
        .m_axi_arready(s00_regslice_to_auto_ds_ARREADY),
        .m_axi_arregion(s00_regslice_to_auto_ds_ARREGION),
        .m_axi_arsize(s00_regslice_to_auto_ds_ARSIZE),
        .m_axi_arvalid(s00_regslice_to_auto_ds_ARVALID),
        .m_axi_awaddr(s00_regslice_to_auto_ds_AWADDR),
        .m_axi_awburst(s00_regslice_to_auto_ds_AWBURST),
        .m_axi_awcache(s00_regslice_to_auto_ds_AWCACHE),
        .m_axi_awid(s00_regslice_to_auto_ds_AWID),
        .m_axi_awlen(s00_regslice_to_auto_ds_AWLEN),
        .m_axi_awlock(s00_regslice_to_auto_ds_AWLOCK),
        .m_axi_awprot(s00_regslice_to_auto_ds_AWPROT),
        .m_axi_awqos(s00_regslice_to_auto_ds_AWQOS),
        .m_axi_awready(s00_regslice_to_auto_ds_AWREADY),
        .m_axi_awregion(s00_regslice_to_auto_ds_AWREGION),
        .m_axi_awsize(s00_regslice_to_auto_ds_AWSIZE),
        .m_axi_awvalid(s00_regslice_to_auto_ds_AWVALID),
        .m_axi_bid(s00_regslice_to_auto_ds_BID),
        .m_axi_bready(s00_regslice_to_auto_ds_BREADY),
        .m_axi_bresp(s00_regslice_to_auto_ds_BRESP),
        .m_axi_bvalid(s00_regslice_to_auto_ds_BVALID),
        .m_axi_rdata(s00_regslice_to_auto_ds_RDATA),
        .m_axi_rid(s00_regslice_to_auto_ds_RID),
        .m_axi_rlast(s00_regslice_to_auto_ds_RLAST),
        .m_axi_rready(s00_regslice_to_auto_ds_RREADY),
        .m_axi_rresp(s00_regslice_to_auto_ds_RRESP),
        .m_axi_rvalid(s00_regslice_to_auto_ds_RVALID),
        .m_axi_wdata(s00_regslice_to_auto_ds_WDATA),
        .m_axi_wlast(s00_regslice_to_auto_ds_WLAST),
        .m_axi_wready(s00_regslice_to_auto_ds_WREADY),
        .m_axi_wstrb(s00_regslice_to_auto_ds_WSTRB),
        .m_axi_wvalid(s00_regslice_to_auto_ds_WVALID),
        .s_axi_araddr(s00_couplers_to_s00_regslice_ARADDR),
        .s_axi_arburst(s00_couplers_to_s00_regslice_ARBURST),
        .s_axi_arcache(s00_couplers_to_s00_regslice_ARCACHE),
        .s_axi_arid(s00_couplers_to_s00_regslice_ARID),
        .s_axi_arlen(s00_couplers_to_s00_regslice_ARLEN),
        .s_axi_arlock(s00_couplers_to_s00_regslice_ARLOCK),
        .s_axi_arprot(s00_couplers_to_s00_regslice_ARPROT),
        .s_axi_arqos(s00_couplers_to_s00_regslice_ARQOS),
        .s_axi_arready(s00_couplers_to_s00_regslice_ARREADY),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize(s00_couplers_to_s00_regslice_ARSIZE),
        .s_axi_aruser(s00_couplers_to_s00_regslice_ARUSER),
        .s_axi_arvalid(s00_couplers_to_s00_regslice_ARVALID),
        .s_axi_awaddr(s00_couplers_to_s00_regslice_AWADDR),
        .s_axi_awburst(s00_couplers_to_s00_regslice_AWBURST),
        .s_axi_awcache(s00_couplers_to_s00_regslice_AWCACHE),
        .s_axi_awid(s00_couplers_to_s00_regslice_AWID),
        .s_axi_awlen(s00_couplers_to_s00_regslice_AWLEN),
        .s_axi_awlock(s00_couplers_to_s00_regslice_AWLOCK),
        .s_axi_awprot(s00_couplers_to_s00_regslice_AWPROT),
        .s_axi_awqos(s00_couplers_to_s00_regslice_AWQOS),
        .s_axi_awready(s00_couplers_to_s00_regslice_AWREADY),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize(s00_couplers_to_s00_regslice_AWSIZE),
        .s_axi_awuser(s00_couplers_to_s00_regslice_AWUSER),
        .s_axi_awvalid(s00_couplers_to_s00_regslice_AWVALID),
        .s_axi_bid(s00_couplers_to_s00_regslice_BID),
        .s_axi_bready(s00_couplers_to_s00_regslice_BREADY),
        .s_axi_bresp(s00_couplers_to_s00_regslice_BRESP),
        .s_axi_bvalid(s00_couplers_to_s00_regslice_BVALID),
        .s_axi_rdata(s00_couplers_to_s00_regslice_RDATA),
        .s_axi_rid(s00_couplers_to_s00_regslice_RID),
        .s_axi_rlast(s00_couplers_to_s00_regslice_RLAST),
        .s_axi_rready(s00_couplers_to_s00_regslice_RREADY),
        .s_axi_rresp(s00_couplers_to_s00_regslice_RRESP),
        .s_axi_rvalid(s00_couplers_to_s00_regslice_RVALID),
        .s_axi_wdata(s00_couplers_to_s00_regslice_WDATA),
        .s_axi_wlast(s00_couplers_to_s00_regslice_WLAST),
        .s_axi_wready(s00_couplers_to_s00_regslice_WREADY),
        .s_axi_wstrb(s00_couplers_to_s00_regslice_WSTRB),
        .s_axi_wvalid(s00_couplers_to_s00_regslice_WVALID));
endmodule
