--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Obstacle_Avoiding_Robot_Final.twx
Obstacle_Avoiding_Robot_Final.ncd -o Obstacle_Avoiding_Robot_Final.twr
Obstacle_Avoiding_Robot_Final.pcf -ucf Pins.ucf

Design file:              Obstacle_Avoiding_Robot_Final.ncd
Physical constraint file: Obstacle_Avoiding_Robot_Final.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
DC_CLK_OUT_DEBUG     |    7.463(R)|CLK_BUFGP         |   0.000|
LEFT_TRIGGER_OUT_PIN |   13.217(R)|CLK_BUFGP         |   0.000|
RIGHT_TRIGGER_OUT_PIN|   11.951(R)|CLK_BUFGP         |   0.000|
SERVO_CLK_OUT_DEBUG  |    7.644(R)|CLK_BUFGP         |   0.000|
---------------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.795|         |         |         |
LEFT_PULSE_PIN |    1.076|    1.076|         |         |
RIGHT_PULSE_PIN|    1.342|    1.342|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LEFT_PULSE_PIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.943|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RIGHT_PULSE_PIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.470|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 21 17:49:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 114 MB



