
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.cache/ip 
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 433.613 ; gain = 107.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (1#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 59 given [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:193]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (2#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_timer_0_0' (3#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 22 given [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:322]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_0_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axis_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_0_0' (4#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axis_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_1_1' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axis_dwidth_converter_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_1_1' (5#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_axis_dwidth_converter_1_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_dwidth_converter_1' of module 'design_1_axis_dwidth_converter_1_1' requires 18 connections, but only 15 given [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:358]
INFO: [Synth 8-6157] synthesizing module 'design_1_img_filter_hw_0_1' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_img_filter_hw_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_img_filter_hw_0_1' (6#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_img_filter_hw_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'img_filter_hw_0' of module 'design_1_img_filter_hw_0_1' requires 38 connections, but only 37 given [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:374]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:627]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:1683]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (7#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:1683]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:1815]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (8#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:1815]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:1940]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (9#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:1940]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:2072]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (10#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (11#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (12#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:2072]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:2482]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (13#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:2482]
WARNING: [Synth 8-350] instance 's01_couplers' of module 's01_couplers_imp_KGUFR9' requires 78 connections, but only 63 given [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:1578]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (14#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:1642]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (15#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:627]
WARNING: [Synth 8-350] instance 'ps8_0_axi_periph' of module 'design_1_ps8_0_axi_periph_0' requires 136 connections, but only 125 given [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:412]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (16#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' requires 10 connections, but only 6 given [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:538]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (17#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/.Xil/Vivado-7760-DESKTOP-0CU75TV/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 83 connections, but only 79 given [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:545]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (18#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (19#1) [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[39]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[38]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[37]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[36]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[35]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[34]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[33]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[32]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[31]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[30]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[29]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[28]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[27]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[26]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[25]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[24]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[23]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[22]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[21]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[20]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[19]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[18]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[17]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[16]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[15]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[14]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[13]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[12]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[11]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[10]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[9]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[8]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[7]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[6]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[5]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[4]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_araddr[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arburst[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arcache[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arcache[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arcache[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[15]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[14]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[13]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[12]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[11]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[10]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[9]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[8]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[7]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[6]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[5]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[4]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arid[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arlen[7]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arlen[6]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arlen[5]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arlen[4]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arlen[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arlen[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arlen[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arprot[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arprot[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arqos[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arqos[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arqos[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arsize[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_AXI_arsize[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.746 ; gain = 163.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.746 ; gain = 163.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.746 ; gain = 163.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_img_filter_hw_0_1/design_1_img_filter_hw_0_1/design_1_img_filter_hw_0_1_in_context.xdc] for cell 'design_1_i/img_filter_hw_0'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_img_filter_hw_0_1/design_1_img_filter_hw_0_1/design_1_img_filter_hw_0_1_in_context.xdc] for cell 'design_1_i/img_filter_hw_0'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_0'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_0'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_1_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_1'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_1_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_1'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1409.875 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1409.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.875 ; gain = 1083.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.875 ; gain = 1083.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/img_filter_hw_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.875 ; gain = 1083.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.875 ; gain = 1083.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1409.875 ; gain = 1083.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1801.676 ; gain = 1475.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1801.750 ; gain = 1475.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1812.582 ; gain = 1486.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1812.582 ; gain = 1486.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1812.582 ; gain = 1486.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1812.582 ; gain = 1486.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1812.582 ; gain = 1486.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1812.582 ; gain = 1486.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1812.582 ; gain = 1486.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_ds_0                 |         1|
|3     |design_1_auto_pc_0                 |         1|
|4     |design_1_axi_dma_0_0               |         1|
|5     |design_1_axi_smc_0                 |         1|
|6     |design_1_axi_timer_0_0             |         1|
|7     |design_1_axis_dwidth_converter_0_0 |         1|
|8     |design_1_axis_dwidth_converter_1_1 |         1|
|9     |design_1_img_filter_hw_0_1         |         1|
|10    |design_1_rst_ps8_0_100M_0          |         1|
|11    |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_auto_ds_0                 |     1|
|2     |design_1_auto_pc_0                 |     1|
|3     |design_1_axi_dma_0_0               |     1|
|4     |design_1_axi_smc_0                 |     1|
|5     |design_1_axi_timer_0_0             |     1|
|6     |design_1_axis_dwidth_converter_0_0 |     1|
|7     |design_1_axis_dwidth_converter_1_1 |     1|
|8     |design_1_img_filter_hw_0_1         |     1|
|9     |design_1_rst_ps8_0_100M_0          |     1|
|10    |design_1_xbar_0                    |     1|
|11    |design_1_zynq_ultra_ps_e_0_0       |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  2283|
|2     |  design_1_i         |design_1                    |  2283|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |   982|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1812.582 ; gain = 1486.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 311 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.582 ; gain = 566.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1812.582 ; gain = 1486.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1842.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1854.613 ; gain = 1540.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 11:53:24 2020...
