TimeQuest Timing Analyzer report for ARM_System
Sat Dec 08 10:17:32 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'
 15. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 16. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_27'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'
 28. Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'
 29. Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'
 30. Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'
 31. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 32. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 33. Fast Model Minimum Pulse Width: 'CLOCK_27'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; ARM_System                                                     ;
; Device Family      ; Cyclone II                                                     ;
; Device Name        ; EP2C35F672C6                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Unavailable                                                    ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; CLOCK_27                         ; Base      ; 37.037 ; 27.0 MHz  ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_27 }                         ;
; pll0|altpll_component|pll|clk[0] ; Generated ; 22.222 ; 45.0 MHz  ; 0.000 ; 11.111 ; 50.00      ; 3         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; pll0|altpll_component|pll|clk[1] ; Generated ; 22.222 ; 45.0 MHz  ; 5.555 ; 16.666 ; 50.00      ; 3         ; 5           ; 90.0  ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 56.21 MHz  ; 56.21 MHz       ; pll0|altpll_component|pll|clk[0] ;                                                       ;
; 343.05 MHz ; 235.07 MHz      ; pll0|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[1] ; 0.697 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 4.431 ; 0.000         ;
+----------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.645 ; 0.000         ;
+----------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 8.984  ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 10.111 ; 0.000         ;
; CLOCK_27                         ; 18.518 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.058      ; 4.881      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.897      ;
; 0.697 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.058      ; 4.881      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 4.843      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.859      ;
; 0.734 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 4.843      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 4.731      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.073      ; 4.747      ;
; 0.846 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 4.731      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.058      ; 4.670      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.686      ;
; 0.908 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.058      ; 4.670      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 4.672      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.080      ; 4.688      ;
; 0.912 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 4.672      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.061      ; 4.659      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.077      ; 4.675      ;
; 0.922 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.061      ; 4.659      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.067      ; 4.662      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.083      ; 4.678      ;
; 0.925 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.067      ; 4.662      ;
; 0.942 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.074      ; 4.652      ;
; 0.942 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.058      ; 4.636      ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                   ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.431 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.829     ;
; 4.431 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.829     ;
; 4.431 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.829     ;
; 4.559 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.691     ;
; 4.559 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.691     ;
; 4.559 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.691     ;
; 4.576 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.673     ;
; 4.576 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.673     ;
; 4.576 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.673     ;
; 4.624 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.001     ; 17.633     ;
; 4.624 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.001     ; 17.633     ;
; 4.624 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.001     ; 17.633     ;
; 4.624 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.001     ; 17.633     ;
; 4.636 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.624     ;
; 4.636 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.000      ; 17.622     ;
; 4.667 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.595     ;
; 4.667 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.595     ;
; 4.667 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.595     ;
; 4.667 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.595     ;
; 4.667 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.595     ;
; 4.667 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.595     ;
; 4.667 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.595     ;
; 4.703 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.557     ;
; 4.703 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.557     ;
; 4.703 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.557     ;
; 4.752 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.011     ; 17.495     ;
; 4.752 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.011     ; 17.495     ;
; 4.752 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.011     ; 17.495     ;
; 4.752 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.011     ; 17.495     ;
; 4.764 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.486     ;
; 4.764 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.010     ; 17.484     ;
; 4.769 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.012     ; 17.477     ;
; 4.769 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.012     ; 17.477     ;
; 4.769 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.012     ; 17.477     ;
; 4.769 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.012     ; 17.477     ;
; 4.781 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.468     ;
; 4.781 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.011     ; 17.466     ;
; 4.795 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.006     ; 17.457     ;
; 4.795 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.006     ; 17.457     ;
; 4.795 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.006     ; 17.457     ;
; 4.795 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.006     ; 17.457     ;
; 4.795 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.006     ; 17.457     ;
; 4.795 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.006     ; 17.457     ;
; 4.795 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.006     ; 17.457     ;
; 4.812 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.007     ; 17.439     ;
; 4.812 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.007     ; 17.439     ;
; 4.812 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.007     ; 17.439     ;
; 4.812 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.007     ; 17.439     ;
; 4.812 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.007     ; 17.439     ;
; 4.812 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.007     ; 17.439     ;
; 4.812 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.007     ; 17.439     ;
; 4.896 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.001     ; 17.361     ;
; 4.896 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.001     ; 17.361     ;
; 4.896 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.001     ; 17.361     ;
; 4.896 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.001     ; 17.361     ;
; 4.908 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.352     ;
; 4.908 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.000      ; 17.350     ;
; 4.939 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.323     ;
; 4.939 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.323     ;
; 4.939 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.323     ;
; 4.939 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.323     ;
; 4.939 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.323     ;
; 4.939 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.323     ;
; 4.939 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.004      ; 17.323     ;
; 4.959 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.301     ;
; 4.959 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.301     ;
; 4.959 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.301     ;
; 4.959 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.301     ;
; 4.959 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.301     ;
; 4.959 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.301     ;
; 4.959 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.301     ;
; 4.959 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.301     ;
; 5.087 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.163     ;
; 5.087 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.163     ;
; 5.087 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.163     ;
; 5.087 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.163     ;
; 5.087 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.163     ;
; 5.087 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.163     ;
; 5.087 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.163     ;
; 5.087 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[1] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.008     ; 17.163     ;
; 5.104 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.145     ;
; 5.104 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.145     ;
; 5.104 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.145     ;
; 5.104 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.145     ;
; 5.104 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.145     ;
; 5.104 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.145     ;
; 5.104 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.145     ;
; 5.104 ; armreduced:arm_cpu|memwbregister:memwb|wbcsout[0] ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; -0.009     ; 17.145     ;
; 5.166 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.003      ; 17.095     ;
; 5.166 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.003      ; 17.095     ;
; 5.166 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.003      ; 17.095     ;
; 5.166 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.003      ; 17.095     ;
; 5.166 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.003      ; 17.095     ;
; 5.166 ; armreduced:arm_cpu|memwbregister:memwb|MDR[1]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.003      ; 17.095     ;
; 5.231 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.029     ;
; 5.231 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.029     ;
; 5.231 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.029     ;
; 5.231 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.029     ;
; 5.231 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.029     ;
; 5.231 ; armreduced:arm_cpu|memwbregister:memwb|MDR[3]     ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 22.222       ; 0.002      ; 17.029     ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; miniUART:UART|TxUnit:TxDev|TxD                  ; miniUART:UART|TxUnit:TxDev|TxD                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]            ; miniUART:UART|TxUnit:TxDev|BitCnt[2]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]            ; miniUART:UART|TxUnit:TxDev|BitCnt[1]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]            ; miniUART:UART|TxUnit:TxDev|BitCnt[3]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]            ; miniUART:UART|TxUnit:TxDev|BitCnt[0]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|tmpTRegE             ; miniUART:UART|TxUnit:TxDev|tmpTRegE             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|tmpTBufE             ; miniUART:UART|TxUnit:TxDev|tmpTBufE             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; armreduced:arm_cpu|exmemregister:exmem|zeroout  ; armreduced:arm_cpu|exmemregister:exmem|zeroout  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; armreduced:arm_cpu|exmemregister:exmem|carryout ; armreduced:arm_cpu|exmemregister:exmem|carryout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[6]                        ; GPIO:uGPIO|SW_StatusR[6]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[7]                        ; GPIO:uGPIO|SW_StatusR[7]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[13]                       ; GPIO:uGPIO|SW_StatusR[13]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[4]                        ; GPIO:uGPIO|SW_StatusR[4]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[5]                        ; GPIO:uGPIO|SW_StatusR[5]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|TReg[7]              ; miniUART:UART|TxUnit:TxDev|TReg[7]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[0]                          ; miniUART:UART|CSReg[0]                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[0]                        ; GPIO:uGPIO|SW_StatusR[0]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; TimerCounter:Timer|StatusR[0]                   ; TimerCounter:Timer|StatusR[0]                   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[12]                       ; GPIO:uGPIO|SW_StatusR[12]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[11]                       ; GPIO:uGPIO|SW_StatusR[11]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[2]                       ; GPIO:uGPIO|KEY_StatusR[2]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[2]                        ; GPIO:uGPIO|SW_StatusR[2]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[3]                       ; GPIO:uGPIO|KEY_StatusR[3]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[3]                        ; GPIO:uGPIO|SW_StatusR[3]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[8]                        ; GPIO:uGPIO|SW_StatusR[8]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[9]                        ; GPIO:uGPIO|SW_StatusR[9]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[10]                       ; GPIO:uGPIO|SW_StatusR[10]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|Start                ; miniUART:UART|RxUnit:RxDev|Start                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]            ; miniUART:UART|RxUnit:RxDev|BitCnt[0]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]            ; miniUART:UART|RxUnit:RxDev|BitCnt[1]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[3]            ; miniUART:UART|RxUnit:RxDev|BitCnt[3]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]            ; miniUART:UART|RxUnit:RxDev|BitCnt[2]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[1]                        ; GPIO:uGPIO|SW_StatusR[1]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[1]                       ; GPIO:uGPIO|KEY_StatusR[1]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]         ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]         ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]         ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]         ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|tmpRxD               ; miniUART:UART|RxUnit:RxDev|tmpRxD               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[17]                       ; GPIO:uGPIO|SW_StatusR[17]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[15]                       ; GPIO:uGPIO|SW_StatusR[15]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[3]                          ; miniUART:UART|CSReg[3]                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|tmpDRdy              ; miniUART:UART|RxUnit:RxDev|tmpDRdy              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[1]                          ; miniUART:UART|CSReg[1]                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[16]                       ; GPIO:uGPIO|SW_StatusR[16]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[14]                       ; GPIO:uGPIO|SW_StatusR[14]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw3|c_state.S11           ; GPIO:uGPIO|key_detect:sw3|c_state.S12           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw12|c_state.S6           ; GPIO:uGPIO|key_detect:sw12|c_state.S7           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw6|c_state.S2            ; GPIO:uGPIO|key_detect:sw6|c_state.S3            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; GPIO:uGPIO|key_detect:sw11|c_state.S11          ; GPIO:uGPIO|key_detect:sw11|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; GPIO:uGPIO|key_detect:sw10|c_state.S2           ; GPIO:uGPIO|key_detect:sw10|c_state.S3           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw7|c_state.S10           ; GPIO:uGPIO|key_detect:sw7|c_state.S11           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw5|c_state.S10           ; GPIO:uGPIO|key_detect:sw5|c_state.S11           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw9|c_state.S10           ; GPIO:uGPIO|key_detect:sw9|c_state.S11           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw14|c_state.S2           ; GPIO:uGPIO|key_detect:sw14|c_state.S3           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw11|c_state.S13          ; GPIO:uGPIO|key_detect:sw11|c_state.S14          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw1|c_state.S12           ; GPIO:uGPIO|key_detect:sw1|c_state.S13           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw3|c_state.S8            ; GPIO:uGPIO|key_detect:sw3|c_state.S9            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw1|c_state.S6            ; GPIO:uGPIO|key_detect:sw1|c_state.S7            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw12|c_state.S13          ; GPIO:uGPIO|key_detect:sw12|c_state.S14          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw5|c_state.S8            ; GPIO:uGPIO|key_detect:sw5|c_state.S9            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw6|c_state.S13           ; GPIO:uGPIO|key_detect:sw6|c_state.S14           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw13|c_state.S13          ; GPIO:uGPIO|key_detect:sw13|c_state.S14          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw5|c_state.S9            ; GPIO:uGPIO|key_detect:sw5|c_state.S10           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw6|c_state.S8            ; GPIO:uGPIO|key_detect:sw6|c_state.S9            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw12|c_state.S8           ; GPIO:uGPIO|key_detect:sw12|c_state.S9           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw16|c_state.S8           ; GPIO:uGPIO|key_detect:sw16|c_state.S9           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw16|c_state.S1           ; GPIO:uGPIO|key_detect:sw16|c_state.S2           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; armreduced:arm_cpu|ifidregister:ifid|pcout[0]   ; armreduced:arm_cpu|idexregister:idex|pcout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw3|c_state.S10           ; GPIO:uGPIO|key_detect:sw3|c_state.S11           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw7|c_state.S9            ; GPIO:uGPIO|key_detect:sw7|c_state.S10           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw9|c_state.S9            ; GPIO:uGPIO|key_detect:sw9|c_state.S10           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw10|c_state.S9           ; GPIO:uGPIO|key_detect:sw10|c_state.S10          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw7|c_state.S5            ; GPIO:uGPIO|key_detect:sw7|c_state.S6            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw14|c_state.S7           ; GPIO:uGPIO|key_detect:sw14|c_state.S8           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw11|c_state.S4           ; GPIO:uGPIO|key_detect:sw11|c_state.S5           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw7|c_state.S3            ; GPIO:uGPIO|key_detect:sw7|c_state.S4            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw9|c_state.S3            ; GPIO:uGPIO|key_detect:sw9|c_state.S4            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; armreduced:arm_cpu|ifidregister:ifid|instout[4] ; armreduced:arm_cpu|idexregister:idex|immout[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; armreduced:arm_cpu|exmemregister:exmem|Bout[29] ; TimerCounter:Timer|CompareR[29]                 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S13           ; GPIO:uGPIO|key_detect:sw7|c_state.S14           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw11|c_state.S12          ; GPIO:uGPIO|key_detect:sw11|c_state.S13          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw13|c_state.S11          ; GPIO:uGPIO|key_detect:sw13|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw14|c_state.S13          ; GPIO:uGPIO|key_detect:sw14|c_state.S14          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key2|c_state.S11          ; GPIO:uGPIO|key_detect:key2|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key1|c_state.S11          ; GPIO:uGPIO|key_detect:key1|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw13|c_state.S9           ; GPIO:uGPIO|key_detect:sw13|c_state.S10          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw14|c_state.S11          ; GPIO:uGPIO|key_detect:sw14|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key2|c_state.S9           ; GPIO:uGPIO|key_detect:key2|c_state.S10          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key1|c_state.S9           ; GPIO:uGPIO|key_detect:key1|c_state.S10          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 17.586 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[4]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.090      ; 1.243      ;
; 17.605 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.062      ; 1.234      ;
; 17.616 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.060      ; 1.243      ;
; 17.619 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.063      ; 1.249      ;
; 17.620 ; armreduced:arm_cpu|exmemregister:exmem|Bout[26]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.066      ; 1.253      ;
; 17.636 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_address_reg5 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.068      ; 1.271      ;
; 17.641 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.063      ; 1.271      ;
; 17.647 ; armreduced:arm_cpu|exmemregister:exmem|Bout[0]                                                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.080      ; 1.294      ;
; 17.810 ; armreduced:arm_cpu|exmemregister:exmem|Bout[16]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.079      ; 1.456      ;
; 17.828 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[5]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.096      ; 1.491      ;
; 17.833 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg9 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.068      ; 1.468      ;
; 17.841 ; armreduced:arm_cpu|exmemregister:exmem|Bout[10]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.062      ; 1.470      ;
; 17.849 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_address_reg2 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.066      ; 1.482      ;
; 17.853 ; armreduced:arm_cpu|exmemregister:exmem|Bout[28]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.075      ; 1.495      ;
; 17.859 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[3]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.090      ; 1.516      ;
; 17.863 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg3 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.068      ; 1.498      ;
; 17.872 ; armreduced:arm_cpu|exmemregister:exmem|Bout[22]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.077      ; 1.516      ;
; 17.873 ; armreduced:arm_cpu|exmemregister:exmem|Bout[15]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.079      ; 1.519      ;
; 17.876 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[8]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.092      ; 1.535      ;
; 17.892 ; armreduced:arm_cpu|exmemregister:exmem|Bout[24]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.071      ; 1.530      ;
; 17.893 ; armreduced:arm_cpu|exmemregister:exmem|Bout[17]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.072      ; 1.532      ;
; 17.898 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[12]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.101      ; 1.566      ;
; 17.903 ; armreduced:arm_cpu|exmemregister:exmem|Bout[23]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.076      ; 1.546      ;
; 17.910 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.062      ; 1.539      ;
; 17.928 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.070      ; 1.565      ;
; 17.930 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.066      ; 1.563      ;
; 17.933 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.061      ; 1.561      ;
; 17.938 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.070      ; 1.575      ;
; 17.939 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.070      ; 1.576      ;
; 17.958 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_address_reg7 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.068      ; 1.593      ;
; 17.961 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.070      ; 1.598      ;
; 17.961 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.061      ; 1.589      ;
; 17.963 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg5 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.059      ; 1.589      ;
; 17.967 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_address_reg8 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.068      ; 1.602      ;
; 17.968 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.066      ; 1.601      ;
; 17.968 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.063      ; 1.598      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg0  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg0  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 7.336 ; 7.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 7.089 ; 7.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 7.336 ; 7.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 6.673 ; 6.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 6.478 ; 6.478 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 6.445 ; 6.445 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 3.009 ; 3.009 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 3.143 ; 3.143 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 2.881 ; 2.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 2.501 ; 2.501 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 3.263 ; 3.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 2.357 ; 2.357 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 2.838 ; 2.838 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 3.037 ; 3.037 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 3.182 ; 3.182 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 2.906 ; 2.906 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 2.806 ; 2.806 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 2.853 ; 2.853 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 2.327 ; 2.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 6.371 ; 6.371 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 6.445 ; 6.445 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 6.445 ; 6.445 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 6.375 ; 6.375 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 6.361 ; 6.361 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 8.091 ; 8.091 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -6.230 ; -6.230 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -6.859 ; -6.859 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -7.007 ; -7.007 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -6.428 ; -6.428 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -6.230 ; -6.230 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.964 ; -1.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -2.760 ; -2.760 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -2.891 ; -2.891 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -2.632 ; -2.632 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -2.107 ; -2.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -2.870 ; -2.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -1.964 ; -1.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -2.438 ; -2.438 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -2.784 ; -2.784 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -2.938 ; -2.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -2.545 ; -2.545 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -2.533 ; -2.533 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -2.596 ; -2.596 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -2.075 ; -2.075 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -5.821 ; -5.821 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -6.173 ; -6.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -6.023 ; -6.023 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -5.862 ; -5.862 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -6.092 ; -6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -6.770 ; -6.770 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.602 ; 4.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.602 ; 4.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.538 ; 4.538 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 4.549 ; 4.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.555 ; 4.555 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.562 ; 4.562 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.317 ; 4.317 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.309 ; 4.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 6.327 ; 6.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 6.327 ; 6.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 5.752 ; 5.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 5.279 ; 5.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 5.239 ; 5.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 5.985 ; 5.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 5.259 ; 5.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 6.183 ; 6.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 5.992 ; 5.992 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 5.808 ; 5.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 5.992 ; 5.992 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 5.266 ; 5.266 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 5.949 ; 5.949 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 5.300 ; 5.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 5.741 ; 5.741 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 5.482 ; 5.482 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 5.711 ; 5.711 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 5.001 ; 5.001 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 4.731 ; 4.731 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 4.973 ; 4.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 5.711 ; 5.711 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 4.980 ; 4.980 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 5.291 ; 5.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 3.928 ; 3.928 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 3.928 ; 3.928 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 3.804 ; 3.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 3.926 ; 3.926 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 3.617 ; 3.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.649 ; 3.649 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 3.640 ; 3.640 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 3.926 ; 3.926 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 4.107 ; 4.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 3.930 ; 3.930 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 3.893 ; 3.893 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 4.107 ; 4.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 3.920 ; 3.920 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 3.928 ; 3.928 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.932 ; 3.932 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 5.516 ; 5.516 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 5.034 ; 5.034 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 5.141 ; 5.141 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 5.083 ; 5.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.412 ; 5.412 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 5.516 ; 5.516 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 5.305 ; 5.305 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 5.409 ; 5.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 5.378 ; 5.378 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 5.384 ; 5.384 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.567 ; 5.567 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 5.392 ; 5.392 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 5.569 ; 5.569 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 5.398 ; 5.398 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 7.325 ; 7.325 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 6.092 ; 6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 7.325 ; 7.325 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 6.933 ; 6.933 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 6.553 ; 6.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 6.315 ; 6.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 6.903 ; 6.903 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 6.751 ; 6.751 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.873 ; 5.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.098 ; 5.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 7.664 ; 7.664 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 7.664 ; 7.664 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 6.070 ; 6.070 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.092 ; 6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 6.081 ; 6.081 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.092 ; 6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 7.299 ; 7.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 6.481 ; 6.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 5.351 ; 5.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 5.273 ; 5.273 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 5.602 ; 5.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 5.591 ; 5.591 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.552 ; 5.552 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.329 ; 5.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.367 ; 5.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.329 ; 5.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 5.597 ; 5.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.136 ; 5.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.092 ; 5.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 7.502 ; 7.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.309 ; 4.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.602 ; 4.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.538 ; 4.538 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 4.549 ; 4.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.555 ; 4.555 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.562 ; 4.562 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.317 ; 4.317 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.309 ; 4.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 5.239 ; 5.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 6.327 ; 6.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 5.752 ; 5.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 5.279 ; 5.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 5.239 ; 5.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 5.985 ; 5.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 5.259 ; 5.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 6.183 ; 6.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 5.266 ; 5.266 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 5.808 ; 5.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 5.992 ; 5.992 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 5.266 ; 5.266 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 5.949 ; 5.949 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 5.300 ; 5.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 5.741 ; 5.741 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 5.482 ; 5.482 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 4.731 ; 4.731 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 5.001 ; 5.001 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 4.731 ; 4.731 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 4.973 ; 4.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 5.711 ; 5.711 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 4.980 ; 4.980 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 5.291 ; 5.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 3.617 ; 3.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 3.928 ; 3.928 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 3.804 ; 3.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 3.926 ; 3.926 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 3.617 ; 3.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.649 ; 3.649 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 3.640 ; 3.640 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 3.926 ; 3.926 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 3.930 ; 3.930 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 3.893 ; 3.893 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 4.107 ; 4.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 3.920 ; 3.920 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 3.928 ; 3.928 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.932 ; 3.932 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 5.034 ; 5.034 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 5.034 ; 5.034 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 5.141 ; 5.141 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 5.083 ; 5.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.412 ; 5.412 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 5.516 ; 5.516 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 5.305 ; 5.305 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 5.409 ; 5.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 5.378 ; 5.378 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 5.378 ; 5.378 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 5.384 ; 5.384 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.567 ; 5.567 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 5.392 ; 5.392 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 5.569 ; 5.569 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 5.398 ; 5.398 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 5.098 ; 5.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 6.092 ; 6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 7.325 ; 7.325 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 6.933 ; 6.933 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 6.553 ; 6.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 6.315 ; 6.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 6.903 ; 6.903 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 6.751 ; 6.751 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.873 ; 5.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.098 ; 5.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 5.092 ; 5.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 7.664 ; 7.664 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 6.070 ; 6.070 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.092 ; 6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 6.081 ; 6.081 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.092 ; 6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 7.299 ; 7.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 6.481 ; 6.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 5.351 ; 5.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 5.273 ; 5.273 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 5.602 ; 5.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 5.591 ; 5.591 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.552 ; 5.552 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.329 ; 5.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.367 ; 5.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.329 ; 5.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 5.597 ; 5.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.136 ; 5.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.092 ; 5.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 7.502 ; 7.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 3.281  ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 11.386 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.318 ; 0.000         ;
+----------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 8.984  ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 10.111 ; 0.000         ;
; CLOCK_27                         ; 18.518 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.330      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.332      ;
; 3.281 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.330      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.055      ; 2.319      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.321      ;
; 3.290 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.055      ; 2.319      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.055      ; 2.269      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.271      ;
; 3.340 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.055      ; 2.269      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.241      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.243      ;
; 3.370 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.241      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.236      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.064      ; 2.238      ;
; 3.380 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.236      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.229      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.059      ; 2.231      ;
; 3.382 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.057      ; 2.229      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.060      ; 2.229      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.231      ;
; 3.385 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.060      ; 2.229      ;
; 3.389 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.062      ; 2.227      ;
; 3.389 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 5.555        ; 0.060      ; 2.225      ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.239      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.078     ; 5.145      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.076     ; 5.137      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.074     ; 5.135      ;
; 11.507 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_address_reg0  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 16.667       ; -0.075     ; 5.117      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; miniUART:UART|TxUnit:TxDev|TxD                  ; miniUART:UART|TxUnit:TxDev|TxD                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]            ; miniUART:UART|TxUnit:TxDev|BitCnt[2]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]            ; miniUART:UART|TxUnit:TxDev|BitCnt[1]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]            ; miniUART:UART|TxUnit:TxDev|BitCnt[3]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]            ; miniUART:UART|TxUnit:TxDev|BitCnt[0]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|tmpTRegE             ; miniUART:UART|TxUnit:TxDev|tmpTRegE             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|tmpTBufE             ; miniUART:UART|TxUnit:TxDev|tmpTBufE             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; armreduced:arm_cpu|exmemregister:exmem|zeroout  ; armreduced:arm_cpu|exmemregister:exmem|zeroout  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; armreduced:arm_cpu|exmemregister:exmem|carryout ; armreduced:arm_cpu|exmemregister:exmem|carryout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]           ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[6]                        ; GPIO:uGPIO|SW_StatusR[6]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[7]                        ; GPIO:uGPIO|SW_StatusR[7]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[13]                       ; GPIO:uGPIO|SW_StatusR[13]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[4]                        ; GPIO:uGPIO|SW_StatusR[4]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[5]                        ; GPIO:uGPIO|SW_StatusR[5]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|TReg[7]              ; miniUART:UART|TxUnit:TxDev|TReg[7]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[0]                          ; miniUART:UART|CSReg[0]                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[0]                        ; GPIO:uGPIO|SW_StatusR[0]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TimerCounter:Timer|StatusR[0]                   ; TimerCounter:Timer|StatusR[0]                   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[12]                       ; GPIO:uGPIO|SW_StatusR[12]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[11]                       ; GPIO:uGPIO|SW_StatusR[11]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[2]                       ; GPIO:uGPIO|KEY_StatusR[2]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[2]                        ; GPIO:uGPIO|SW_StatusR[2]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[3]                       ; GPIO:uGPIO|KEY_StatusR[3]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[3]                        ; GPIO:uGPIO|SW_StatusR[3]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[8]                        ; GPIO:uGPIO|SW_StatusR[8]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[9]                        ; GPIO:uGPIO|SW_StatusR[9]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[10]                       ; GPIO:uGPIO|SW_StatusR[10]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|Start                ; miniUART:UART|RxUnit:RxDev|Start                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]            ; miniUART:UART|RxUnit:RxDev|BitCnt[0]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]            ; miniUART:UART|RxUnit:RxDev|BitCnt[1]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[3]            ; miniUART:UART|RxUnit:RxDev|BitCnt[3]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]            ; miniUART:UART|RxUnit:RxDev|BitCnt[2]            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[1]                        ; GPIO:uGPIO|SW_StatusR[1]                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[1]                       ; GPIO:uGPIO|KEY_StatusR[1]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]         ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]         ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]         ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]         ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|tmpRxD               ; miniUART:UART|RxUnit:RxDev|tmpRxD               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[17]                       ; GPIO:uGPIO|SW_StatusR[17]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[15]                       ; GPIO:uGPIO|SW_StatusR[15]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[3]                          ; miniUART:UART|CSReg[3]                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|tmpDRdy              ; miniUART:UART|RxUnit:RxDev|tmpDRdy              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[1]                          ; miniUART:UART|CSReg[1]                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[16]                       ; GPIO:uGPIO|SW_StatusR[16]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[14]                       ; GPIO:uGPIO|SW_StatusR[14]                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; GPIO:uGPIO|key_detect:sw3|c_state.S11           ; GPIO:uGPIO|key_detect:sw3|c_state.S12           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; GPIO:uGPIO|key_detect:sw12|c_state.S6           ; GPIO:uGPIO|key_detect:sw12|c_state.S7           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; GPIO:uGPIO|key_detect:sw6|c_state.S2            ; GPIO:uGPIO|key_detect:sw6|c_state.S3            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw11|c_state.S11          ; GPIO:uGPIO|key_detect:sw11|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw5|c_state.S8            ; GPIO:uGPIO|key_detect:sw5|c_state.S9            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw10|c_state.S2           ; GPIO:uGPIO|key_detect:sw10|c_state.S3           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw13|c_state.S13          ; GPIO:uGPIO|key_detect:sw13|c_state.S14          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw12|c_state.S13          ; GPIO:uGPIO|key_detect:sw12|c_state.S14          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw11|c_state.S13          ; GPIO:uGPIO|key_detect:sw11|c_state.S14          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw1|c_state.S12           ; GPIO:uGPIO|key_detect:sw1|c_state.S13           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw7|c_state.S10           ; GPIO:uGPIO|key_detect:sw7|c_state.S11           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw5|c_state.S10           ; GPIO:uGPIO|key_detect:sw5|c_state.S11           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw9|c_state.S10           ; GPIO:uGPIO|key_detect:sw9|c_state.S11           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw7|c_state.S9            ; GPIO:uGPIO|key_detect:sw7|c_state.S10           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw9|c_state.S9            ; GPIO:uGPIO|key_detect:sw9|c_state.S10           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw3|c_state.S8            ; GPIO:uGPIO|key_detect:sw3|c_state.S9            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw1|c_state.S6            ; GPIO:uGPIO|key_detect:sw1|c_state.S7            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw14|c_state.S2           ; GPIO:uGPIO|key_detect:sw14|c_state.S3           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; armreduced:arm_cpu|exmemregister:exmem|Bout[29] ; TimerCounter:Timer|CompareR[29]                 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; armreduced:arm_cpu|exmemregister:exmem|Bout[25] ; TimerCounter:Timer|CompareR[25]                 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; armreduced:arm_cpu|exmemregister:exmem|Bout[21] ; TimerCounter:Timer|CompareR[21]                 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw6|c_state.S13           ; GPIO:uGPIO|key_detect:sw6|c_state.S14           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:key2|c_state.S9           ; GPIO:uGPIO|key_detect:key2|c_state.S10          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw10|c_state.S9           ; GPIO:uGPIO|key_detect:sw10|c_state.S10          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:key1|c_state.S9           ; GPIO:uGPIO|key_detect:key1|c_state.S10          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw7|c_state.S5            ; GPIO:uGPIO|key_detect:sw7|c_state.S6            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw14|c_state.S7           ; GPIO:uGPIO|key_detect:sw14|c_state.S8           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw7|c_state.S3            ; GPIO:uGPIO|key_detect:sw7|c_state.S4            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw14|c_state.S5           ; GPIO:uGPIO|key_detect:sw14|c_state.S6           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw9|c_state.S3            ; GPIO:uGPIO|key_detect:sw9|c_state.S4            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw16|c_state.S1           ; GPIO:uGPIO|key_detect:sw16|c_state.S2           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw14|c_state.S0           ; GPIO:uGPIO|key_detect:sw14|c_state.S1           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; armreduced:arm_cpu|ifidregister:ifid|instout[4] ; armreduced:arm_cpu|idexregister:idex|immout[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; armreduced:arm_cpu|ifidregister:ifid|pcout[0]   ; armreduced:arm_cpu|idexregister:idex|pcout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw7|c_state.S13           ; GPIO:uGPIO|key_detect:sw7|c_state.S14           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S13          ; GPIO:uGPIO|key_detect:sw10|c_state.S14          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw11|c_state.S12          ; GPIO:uGPIO|key_detect:sw11|c_state.S13          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key2|c_state.S12          ; GPIO:uGPIO|key_detect:key2|c_state.S13          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw13|c_state.S11          ; GPIO:uGPIO|key_detect:sw13|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw14|c_state.S13          ; GPIO:uGPIO|key_detect:sw14|c_state.S14          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key2|c_state.S11          ; GPIO:uGPIO|key_detect:key2|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key1|c_state.S11          ; GPIO:uGPIO|key_detect:key1|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw13|c_state.S9           ; GPIO:uGPIO|key_detect:sw13|c_state.S10          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw14|c_state.S11          ; GPIO:uGPIO|key_detect:sw14|c_state.S12          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 17.070 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.071      ; 0.612      ;
; 17.071 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[4]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.073      ; 0.615      ;
; 17.073 ; armreduced:arm_cpu|exmemregister:exmem|Bout[26]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.064      ; 0.608      ;
; 17.076 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.073      ; 0.620      ;
; 17.079 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.069      ; 0.619      ;
; 17.086 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_address_reg5 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.075      ; 0.632      ;
; 17.091 ; armreduced:arm_cpu|exmemregister:exmem|Bout[0]                                                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.077      ; 0.639      ;
; 17.093 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.073      ; 0.637      ;
; 17.157 ; armreduced:arm_cpu|exmemregister:exmem|Bout[16]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.075      ; 0.703      ;
; 17.170 ; armreduced:arm_cpu|exmemregister:exmem|Bout[10]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.059      ; 0.700      ;
; 17.173 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg9 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.075      ; 0.719      ;
; 17.175 ; armreduced:arm_cpu|exmemregister:exmem|Bout[28]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.072      ; 0.718      ;
; 17.179 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_address_reg2 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.073      ; 0.723      ;
; 17.180 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[5]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.079      ; 0.730      ;
; 17.180 ; armreduced:arm_cpu|exmemregister:exmem|Bout[22]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.074      ; 0.725      ;
; 17.186 ; armreduced:arm_cpu|exmemregister:exmem|Bout[15]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.076      ; 0.733      ;
; 17.189 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg3 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.075      ; 0.735      ;
; 17.198 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[8]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.078      ; 0.747      ;
; 17.199 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[3]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.074      ; 0.744      ;
; 17.204 ; armreduced:arm_cpu|exmemregister:exmem|Bout[23]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.071      ; 0.746      ;
; 17.204 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.071      ; 0.746      ;
; 17.206 ; armreduced:arm_cpu|exmemregister:exmem|Bout[17]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.071      ; 0.748      ;
; 17.207 ; armreduced:arm_cpu|exmemregister:exmem|Bout[24]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.067      ; 0.745      ;
; 17.211 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.077      ; 0.759      ;
; 17.214 ; armreduced:arm_cpu|exmemregister:exmem|ALUout[12]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.085      ; 0.770      ;
; 17.216 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.073      ; 0.760      ;
; 17.219 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.078      ; 0.768      ;
; 17.225 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.071      ; 0.767      ;
; 17.226 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.078      ; 0.775      ;
; 17.238 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_address_reg7 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.076      ; 0.785      ;
; 17.239 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.078      ; 0.788      ;
; 17.239 ; armreduced:arm_cpu|exmemregister:exmem|Bout[27]                                                                                 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.070      ; 0.780      ;
; 17.242 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.070      ; 0.783      ;
; 17.242 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.072      ; 0.785      ;
; 17.243 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg5 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.067      ; 0.781      ;
; 17.247 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -16.667      ; 0.071      ; 0.789      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 8.984 ; 11.111       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg0  ;
; 8.984 ; 11.111       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg0  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 10.111 ; 11.111       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 10.111 ; 11.111       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 4.342 ; 4.342 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 4.220 ; 4.220 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 4.342 ; 4.342 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 3.958 ; 3.958 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 3.879 ; 3.879 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 3.820 ; 3.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 1.698 ; 1.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 1.785 ; 1.785 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 1.601 ; 1.601 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 1.453 ; 1.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 1.812 ; 1.812 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 1.336 ; 1.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 1.588 ; 1.588 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 1.709 ; 1.709 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 1.829 ; 1.829 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 1.647 ; 1.647 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 1.546 ; 1.546 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 1.573 ; 1.573 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 1.287 ; 1.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 3.787 ; 3.787 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 3.820 ; 3.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 3.819 ; 3.819 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 3.775 ; 3.775 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 3.784 ; 3.784 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 4.645 ; 4.645 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.744 ; -3.744 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -4.100 ; -4.100 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -4.148 ; -4.148 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -3.825 ; -3.825 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -3.744 ; -3.744 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.146 ; -1.146 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -1.561 ; -1.561 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -1.643 ; -1.643 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -1.463 ; -1.463 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -1.255 ; -1.255 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -1.619 ; -1.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -1.146 ; -1.146 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -1.388 ; -1.388 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -1.566 ; -1.566 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -1.698 ; -1.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -1.464 ; -1.464 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -1.409 ; -1.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -1.441 ; -1.441 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -1.150 ; -1.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -3.515 ; -3.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -3.682 ; -3.682 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -3.622 ; -3.622 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -3.525 ; -3.525 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -3.651 ; -3.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -4.053 ; -4.053 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.336 ; 2.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.336 ; 2.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 2.291 ; 2.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.302 ; 2.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.309 ; 2.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.313 ; 2.313 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 2.190 ; 2.190 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 2.186 ; 2.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 3.083 ; 3.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 3.083 ; 3.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 2.879 ; 2.879 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.606 ; 2.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.885 ; 2.885 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 2.586 ; 2.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 2.973 ; 2.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 2.902 ; 2.902 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 2.849 ; 2.849 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 2.878 ; 2.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 2.631 ; 2.631 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 2.902 ; 2.902 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 2.621 ; 2.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 2.799 ; 2.799 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 2.680 ; 2.680 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.763 ; 2.763 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 2.490 ; 2.490 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 2.379 ; 2.379 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 2.567 ; 2.567 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 2.462 ; 2.462 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 2.763 ; 2.763 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.474 ; 2.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 2.601 ; 2.601 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 1.944 ; 1.944 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 1.938 ; 1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 1.890 ; 1.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 1.943 ; 1.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 1.796 ; 1.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 1.820 ; 1.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 1.817 ; 1.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 1.944 ; 1.944 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 2.032 ; 2.032 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 1.945 ; 1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 1.912 ; 1.912 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 1.911 ; 1.911 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 2.032 ; 2.032 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 1.934 ; 1.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 1.938 ; 1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 1.950 ; 1.950 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 2.721 ; 2.721 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 2.444 ; 2.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 2.521 ; 2.521 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.646 ; 2.646 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 2.721 ; 2.721 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 2.613 ; 2.613 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.638 ; 2.638 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 2.797 ; 2.797 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 2.675 ; 2.675 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 2.665 ; 2.665 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.729 ; 2.729 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 2.720 ; 2.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 2.704 ; 2.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 2.797 ; 2.797 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 3.585 ; 3.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 3.065 ; 3.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 3.585 ; 3.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 3.381 ; 3.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.261 ; 3.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.172 ; 3.172 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 3.495 ; 3.495 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 3.316 ; 3.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 2.941 ; 2.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.553 ; 2.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 3.728 ; 3.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.728 ; 3.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.098 ; 3.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.089 ; 3.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.085 ; 3.085 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.101 ; 3.101 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.673 ; 3.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 3.253 ; 3.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 2.738 ; 2.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.621 ; 2.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 2.790 ; 2.790 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 2.777 ; 2.777 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.758 ; 2.758 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.660 ; 2.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.668 ; 2.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 2.785 ; 2.785 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.586 ; 2.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.557 ; 2.557 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 3.661 ; 3.661 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.186 ; 2.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.336 ; 2.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 2.291 ; 2.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.302 ; 2.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.309 ; 2.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.313 ; 2.313 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 2.190 ; 2.190 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 2.186 ; 2.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 3.083 ; 3.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 2.879 ; 2.879 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.606 ; 2.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.885 ; 2.885 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 2.586 ; 2.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 2.973 ; 2.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 2.621 ; 2.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 2.849 ; 2.849 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 2.878 ; 2.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 2.631 ; 2.631 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 2.902 ; 2.902 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 2.621 ; 2.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 2.799 ; 2.799 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 2.680 ; 2.680 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.379 ; 2.379 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 2.490 ; 2.490 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 2.379 ; 2.379 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 2.567 ; 2.567 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 2.462 ; 2.462 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 2.763 ; 2.763 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.474 ; 2.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 2.601 ; 2.601 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 1.796 ; 1.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 1.938 ; 1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 1.890 ; 1.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 1.943 ; 1.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 1.796 ; 1.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 1.820 ; 1.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 1.817 ; 1.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 1.944 ; 1.944 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 1.911 ; 1.911 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 1.945 ; 1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 1.912 ; 1.912 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 1.911 ; 1.911 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 2.032 ; 2.032 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 1.934 ; 1.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 1.938 ; 1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 1.950 ; 1.950 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 2.444 ; 2.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 2.444 ; 2.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 2.521 ; 2.521 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.646 ; 2.646 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 2.721 ; 2.721 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 2.613 ; 2.613 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.638 ; 2.638 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 2.675 ; 2.675 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 2.665 ; 2.665 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.729 ; 2.729 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 2.720 ; 2.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 2.704 ; 2.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 2.797 ; 2.797 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 2.553 ; 2.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 3.065 ; 3.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 3.585 ; 3.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 3.381 ; 3.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.261 ; 3.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.172 ; 3.172 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 3.495 ; 3.495 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 3.316 ; 3.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 2.941 ; 2.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.553 ; 2.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 2.557 ; 2.557 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.728 ; 3.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.098 ; 3.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.089 ; 3.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.085 ; 3.085 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.101 ; 3.101 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.673 ; 3.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 3.253 ; 3.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 2.738 ; 2.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.621 ; 2.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 2.790 ; 2.790 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 2.777 ; 2.777 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.758 ; 2.758 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.660 ; 2.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.668 ; 2.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 2.785 ; 2.785 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.586 ; 2.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.557 ; 2.557 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 3.661 ; 3.661 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-----------------------------------+-------+-------+----------+---------+---------------------+
; Clock                             ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 0.697 ; 0.215 ; N/A      ; N/A     ; 8.984               ;
;  CLOCK_27                         ; N/A   ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  pll0|altpll_component|pll|clk[0] ; 4.431 ; 0.215 ; N/A      ; N/A     ; 10.111              ;
;  pll0|altpll_component|pll|clk[1] ; 0.697 ; 2.318 ; N/A      ; N/A     ; 8.984               ;
; Design-wide TNS                   ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 7.336 ; 7.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 7.089 ; 7.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 7.336 ; 7.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 6.673 ; 6.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 6.478 ; 6.478 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 6.445 ; 6.445 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 3.009 ; 3.009 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 3.143 ; 3.143 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 2.881 ; 2.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 2.501 ; 2.501 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 3.263 ; 3.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 2.357 ; 2.357 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 2.838 ; 2.838 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 3.037 ; 3.037 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 3.182 ; 3.182 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 2.906 ; 2.906 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 2.806 ; 2.806 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 2.853 ; 2.853 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 2.327 ; 2.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 6.371 ; 6.371 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 6.445 ; 6.445 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 6.445 ; 6.445 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 6.375 ; 6.375 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 6.361 ; 6.361 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 8.091 ; 8.091 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.744 ; -3.744 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -4.100 ; -4.100 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -4.148 ; -4.148 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -3.825 ; -3.825 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -3.744 ; -3.744 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.146 ; -1.146 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -1.561 ; -1.561 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -1.643 ; -1.643 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -1.463 ; -1.463 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -1.255 ; -1.255 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -1.619 ; -1.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -1.146 ; -1.146 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -1.388 ; -1.388 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -1.566 ; -1.566 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -1.698 ; -1.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -1.464 ; -1.464 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -1.409 ; -1.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -1.441 ; -1.441 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -1.150 ; -1.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -3.515 ; -3.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -3.682 ; -3.682 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -3.622 ; -3.622 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -3.525 ; -3.525 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -3.651 ; -3.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -4.053 ; -4.053 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.602 ; 4.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.602 ; 4.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.538 ; 4.538 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 4.549 ; 4.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.555 ; 4.555 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.562 ; 4.562 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.317 ; 4.317 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.309 ; 4.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 6.327 ; 6.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 6.327 ; 6.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 5.752 ; 5.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 5.279 ; 5.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 5.239 ; 5.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 5.985 ; 5.985 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 5.259 ; 5.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 6.183 ; 6.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 5.992 ; 5.992 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 5.808 ; 5.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 5.992 ; 5.992 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 5.266 ; 5.266 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 5.949 ; 5.949 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 5.300 ; 5.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 5.741 ; 5.741 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 5.482 ; 5.482 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 5.711 ; 5.711 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 5.001 ; 5.001 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 4.731 ; 4.731 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 4.973 ; 4.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 5.711 ; 5.711 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 4.980 ; 4.980 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 5.291 ; 5.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 3.928 ; 3.928 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 3.928 ; 3.928 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 3.804 ; 3.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 3.926 ; 3.926 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 3.617 ; 3.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.649 ; 3.649 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 3.640 ; 3.640 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 3.926 ; 3.926 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 4.107 ; 4.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 3.930 ; 3.930 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 3.893 ; 3.893 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 4.107 ; 4.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 3.920 ; 3.920 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 3.928 ; 3.928 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.932 ; 3.932 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 5.516 ; 5.516 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 5.034 ; 5.034 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 5.141 ; 5.141 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 5.083 ; 5.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.412 ; 5.412 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 5.516 ; 5.516 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 5.305 ; 5.305 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 5.409 ; 5.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 5.378 ; 5.378 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 5.384 ; 5.384 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.567 ; 5.567 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 5.392 ; 5.392 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 5.569 ; 5.569 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 5.398 ; 5.398 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 5.659 ; 5.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 7.325 ; 7.325 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 6.092 ; 6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 7.325 ; 7.325 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 6.933 ; 6.933 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 6.553 ; 6.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 6.315 ; 6.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 6.903 ; 6.903 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 6.751 ; 6.751 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.873 ; 5.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.098 ; 5.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 7.664 ; 7.664 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 7.664 ; 7.664 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 6.070 ; 6.070 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.092 ; 6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 6.081 ; 6.081 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.092 ; 6.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 7.299 ; 7.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 6.481 ; 6.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 5.351 ; 5.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 5.273 ; 5.273 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 5.602 ; 5.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 5.591 ; 5.591 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.552 ; 5.552 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.329 ; 5.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.367 ; 5.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.329 ; 5.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 5.597 ; 5.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.136 ; 5.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.092 ; 5.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 7.502 ; 7.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.186 ; 2.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.336 ; 2.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 2.291 ; 2.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.302 ; 2.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.309 ; 2.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.313 ; 2.313 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 2.190 ; 2.190 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 2.186 ; 2.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 3.083 ; 3.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 2.879 ; 2.879 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.606 ; 2.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.885 ; 2.885 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 2.586 ; 2.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 2.973 ; 2.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 2.621 ; 2.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 2.849 ; 2.849 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 2.878 ; 2.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 2.631 ; 2.631 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 2.902 ; 2.902 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 2.621 ; 2.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 2.799 ; 2.799 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 2.680 ; 2.680 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.379 ; 2.379 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 2.490 ; 2.490 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 2.379 ; 2.379 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 2.567 ; 2.567 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 2.462 ; 2.462 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 2.763 ; 2.763 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.474 ; 2.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 2.601 ; 2.601 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 1.796 ; 1.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 1.938 ; 1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 1.890 ; 1.890 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 1.943 ; 1.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 1.796 ; 1.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 1.820 ; 1.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 1.817 ; 1.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 1.944 ; 1.944 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 1.911 ; 1.911 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 1.945 ; 1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 1.912 ; 1.912 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 1.911 ; 1.911 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 2.032 ; 2.032 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 1.934 ; 1.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 1.938 ; 1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 1.950 ; 1.950 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 2.444 ; 2.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 2.444 ; 2.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 2.521 ; 2.521 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.646 ; 2.646 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 2.721 ; 2.721 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 2.613 ; 2.613 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.638 ; 2.638 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 2.675 ; 2.675 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 2.665 ; 2.665 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.729 ; 2.729 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 2.720 ; 2.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 2.704 ; 2.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 2.797 ; 2.797 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 2.553 ; 2.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 3.065 ; 3.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 3.585 ; 3.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 3.381 ; 3.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.261 ; 3.261 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.172 ; 3.172 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 3.495 ; 3.495 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 3.316 ; 3.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 2.941 ; 2.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.553 ; 2.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 2.557 ; 2.557 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.728 ; 3.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.098 ; 3.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.089 ; 3.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.085 ; 3.085 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.101 ; 3.101 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.673 ; 3.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 3.253 ; 3.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 2.738 ; 2.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.621 ; 2.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 2.790 ; 2.790 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 2.777 ; 2.777 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.758 ; 2.758 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.660 ; 2.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.668 ; 2.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 2.785 ; 2.785 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.586 ; 2.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.557 ; 2.557 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 3.661 ; 3.661 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 8001738  ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 10955    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 4656     ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 8001738  ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 10955    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 4656     ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 322   ; 322  ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 08 10:17:28 2012
Info: Command: quartus_sta ARM_System -c ARM_System
Info: qsta_default_script.tcl version: #1
Info: Detected changes in source files.
    Info: Source file: C:/Users/sunwoo/Desktop/forwarding/ARM_System/ARM/ARMCPU.v has changed.
    Info: Source file: C:/Users/sunwoo/Desktop/forwarding/ARM_System/Altera_PLL/ALTPLL_clkgen.v has changed.
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=OFF. The TimeQuest Timing Analyzer is not the default Timing Analysis Tool during full compilation.
Critical Warning: Synopsys Design Constraints File file not found: 'ARM_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27 CLOCK_27
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[0]} {pll0|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[1]} {pll0|altpll_component|pll|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 0.697
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.697         0.000 pll0|altpll_component|pll|clk[1] 
    Info:     4.431         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 pll0|altpll_component|pll|clk[0] 
    Info:     2.645         0.000 pll0|altpll_component|pll|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 8.984
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.984         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    10.111         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 84 output pins without output pin load capacitance assignment
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Worst-case setup slack is 3.281
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.281         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    11.386         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 pll0|altpll_component|pll|clk[0] 
    Info:     2.318         0.000 pll0|altpll_component|pll|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 8.984
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.984         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    10.111         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 241 megabytes
    Info: Processing ended: Sat Dec 08 10:17:32 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


