-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
-- Date        : Sat Jun 10 14:23:05 2017
-- Host        : wsguo-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ jtag_axi_axi_perf_mon_0_0_sim_netlist.vhdl
-- Design      : jtag_axi_axi_perf_mon_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffv900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_acc_n_incr is
  port (
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aresetn_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Metrics_Cnt_Reset_Final__0\ : in STD_LOGIC;
    accumulate : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.Add_in_Valid_reg\ : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    p_in_d1_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_acc_n_incr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_acc_n_incr is
  signal Acc_OF_0 : STD_LOGIC;
  signal Acc_OF_i_1_n_0 : STD_LOGIC;
  signal Accum_i : STD_LOGIC_VECTOR ( 32 to 32 );
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \Accum_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[32]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i[32]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Incr_by_1 : STD_LOGIC;
  signal Incr_by_12 : STD_LOGIC;
  signal Incr_by_122_in : STD_LOGIC;
  signal \Incr_by_12_carry__0_n_1\ : STD_LOGIC;
  signal \Incr_by_12_carry__0_n_2\ : STD_LOGIC;
  signal \Incr_by_12_carry__0_n_3\ : STD_LOGIC;
  signal Incr_by_12_carry_n_0 : STD_LOGIC;
  signal Incr_by_12_carry_n_1 : STD_LOGIC;
  signal Incr_by_12_carry_n_2 : STD_LOGIC;
  signal Incr_by_12_carry_n_3 : STD_LOGIC;
  signal \Incr_by_12_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Incr_by_12_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Incr_by_12_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Incr_by_12_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Incr_by_12_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Incr_by_12_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Incr_by_12_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Incr_by_1_i_1_n_0 : STD_LOGIC;
  signal \Incrementer_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Incrementer_i[8]_i_5_n_0\ : STD_LOGIC;
  signal Incrementer_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Incrementer_i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Incrementer_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal Overflow : STD_LOGIC;
  signal Overflow_D1 : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i_reg[32]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Accum_i_reg[32]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Incr_by_12_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incr_by_12_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incr_by_12_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incr_by_12_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Incrementer_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(31 downto 0) <= \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(31 downto 0);
Acc_OF_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Overflow,
      I1 => Overflow_D1,
      O => Acc_OF_i_1_n_0
    );
Acc_OF_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Acc_OF_i_1_n_0,
      Q => Acc_OF_0,
      R => core_aresetn_0
    );
Accum_i0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFFF"
    )
        port map (
      I0 => \Metrics_Cnt_Reset_Final__0\,
      I1 => accumulate,
      I2 => \out\(0),
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I4 => core_aresetn,
      O => Accum_i(32)
    );
\Accum_i[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(11),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(11),
      O => \Accum_i[11]_i_2_n_0\
    );
\Accum_i[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(10),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(10),
      O => \Accum_i[11]_i_3_n_0\
    );
\Accum_i[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(9),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(9),
      O => \Accum_i[11]_i_4_n_0\
    );
\Accum_i[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(8),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(8),
      O => \Accum_i[11]_i_5_n_0\
    );
\Accum_i[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(15),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(15),
      O => \Accum_i[15]_i_2_n_0\
    );
\Accum_i[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(14),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(14),
      O => \Accum_i[15]_i_3_n_0\
    );
\Accum_i[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(13),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(13),
      O => \Accum_i[15]_i_4_n_0\
    );
\Accum_i[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(12),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(12),
      O => \Accum_i[15]_i_5_n_0\
    );
\Accum_i[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(19),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(19),
      O => \Accum_i[19]_i_2_n_0\
    );
\Accum_i[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(18),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(18),
      O => \Accum_i[19]_i_3_n_0\
    );
\Accum_i[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(17),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(17),
      O => \Accum_i[19]_i_4_n_0\
    );
\Accum_i[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(16),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(16),
      O => \Accum_i[19]_i_5_n_0\
    );
\Accum_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(23),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(23),
      O => \Accum_i[23]_i_2_n_0\
    );
\Accum_i[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(22),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(22),
      O => \Accum_i[23]_i_3_n_0\
    );
\Accum_i[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(21),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(21),
      O => \Accum_i[23]_i_4_n_0\
    );
\Accum_i[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(20),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(20),
      O => \Accum_i[23]_i_5_n_0\
    );
\Accum_i[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(27),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(27),
      O => \Accum_i[27]_i_2_n_0\
    );
\Accum_i[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(26),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(26),
      O => \Accum_i[27]_i_3_n_0\
    );
\Accum_i[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(25),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(25),
      O => \Accum_i[27]_i_4_n_0\
    );
\Accum_i[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(24),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(24),
      O => \Accum_i[27]_i_5_n_0\
    );
\Accum_i[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(31),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(31),
      O => \Accum_i[31]_i_3_n_0\
    );
\Accum_i[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(30),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(30),
      O => \Accum_i[31]_i_4_n_0\
    );
\Accum_i[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(29),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(29),
      O => \Accum_i[31]_i_5_n_0\
    );
\Accum_i[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(28),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(28),
      O => \Accum_i[31]_i_6_n_0\
    );
\Accum_i[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I1 => \out\(0),
      O => \Accum_i[32]_i_1_n_0\
    );
\Accum_i[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => accumulate,
      I1 => \out\(0),
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I3 => Overflow,
      O => \Accum_i[32]_i_3_n_0\
    );
\Accum_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(3),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(3),
      O => \Accum_i[3]_i_2_n_0\
    );
\Accum_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(2),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(2),
      O => \Accum_i[3]_i_3_n_0\
    );
\Accum_i[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(1),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(1),
      O => \Accum_i[3]_i_4_n_0\
    );
\Accum_i[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(0),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(0),
      O => \Accum_i[3]_i_5_n_0\
    );
\Accum_i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(7),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(7),
      O => \Accum_i[7]_i_2_n_0\
    );
\Accum_i[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(6),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(6),
      O => \Accum_i[7]_i_3_n_0\
    );
\Accum_i[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(5),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(5),
      O => \Accum_i[7]_i_4_n_0\
    );
\Accum_i[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(4),
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I2 => \out\(0),
      I3 => accumulate,
      I4 => Q(4),
      O => \Accum_i[7]_i_5_n_0\
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(0),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(0),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(10),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(10),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(11),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(11),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3) => \Accum_i[11]_i_2_n_0\,
      S(2) => \Accum_i[11]_i_3_n_0\,
      S(1) => \Accum_i[11]_i_4_n_0\,
      S(0) => \Accum_i[11]_i_5_n_0\
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(12),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(12),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(13),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(13),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(14),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(14),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(15),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(15),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3) => \Accum_i[15]_i_2_n_0\,
      S(2) => \Accum_i[15]_i_3_n_0\,
      S(1) => \Accum_i[15]_i_4_n_0\,
      S(0) => \Accum_i[15]_i_5_n_0\
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(16),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(16),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(17),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(17),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(18),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(18),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(19),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(19),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3) => \Accum_i[19]_i_2_n_0\,
      S(2) => \Accum_i[19]_i_3_n_0\,
      S(1) => \Accum_i[19]_i_4_n_0\,
      S(0) => \Accum_i[19]_i_5_n_0\
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(1),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(1),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(20),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(20),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(21),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(21),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(22),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(22),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(23),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(23),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3) => \Accum_i[23]_i_2_n_0\,
      S(2) => \Accum_i[23]_i_3_n_0\,
      S(1) => \Accum_i[23]_i_4_n_0\,
      S(0) => \Accum_i[23]_i_5_n_0\
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(24),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(24),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(25),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(25),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(26),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(26),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(27),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(27),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3) => \Accum_i[27]_i_2_n_0\,
      S(2) => \Accum_i[27]_i_3_n_0\,
      S(1) => \Accum_i[27]_i_4_n_0\,
      S(0) => \Accum_i[27]_i_5_n_0\
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(28),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(28),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(29),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(29),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(2),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(2),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(30),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(30),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(31),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(31),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1_n_0\,
      CO(3) => \Accum_i_reg[31]_i_2_n_0\,
      CO(2) => \Accum_i_reg[31]_i_2_n_1\,
      CO(1) => \Accum_i_reg[31]_i_2_n_2\,
      CO(0) => \Accum_i_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(31 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3) => \Accum_i[31]_i_3_n_0\,
      S(2) => \Accum_i[31]_i_4_n_0\,
      S(1) => \Accum_i[31]_i_5_n_0\,
      S(0) => \Accum_i[31]_i_6_n_0\
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(32),
      Q => Overflow,
      R => Accum_i(32)
    );
\Accum_i_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[31]_i_2_n_0\,
      CO(3 downto 0) => \NLW_Accum_i_reg[32]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Accum_i_reg[32]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => Accum_i1_in(32),
      S(3 downto 1) => B"000",
      S(0) => \Accum_i[32]_i_3_n_0\
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(3),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(3),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3) => \Accum_i[3]_i_2_n_0\,
      S(2) => \Accum_i[3]_i_3_n_0\,
      S(1) => \Accum_i[3]_i_4_n_0\,
      S(0) => \Accum_i[3]_i_5_n_0\
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(4),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(4),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(5),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(5),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(6),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(6),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(7),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(7),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3) => \Accum_i[7]_i_2_n_0\,
      S(2) => \Accum_i[7]_i_3_n_0\,
      S(1) => \Accum_i[7]_i_4_n_0\,
      S(0) => \Accum_i[7]_i_5_n_0\
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(8),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(8),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Accum_i[32]_i_1_n_0\,
      D => Accum_i1_in(9),
      Q => \^gen_sample_metric_cnt_0.samp_metric_cnt_0_reg[31]\(9),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
Incr_by_12_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Incr_by_12_carry_n_0,
      CO(2) => Incr_by_12_carry_n_1,
      CO(1) => Incr_by_12_carry_n_2,
      CO(0) => Incr_by_12_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_Incr_by_12_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\Incr_by_12_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Incr_by_12_carry_n_0,
      CO(3) => Incr_by_12,
      CO(2) => \Incr_by_12_carry__0_n_1\,
      CO(1) => \Incr_by_12_carry__0_n_2\,
      CO(0) => \Incr_by_12_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\(3 downto 0),
      O(3 downto 0) => \NLW_Incr_by_12_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(3 downto 0)
    );
\Incr_by_12_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Incr_by_12_inferred__0/i__carry_n_0\,
      CO(2) => \Incr_by_12_inferred__0/i__carry_n_1\,
      CO(1) => \Incr_by_12_inferred__0/i__carry_n_2\,
      CO(0) => \Incr_by_12_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_Incr_by_12_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\Incr_by_12_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incr_by_12_inferred__0/i__carry_n_0\,
      CO(3) => Incr_by_122_in,
      CO(2) => \Incr_by_12_inferred__0/i__carry__0_n_1\,
      CO(1) => \Incr_by_12_inferred__0/i__carry__0_n_2\,
      CO(0) => \Incr_by_12_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_Incr_by_12_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
Incr_by_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      I1 => \out\(0),
      I2 => core_aresetn,
      I3 => Incr_by_122_in,
      I4 => Incr_by_12,
      O => Incr_by_1_i_1_n_0
    );
Incr_by_1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incr_by_1_i_1_n_0,
      Q => Incr_by_1,
      R => '0'
    );
\Incrementer_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(3),
      I1 => Incrementer_i_reg(3),
      O => \Incrementer_i[0]_i_2_n_0\
    );
\Incrementer_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(2),
      I1 => Incrementer_i_reg(2),
      O => \Incrementer_i[0]_i_3_n_0\
    );
\Incrementer_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(1),
      I1 => Incrementer_i_reg(1),
      O => \Incrementer_i[0]_i_4_n_0\
    );
\Incrementer_i[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(0),
      I1 => Incrementer_i_reg(0),
      O => \Incrementer_i[0]_i_5_n_0\
    );
\Incrementer_i[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(15),
      I1 => Incrementer_i_reg(15),
      O => \Incrementer_i[12]_i_2_n_0\
    );
\Incrementer_i[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(14),
      I1 => Incrementer_i_reg(14),
      O => \Incrementer_i[12]_i_3_n_0\
    );
\Incrementer_i[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(13),
      I1 => Incrementer_i_reg(13),
      O => \Incrementer_i[12]_i_4_n_0\
    );
\Incrementer_i[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(12),
      I1 => Incrementer_i_reg(12),
      O => \Incrementer_i[12]_i_5_n_0\
    );
\Incrementer_i[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(19),
      I1 => Incrementer_i_reg(19),
      O => \Incrementer_i[16]_i_2_n_0\
    );
\Incrementer_i[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(18),
      I1 => Incrementer_i_reg(18),
      O => \Incrementer_i[16]_i_3_n_0\
    );
\Incrementer_i[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(17),
      I1 => Incrementer_i_reg(17),
      O => \Incrementer_i[16]_i_4_n_0\
    );
\Incrementer_i[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(16),
      I1 => Incrementer_i_reg(16),
      O => \Incrementer_i[16]_i_5_n_0\
    );
\Incrementer_i[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(23),
      I1 => Incrementer_i_reg(23),
      O => \Incrementer_i[20]_i_2_n_0\
    );
\Incrementer_i[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(22),
      I1 => Incrementer_i_reg(22),
      O => \Incrementer_i[20]_i_3_n_0\
    );
\Incrementer_i[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(21),
      I1 => Incrementer_i_reg(21),
      O => \Incrementer_i[20]_i_4_n_0\
    );
\Incrementer_i[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(20),
      I1 => Incrementer_i_reg(20),
      O => \Incrementer_i[20]_i_5_n_0\
    );
\Incrementer_i[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(27),
      I1 => Incrementer_i_reg(27),
      O => \Incrementer_i[24]_i_2_n_0\
    );
\Incrementer_i[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(26),
      I1 => Incrementer_i_reg(26),
      O => \Incrementer_i[24]_i_3_n_0\
    );
\Incrementer_i[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(25),
      I1 => Incrementer_i_reg(25),
      O => \Incrementer_i[24]_i_4_n_0\
    );
\Incrementer_i[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(24),
      I1 => Incrementer_i_reg(24),
      O => \Incrementer_i[24]_i_5_n_0\
    );
\Incrementer_i[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(31),
      I1 => Incrementer_i_reg(31),
      O => \Incrementer_i[28]_i_2_n_0\
    );
\Incrementer_i[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(30),
      I1 => Incrementer_i_reg(30),
      O => \Incrementer_i[28]_i_3_n_0\
    );
\Incrementer_i[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(29),
      I1 => Incrementer_i_reg(29),
      O => \Incrementer_i[28]_i_4_n_0\
    );
\Incrementer_i[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(28),
      I1 => Incrementer_i_reg(28),
      O => \Incrementer_i[28]_i_5_n_0\
    );
\Incrementer_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(7),
      I1 => Incrementer_i_reg(7),
      O => \Incrementer_i[4]_i_2_n_0\
    );
\Incrementer_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(6),
      I1 => Incrementer_i_reg(6),
      O => \Incrementer_i[4]_i_3_n_0\
    );
\Incrementer_i[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(5),
      I1 => Incrementer_i_reg(5),
      O => \Incrementer_i[4]_i_4_n_0\
    );
\Incrementer_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(4),
      I1 => Incrementer_i_reg(4),
      O => \Incrementer_i[4]_i_5_n_0\
    );
\Incrementer_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(11),
      I1 => Incrementer_i_reg(11),
      O => \Incrementer_i[8]_i_2_n_0\
    );
\Incrementer_i[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(10),
      I1 => Incrementer_i_reg(10),
      O => \Incrementer_i[8]_i_3_n_0\
    );
\Incrementer_i[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(9),
      I1 => Incrementer_i_reg(9),
      O => \Incrementer_i[8]_i_4_n_0\
    );
\Incrementer_i[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(8),
      I1 => Incrementer_i_reg(8),
      O => \Incrementer_i[8]_i_5_n_0\
    );
\Incrementer_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1_n_7\,
      Q => Incrementer_i_reg(0),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Incrementer_i_reg[0]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[0]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[0]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \Incrementer_i_reg[0]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[0]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[0]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[0]_i_1_n_7\,
      S(3) => \Incrementer_i[0]_i_2_n_0\,
      S(2) => \Incrementer_i[0]_i_3_n_0\,
      S(1) => \Incrementer_i[0]_i_4_n_0\,
      S(0) => \Incrementer_i[0]_i_5_n_0\
    );
\Incrementer_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1_n_5\,
      Q => Incrementer_i_reg(10),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1_n_4\,
      Q => Incrementer_i_reg(11),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1_n_7\,
      Q => Incrementer_i_reg(12),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[8]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[12]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[12]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[12]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \Incrementer_i_reg[12]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[12]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[12]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[12]_i_1_n_7\,
      S(3) => \Incrementer_i[12]_i_2_n_0\,
      S(2) => \Incrementer_i[12]_i_3_n_0\,
      S(1) => \Incrementer_i[12]_i_4_n_0\,
      S(0) => \Incrementer_i[12]_i_5_n_0\
    );
\Incrementer_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1_n_6\,
      Q => Incrementer_i_reg(13),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1_n_5\,
      Q => Incrementer_i_reg(14),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[12]_i_1_n_4\,
      Q => Incrementer_i_reg(15),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1_n_7\,
      Q => Incrementer_i_reg(16),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[12]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[16]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[16]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[16]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \Incrementer_i_reg[16]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[16]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[16]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[16]_i_1_n_7\,
      S(3) => \Incrementer_i[16]_i_2_n_0\,
      S(2) => \Incrementer_i[16]_i_3_n_0\,
      S(1) => \Incrementer_i[16]_i_4_n_0\,
      S(0) => \Incrementer_i[16]_i_5_n_0\
    );
\Incrementer_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1_n_6\,
      Q => Incrementer_i_reg(17),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1_n_5\,
      Q => Incrementer_i_reg(18),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[16]_i_1_n_4\,
      Q => Incrementer_i_reg(19),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1_n_6\,
      Q => Incrementer_i_reg(1),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1_n_7\,
      Q => Incrementer_i_reg(20),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[16]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[20]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[20]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[20]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \Incrementer_i_reg[20]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[20]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[20]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[20]_i_1_n_7\,
      S(3) => \Incrementer_i[20]_i_2_n_0\,
      S(2) => \Incrementer_i[20]_i_3_n_0\,
      S(1) => \Incrementer_i[20]_i_4_n_0\,
      S(0) => \Incrementer_i[20]_i_5_n_0\
    );
\Incrementer_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1_n_6\,
      Q => Incrementer_i_reg(21),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1_n_5\,
      Q => Incrementer_i_reg(22),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[20]_i_1_n_4\,
      Q => Incrementer_i_reg(23),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1_n_7\,
      Q => Incrementer_i_reg(24),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[20]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[24]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[24]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[24]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \Incrementer_i_reg[24]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[24]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[24]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[24]_i_1_n_7\,
      S(3) => \Incrementer_i[24]_i_2_n_0\,
      S(2) => \Incrementer_i[24]_i_3_n_0\,
      S(1) => \Incrementer_i[24]_i_4_n_0\,
      S(0) => \Incrementer_i[24]_i_5_n_0\
    );
\Incrementer_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1_n_6\,
      Q => Incrementer_i_reg(25),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1_n_5\,
      Q => Incrementer_i_reg(26),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[24]_i_1_n_4\,
      Q => Incrementer_i_reg(27),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1_n_7\,
      Q => Incrementer_i_reg(28),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_Incrementer_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Incrementer_i_reg[28]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[28]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \in\(30 downto 28),
      O(3) => \Incrementer_i_reg[28]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[28]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[28]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[28]_i_1_n_7\,
      S(3) => \Incrementer_i[28]_i_2_n_0\,
      S(2) => \Incrementer_i[28]_i_3_n_0\,
      S(1) => \Incrementer_i[28]_i_4_n_0\,
      S(0) => \Incrementer_i[28]_i_5_n_0\
    );
\Incrementer_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1_n_6\,
      Q => Incrementer_i_reg(29),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1_n_5\,
      Q => Incrementer_i_reg(2),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1_n_5\,
      Q => Incrementer_i_reg(30),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[28]_i_1_n_4\,
      Q => Incrementer_i_reg(31),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[0]_i_1_n_4\,
      Q => Incrementer_i_reg(3),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1_n_7\,
      Q => Incrementer_i_reg(4),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[0]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[4]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[4]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[4]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \Incrementer_i_reg[4]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[4]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[4]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[4]_i_1_n_7\,
      S(3) => \Incrementer_i[4]_i_2_n_0\,
      S(2) => \Incrementer_i[4]_i_3_n_0\,
      S(1) => \Incrementer_i[4]_i_4_n_0\,
      S(0) => \Incrementer_i[4]_i_5_n_0\
    );
\Incrementer_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1_n_6\,
      Q => Incrementer_i_reg(5),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1_n_5\,
      Q => Incrementer_i_reg(6),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[4]_i_1_n_4\,
      Q => Incrementer_i_reg(7),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1_n_7\,
      Q => Incrementer_i_reg(8),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Incrementer_i_reg[4]_i_1_n_0\,
      CO(3) => \Incrementer_i_reg[8]_i_1_n_0\,
      CO(2) => \Incrementer_i_reg[8]_i_1_n_1\,
      CO(1) => \Incrementer_i_reg[8]_i_1_n_2\,
      CO(0) => \Incrementer_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \Incrementer_i_reg[8]_i_1_n_4\,
      O(2) => \Incrementer_i_reg[8]_i_1_n_5\,
      O(1) => \Incrementer_i_reg[8]_i_1_n_6\,
      O(0) => \Incrementer_i_reg[8]_i_1_n_7\,
      S(3) => \Incrementer_i[8]_i_2_n_0\,
      S(2) => \Incrementer_i[8]_i_3_n_0\,
      S(1) => \Incrementer_i[8]_i_4_n_0\,
      S(0) => \Incrementer_i[8]_i_5_n_0\
    );
\Incrementer_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Incr_by_1,
      D => \Incrementer_i_reg[8]_i_1_n_6\,
      Q => Incrementer_i_reg(9),
      R => \s_level_out_bus_d4_reg[2]\(0)
    );
\Incrementer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(0),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(0),
      R => core_aresetn_0
    );
\Incrementer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(10),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(10),
      R => core_aresetn_0
    );
\Incrementer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(11),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(11),
      R => core_aresetn_0
    );
\Incrementer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(12),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(12),
      R => core_aresetn_0
    );
\Incrementer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(13),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(13),
      R => core_aresetn_0
    );
\Incrementer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(14),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(14),
      R => core_aresetn_0
    );
\Incrementer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(15),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(15),
      R => core_aresetn_0
    );
\Incrementer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(16),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(16),
      R => core_aresetn_0
    );
\Incrementer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(17),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(17),
      R => core_aresetn_0
    );
\Incrementer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(18),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(18),
      R => core_aresetn_0
    );
\Incrementer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(19),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(19),
      R => core_aresetn_0
    );
\Incrementer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(1),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(1),
      R => core_aresetn_0
    );
\Incrementer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(20),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(20),
      R => core_aresetn_0
    );
\Incrementer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(21),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(21),
      R => core_aresetn_0
    );
\Incrementer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(22),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(22),
      R => core_aresetn_0
    );
\Incrementer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(23),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(23),
      R => core_aresetn_0
    );
\Incrementer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(24),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(24),
      R => core_aresetn_0
    );
\Incrementer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(25),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(25),
      R => core_aresetn_0
    );
\Incrementer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(26),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(26),
      R => core_aresetn_0
    );
\Incrementer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(27),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(27),
      R => core_aresetn_0
    );
\Incrementer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(28),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(28),
      R => core_aresetn_0
    );
\Incrementer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(29),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(29),
      R => core_aresetn_0
    );
\Incrementer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(2),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(2),
      R => core_aresetn_0
    );
\Incrementer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(30),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(30),
      R => core_aresetn_0
    );
\Incrementer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(31),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(31),
      R => core_aresetn_0
    );
\Incrementer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(3),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(3),
      R => core_aresetn_0
    );
\Incrementer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(4),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(4),
      R => core_aresetn_0
    );
\Incrementer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(5),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(5),
      R => core_aresetn_0
    );
\Incrementer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(6),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(6),
      R => core_aresetn_0
    );
\Incrementer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(7),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(7),
      R => core_aresetn_0
    );
\Incrementer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(8),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(8),
      R => core_aresetn_0
    );
\Incrementer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Incrementer_i_reg(9),
      Q => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(9),
      R => core_aresetn_0
    );
Overflow_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Overflow,
      Q => Overflow_D1,
      R => core_aresetn_0
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(14),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(14),
      I2 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(15),
      I3 => Q(15),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(12),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(12),
      I2 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(13),
      I3 => Q(13),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(10),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(10),
      I2 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(11),
      I3 => Q(11),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(8),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(8),
      I2 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(9),
      I3 => Q(9),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(14),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(14),
      I2 => Q(15),
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(15),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(12),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(12),
      I2 => Q(13),
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(13),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(10),
      I2 => Q(11),
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(11),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(8),
      I2 => Q(9),
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(9),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(6),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(6),
      I2 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(7),
      I3 => Q(7),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(4),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(4),
      I2 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(5),
      I3 => Q(5),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(2),
      I2 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(3),
      I3 => Q(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(0),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(0),
      I2 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(1),
      I3 => Q(1),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(6),
      I2 => Q(7),
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(7),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(4),
      I2 => Q(5),
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(5),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(2),
      I2 => Q(3),
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(3),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(0),
      I2 => Q(1),
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(1),
      O => \i__carry_i_8_n_0\
    );
\incrementer_input_reg_val_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(0),
      Q => \in\(0),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(10),
      Q => \in\(10),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(11),
      Q => \in\(11),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(12),
      Q => \in\(12),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(13),
      Q => \in\(13),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(14),
      Q => \in\(14),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(15),
      Q => \in\(15),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(16),
      Q => \in\(16),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(17),
      Q => \in\(17),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(18),
      Q => \in\(18),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(19),
      Q => \in\(19),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(1),
      Q => \in\(1),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(20),
      Q => \in\(20),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(21),
      Q => \in\(21),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(22),
      Q => \in\(22),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(23),
      Q => \in\(23),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(24),
      Q => \in\(24),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(25),
      Q => \in\(25),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(26),
      Q => \in\(26),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(27),
      Q => \in\(27),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(28),
      Q => \in\(28),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(29),
      Q => \in\(29),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(2),
      Q => \in\(2),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(30),
      Q => \in\(30),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(31),
      Q => \in\(31),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(3),
      Q => \in\(3),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(4),
      Q => \in\(4),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(5),
      Q => \in\(5),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(6),
      Q => \in\(6),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(7),
      Q => \in\(7),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(8),
      Q => \in\(8),
      R => '0'
    );
\incrementer_input_reg_val_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(9),
      Q => \in\(9),
      R => '0'
    );
\p_in_d1_cdc_from_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Acc_OF_0,
      I1 => p_in_d1_cdc_from_reg,
      O => p_in_d1_cdc_from_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_axi_interface is
  port (
    Bus2IP_RdCE : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Lat_Status_Reg_FOC_Rd_En_reg : out STD_LOGIC;
    Lat_Status_Reg_FOC_Rd_En_reg_0 : out STD_LOGIC;
    Lat_Status_Reg_WIF_Rd_En_reg : out STD_LOGIC;
    Addr_3downto0_is_0x4 : out STD_LOGIC;
    Lat_Intr_Reg_GIE_Rd_En_reg : out STD_LOGIC;
    Intr_Reg_Set_Rd_En : out STD_LOGIC;
    Lat_Intr_Reg_IER_Rd_En_reg : out STD_LOGIC;
    Lat_Intr_Reg_ISR_Rd_En_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Addr_3downto0_is_0xC : out STD_LOGIC;
    Lat_Enlog_Reg_Set_Rd_En_reg : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_10_out11_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_6_out7_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    Event_Log_Set_Rd_En : out STD_LOGIC;
    Addr_7downto4_is_0x0 : out STD_LOGIC;
    Global_Intr_En_reg : out STD_LOGIC;
    Interval_Cnt_En0 : out STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \IER_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Sample_Interval_i_reg_CDC_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Status_Reg_Set_Rd_En : out STD_LOGIC;
    p_23_in : out STD_LOGIC;
    Metric_Sel_Reg_0_Rd_En : out STD_LOGIC;
    Sel_Reg_Set_Rd_En : out STD_LOGIC;
    Global_Clk_Cnt_LSB_Rd_En : out STD_LOGIC;
    Global_Clk_Cnt_MSB_Rd_En : out STD_LOGIC;
    Global_Clk_Cnt_Set_Rd_En : out STD_LOGIC;
    Samp_Incr_Reg_Set_Rd_En : out STD_LOGIC;
    Samp_Metric_Cnt_Reg_Set_Rd_En : out STD_LOGIC;
    Control_Set_Rd_En : out STD_LOGIC;
    Latency_ID_Rd_En : out STD_LOGIC;
    ID_Mask_Rd_En : out STD_LOGIC;
    Control_Set_Wr_En : out STD_LOGIC;
    \Latency_WID_CDC_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WID_Mask_CDC_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Metric_Cnt_Reg_Set_Rd_En : out STD_LOGIC;
    Incr_Reg_Set_Rd_En : out STD_LOGIC;
    Rng_Reg_Set_Rd_En : out STD_LOGIC;
    Addr_3downto0_is_0x8 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    IP2Bus_DataValid_reg : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Intr_In_sync : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Intr_Reg_ISR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    IP2Bus_DataValid_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_axi_interface;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_axi_interface is
  signal \^addr_3downto0_is_0x4\ : STD_LOGIC;
  signal \^addr_3downto0_is_0xc\ : STD_LOGIC;
  signal \^addr_7downto4_is_0x0\ : STD_LOGIC;
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^bus2ip_rdce\ : STD_LOGIC;
  signal Bus2IP_WrCE : STD_LOGIC;
  signal \GEN_ISR_REG[0].ISR[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_3_n_0\ : STD_LOGIC;
  signal \^intr_reg_set_rd_en\ : STD_LOGIC;
  signal Lat_Event_Log_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Event_Log_Set_Rd_En_i_3_n_0 : STD_LOGIC;
  signal Lat_ID_Mask_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Incr_Reg_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Sample_Reg_Rd_En_i_2_n_0 : STD_LOGIC;
  signal \^lat_status_reg_foc_rd_en_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \WID_Mask_CDC[15]_i_2_n_0\ : STD_LOGIC;
  signal arready_i0 : STD_LOGIC;
  signal arready_i_i_1_n_0 : STD_LOGIC;
  signal awready_i_i_1_n_0 : STD_LOGIC;
  signal \bus2ip_addr_i[15]_i_1_n_0\ : STD_LOGIC;
  signal bvalid_i_2_n_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal rd_in_progress : STD_LOGIC;
  signal rd_in_progress_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal wr_req_pend : STD_LOGIC;
  signal wr_req_pend_addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_req_pend_i_1_n_0 : STD_LOGIC;
  signal wr_req_pend_pulse : STD_LOGIC;
  signal write_req : STD_LOGIC;
  signal write_req_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \IER[12]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of Lat_Addr_3downto0_is_0x4_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of Lat_Addr_3downto0_is_0xC_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of Lat_Addr_7downto4_is_0x0_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of Lat_Enlog_Reg_Set_Rd_En_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of Lat_Event_Log_Set_Rd_En_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of Lat_Global_Clk_Cnt_MSB_Rd_En_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of Lat_Incr_Reg_Set_Rd_En_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_GIE_Rd_En_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_IER_Rd_En_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_ISR_Rd_En_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_Set_Rd_En_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of Lat_Metric_Cnt_Reg_Set_Rd_En_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of Lat_Rng_Reg_Set_Rd_En_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of Lat_Samp_Incr_Reg_Set_Rd_En_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of Lat_Sample_Interval_Rd_En_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of Lat_Sel_Reg_Set_Rd_En_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of Lat_Status_Reg_Set_Rd_En_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Sample_Interval_i_reg_CDC[31]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \WID_Mask_CDC[15]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of awready_i_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of bvalid_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of write_req_i_1 : label is "soft_lutpair15";
begin
  Addr_3downto0_is_0x4 <= \^addr_3downto0_is_0x4\;
  Addr_3downto0_is_0xC <= \^addr_3downto0_is_0xc\;
  Addr_7downto4_is_0x0 <= \^addr_7downto4_is_0x0\;
  Bus2IP_RdCE <= \^bus2ip_rdce\;
  Intr_Reg_Set_Rd_En <= \^intr_reg_set_rd_en\;
  Lat_Status_Reg_FOC_Rd_En_reg_0 <= \^lat_status_reg_foc_rd_en_reg_0\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\GEN_ISR_REG[0].ISR[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(0),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(0),
      I4 => Intr_Reg_ISR(0),
      O => p_14_out
    );
\GEN_ISR_REG[0].ISR[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\,
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\
    );
\GEN_ISR_REG[10].ISR[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(10),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(10),
      I4 => Intr_Reg_ISR(10),
      O => p_2_out
    );
\GEN_ISR_REG[11].ISR[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(11),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(11),
      I4 => Intr_Reg_ISR(11),
      O => p_1_out
    );
\GEN_ISR_REG[12].ISR[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(12),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(12),
      I4 => Intr_Reg_ISR(12),
      O => p_0_out
    );
\GEN_ISR_REG[1].ISR[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(1),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(1),
      I4 => Intr_Reg_ISR(1),
      O => p_13_out
    );
\GEN_ISR_REG[2].ISR[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(2),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(2),
      I4 => Intr_Reg_ISR(2),
      O => p_12_out
    );
\GEN_ISR_REG[3].ISR[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(3),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(3),
      I4 => Intr_Reg_ISR(3),
      O => p_10_out11_out
    );
\GEN_ISR_REG[4].ISR[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(4),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(4),
      I4 => Intr_Reg_ISR(4),
      O => p_9_out
    );
\GEN_ISR_REG[5].ISR[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(5),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(5),
      I4 => Intr_Reg_ISR(5),
      O => p_8_out
    );
\GEN_ISR_REG[6].ISR[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(6),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(6),
      I4 => Intr_Reg_ISR(6),
      O => p_6_out7_out
    );
\GEN_ISR_REG[7].ISR[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(7),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(7),
      I4 => Intr_Reg_ISR(7),
      O => p_5_out
    );
\GEN_ISR_REG[8].ISR[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(8),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(8),
      I4 => Intr_Reg_ISR(8),
      O => p_4_out
    );
\GEN_ISR_REG[9].ISR[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => \GEN_ISR_REG[0].ISR[0]_i_2_n_0\,
      I1 => s_axi_wdata(9),
      I2 => s_axi_aresetn,
      I3 => Intr_In_sync(9),
      I4 => Intr_Reg_ISR(9),
      O => p_3_out
    );
\GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_2_n_0\,
      O => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => Bus2IP_Addr(1),
      I3 => Bus2IP_Addr(0),
      I4 => \^q\(0),
      O => \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_2_n_0\
    );
\GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(11),
      I1 => Bus2IP_Addr(10),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => Lat_Event_Log_Set_Rd_En_i_3_n_0,
      I5 => Bus2IP_WrCE,
      O => \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_3_n_0\
    );
\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\,
      I1 => \^addr_7downto4_is_0x0\,
      I2 => s_axi_wvalid,
      I3 => write_req,
      I4 => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_3_n_0\,
      O => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => Bus2IP_Addr(0),
      I3 => Bus2IP_Addr(1),
      O => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\
    );
\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Lat_Event_Log_Set_Rd_En_i_3_n_0,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => Bus2IP_Addr(10),
      I4 => Bus2IP_Addr(11),
      O => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_3_n_0\
    );
Global_Intr_En_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_3_n_0\,
      O => Global_Intr_En_reg
    );
\IER[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_2_n_0\,
      O => \IER_reg[12]\(0)
    );
\IP2Bus_Data_sampled_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(0),
      Q => s_axi_rdata(0),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(10),
      Q => s_axi_rdata(10),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(11),
      Q => s_axi_rdata(11),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(12),
      Q => s_axi_rdata(12),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(13),
      Q => s_axi_rdata(13),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(14),
      Q => s_axi_rdata(14),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(15),
      Q => s_axi_rdata(15),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(16),
      Q => s_axi_rdata(16),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(17),
      Q => s_axi_rdata(17),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(18),
      Q => s_axi_rdata(18),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(19),
      Q => s_axi_rdata(19),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(1),
      Q => s_axi_rdata(1),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(20),
      Q => s_axi_rdata(20),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(21),
      Q => s_axi_rdata(21),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(22),
      Q => s_axi_rdata(22),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(23),
      Q => s_axi_rdata(23),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(24),
      Q => s_axi_rdata(24),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(25),
      Q => s_axi_rdata(25),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(26),
      Q => s_axi_rdata(26),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(27),
      Q => s_axi_rdata(27),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(28),
      Q => s_axi_rdata(28),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(29),
      Q => s_axi_rdata(29),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(2),
      Q => s_axi_rdata(2),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(30),
      Q => s_axi_rdata(30),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(31),
      Q => s_axi_rdata(31),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(3),
      Q => s_axi_rdata(3),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(4),
      Q => s_axi_rdata(4),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(5),
      Q => s_axi_rdata(5),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(6),
      Q => s_axi_rdata(6),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(7),
      Q => s_axi_rdata(7),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(8),
      Q => s_axi_rdata(8),
      R => SR(0)
    );
\IP2Bus_Data_sampled_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(9),
      Q => s_axi_rdata(9),
      R => SR(0)
    );
Interval_Cnt_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_3_n_0\,
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => Interval_Cnt_En0
    );
Lat_Addr_3downto0_is_0x4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^q\(0),
      I1 => Bus2IP_Addr(0),
      I2 => Bus2IP_Addr(1),
      I3 => \^q\(1),
      O => \^addr_3downto0_is_0x4\
    );
Lat_Addr_3downto0_is_0x8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Bus2IP_Addr(1),
      I1 => Bus2IP_Addr(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => Addr_3downto0_is_0x8
    );
Lat_Addr_3downto0_is_0xC_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => Bus2IP_Addr(0),
      I3 => Bus2IP_Addr(1),
      O => \^addr_3downto0_is_0xc\
    );
Lat_Addr_7downto4_is_0x0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \^addr_7downto4_is_0x0\
    );
Lat_Control_Set_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^lat_status_reg_foc_rd_en_reg_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => Lat_ID_Mask_Rd_En_i_2_n_0,
      O => Control_Set_Rd_En
    );
Lat_Enlog_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => Lat_Incr_Reg_Set_Rd_En_i_2_n_0,
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => Lat_Enlog_Reg_Set_Rd_En_reg
    );
Lat_Event_Log_Set_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Bus2IP_Addr(10),
      I1 => Bus2IP_Addr(11),
      I2 => \^bus2ip_rdce\,
      I3 => Lat_Event_Log_Set_Rd_En_i_2_n_0,
      I4 => \^addr_7downto4_is_0x0\,
      I5 => Lat_Event_Log_Set_Rd_En_i_3_n_0,
      O => Event_Log_Set_Rd_En
    );
Lat_Event_Log_Set_Rd_En_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => Lat_Event_Log_Set_Rd_En_i_2_n_0
    );
Lat_Event_Log_Set_Rd_En_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(12),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      O => Lat_Event_Log_Set_Rd_En_i_3_n_0
    );
Lat_Global_Clk_Cnt_LSB_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      I1 => \^addr_3downto0_is_0x4\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => Global_Clk_Cnt_LSB_Rd_En
    );
Lat_Global_Clk_Cnt_MSB_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      I1 => \^lat_status_reg_foc_rd_en_reg_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => Global_Clk_Cnt_MSB_Rd_En
    );
Lat_Global_Clk_Cnt_MSB_Rd_En_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => Bus2IP_Addr(0),
      I2 => Bus2IP_Addr(1),
      I3 => \^q\(1),
      O => \^lat_status_reg_foc_rd_en_reg_0\
    );
Lat_Global_Clk_Cnt_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      O => Global_Clk_Cnt_Set_Rd_En
    );
Lat_ID_Mask_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => Lat_ID_Mask_Rd_En_i_2_n_0,
      O => ID_Mask_Rd_En
    );
Lat_ID_Mask_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => Lat_Event_Log_Set_Rd_En_i_3_n_0,
      I2 => \^q\(7),
      I3 => Bus2IP_Addr(10),
      I4 => Bus2IP_Addr(11),
      I5 => \^q\(6),
      O => Lat_ID_Mask_Rd_En_i_2_n_0
    );
Lat_Incr_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => Lat_Incr_Reg_Set_Rd_En_i_2_n_0,
      O => Incr_Reg_Set_Rd_En
    );
Lat_Incr_Reg_Set_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => Bus2IP_Addr(11),
      I2 => Bus2IP_Addr(10),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => Lat_Event_Log_Set_Rd_En_i_3_n_0,
      O => Lat_Incr_Reg_Set_Rd_En_i_2_n_0
    );
Lat_Intr_Reg_GIE_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => \^intr_reg_set_rd_en\,
      O => Lat_Intr_Reg_GIE_Rd_En_reg
    );
Lat_Intr_Reg_IER_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => \^intr_reg_set_rd_en\,
      O => Lat_Intr_Reg_IER_Rd_En_reg
    );
Lat_Intr_Reg_ISR_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^intr_reg_set_rd_en\,
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => Lat_Intr_Reg_ISR_Rd_En_reg
    );
Lat_Intr_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(3),
      O => \^intr_reg_set_rd_en\
    );
Lat_Latency_ID_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^addr_3downto0_is_0x4\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => Lat_ID_Mask_Rd_En_i_2_n_0,
      O => Latency_ID_Rd_En
    );
Lat_Metric_Cnt_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => Lat_Incr_Reg_Set_Rd_En_i_2_n_0,
      O => Metric_Cnt_Reg_Set_Rd_En
    );
Lat_Metric_Sel_Reg_0_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^addr_3downto0_is_0x4\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      O => Metric_Sel_Reg_0_Rd_En
    );
Lat_Rng_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => Lat_Incr_Reg_Set_Rd_En_i_2_n_0,
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => Rng_Reg_Set_Rd_En
    );
Lat_Samp_Incr_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0,
      O => Samp_Incr_Reg_Set_Rd_En
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(0),
      I4 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0,
      O => Samp_Metric_Cnt_Reg_Set_Rd_En
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^bus2ip_rdce\,
      I2 => Lat_Event_Log_Set_Rd_En_i_3_n_0,
      I3 => \^q\(7),
      I4 => Bus2IP_Addr(10),
      I5 => Bus2IP_Addr(11),
      O => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0
    );
Lat_Sample_Interval_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => p_23_in
    );
Lat_Sample_Reg_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      I5 => \^addr_3downto0_is_0xc\,
      O => E(0)
    );
Lat_Sample_Reg_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => Bus2IP_Addr(11),
      I2 => Bus2IP_Addr(10),
      I3 => \^q\(7),
      I4 => \^q\(6),
      I5 => Lat_Event_Log_Set_Rd_En_i_3_n_0,
      O => Lat_Sample_Reg_Rd_En_i_2_n_0
    );
Lat_Sel_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => Sel_Reg_Set_Rd_En
    );
Lat_Status_Reg_FOC_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^lat_status_reg_foc_rd_en_reg_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      O => Lat_Status_Reg_FOC_Rd_En_reg
    );
Lat_Status_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(4),
      O => Status_Reg_Set_Rd_En
    );
Lat_Status_Reg_WIF_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^addr_3downto0_is_0x4\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => Lat_Sample_Reg_Rd_En_i_2_n_0,
      O => Lat_Status_Reg_WIF_Rd_En_reg
    );
\Latency_WID_CDC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^addr_3downto0_is_0x4\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \WID_Mask_CDC[15]_i_2_n_0\,
      O => \Latency_WID_CDC_reg[15]\(0)
    );
Metrics_Cnt_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^lat_status_reg_foc_rd_en_reg_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \WID_Mask_CDC[15]_i_2_n_0\,
      O => Control_Set_Wr_En
    );
\Sample_Interval_i_reg_CDC[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_2_n_0\,
      O => \Sample_Interval_i_reg_CDC_reg[31]\(0)
    );
\WID_Mask_CDC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \WID_Mask_CDC[15]_i_2_n_0\,
      O => \WID_Mask_CDC_reg[15]\(0)
    );
\WID_Mask_CDC[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(11),
      I1 => Bus2IP_Addr(10),
      I2 => \^q\(7),
      I3 => Lat_Event_Log_Set_Rd_En_i_3_n_0,
      I4 => \^q\(6),
      I5 => Bus2IP_WrCE,
      O => \WID_Mask_CDC[15]_i_2_n_0\
    );
\WID_Mask_CDC[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => write_req,
      O => Bus2IP_WrCE
    );
arready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => rd_in_progress,
      I1 => \^bus2ip_rdce\,
      I2 => s_axi_awvalid,
      I3 => write_req,
      I4 => s_axi_aresetn,
      I5 => arready_i0,
      O => arready_i_i_1_n_0
    );
arready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arready_i_i_1_n_0,
      Q => \^s_axi_arready\,
      R => '0'
    );
awready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_arvalid,
      I2 => \^bus2ip_rdce\,
      I3 => write_req,
      I4 => s_axi_aresetn,
      I5 => p_4_in,
      O => awready_i_i_1_n_0
    );
awready_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_awvalid,
      O => p_4_in
    );
awready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => awready_i_i_1_n_0,
      Q => \^s_axi_awready\,
      R => '0'
    );
\bus2ip_addr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_awaddr(0),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(0),
      I5 => arready_i0,
      O => p_2_in(0)
    );
\bus2ip_addr_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_awaddr(10),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(10),
      I5 => arready_i0,
      O => p_2_in(10)
    );
\bus2ip_addr_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_awaddr(11),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(11),
      I5 => arready_i0,
      O => p_2_in(11)
    );
\bus2ip_addr_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => s_axi_awaddr(12),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(12),
      I5 => arready_i0,
      O => p_2_in(12)
    );
\bus2ip_addr_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(13),
      I1 => s_axi_awaddr(13),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(13),
      I5 => arready_i0,
      O => p_2_in(13)
    );
\bus2ip_addr_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(14),
      I1 => s_axi_awaddr(14),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(14),
      I5 => arready_i0,
      O => p_2_in(14)
    );
\bus2ip_addr_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_arready\,
      I3 => s_axi_arvalid,
      I4 => wr_req_pend,
      O => \bus2ip_addr_i[15]_i_1_n_0\
    );
\bus2ip_addr_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(15),
      I1 => s_axi_awaddr(15),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(15),
      I5 => arready_i0,
      O => p_2_in(15)
    );
\bus2ip_addr_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_awaddr(1),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(1),
      I5 => arready_i0,
      O => p_2_in(1)
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_awaddr(2),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(2),
      I5 => arready_i0,
      O => p_2_in(2)
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_awaddr(3),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(3),
      I5 => arready_i0,
      O => p_2_in(3)
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_awaddr(4),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(4),
      I5 => arready_i0,
      O => p_2_in(4)
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_awaddr(5),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(5),
      I5 => arready_i0,
      O => p_2_in(5)
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_awaddr(6),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(6),
      I5 => arready_i0,
      O => p_2_in(6)
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_awaddr(7),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(7),
      I5 => arready_i0,
      O => p_2_in(7)
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_awaddr(8),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(8),
      I5 => arready_i0,
      O => p_2_in(8)
    );
\bus2ip_addr_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_awaddr(9),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(9),
      I5 => arready_i0,
      O => p_2_in(9)
    );
\bus2ip_addr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(0),
      Q => Bus2IP_Addr(0),
      R => SR(0)
    );
\bus2ip_addr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(10),
      Q => Bus2IP_Addr(10),
      R => SR(0)
    );
\bus2ip_addr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(11),
      Q => Bus2IP_Addr(11),
      R => SR(0)
    );
\bus2ip_addr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(12),
      Q => Bus2IP_Addr(12),
      R => SR(0)
    );
\bus2ip_addr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(13),
      Q => Bus2IP_Addr(13),
      R => SR(0)
    );
\bus2ip_addr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(14),
      Q => Bus2IP_Addr(14),
      R => SR(0)
    );
\bus2ip_addr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(15),
      Q => Bus2IP_Addr(15),
      R => SR(0)
    );
\bus2ip_addr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(1),
      Q => Bus2IP_Addr(1),
      R => SR(0)
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(2),
      Q => \^q\(0),
      R => SR(0)
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(3),
      Q => \^q\(1),
      R => SR(0)
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(4),
      Q => \^q\(2),
      R => SR(0)
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(5),
      Q => \^q\(3),
      R => SR(0)
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(6),
      Q => \^q\(4),
      R => SR(0)
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(7),
      Q => \^q\(5),
      R => SR(0)
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(8),
      Q => \^q\(6),
      R => SR(0)
    );
\bus2ip_addr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(9),
      Q => \^q\(7),
      R => SR(0)
    );
bvalid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => write_req,
      I1 => \^bus2ip_rdce\,
      I2 => s_axi_wvalid,
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid\,
      O => bvalid_i_2_n_0
    );
bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bvalid_i_2_n_0,
      Q => \^s_axi_bvalid\,
      R => SR(0)
    );
rd_in_progress_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      I3 => rd_in_progress,
      O => rd_in_progress_i_1_n_0
    );
rd_in_progress_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_in_progress_i_1_n_0,
      Q => rd_in_progress,
      R => SR(0)
    );
read_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s_axi_arvalid,
      O => arready_i0
    );
read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arready_i0,
      Q => \^bus2ip_rdce\,
      R => SR(0)
    );
rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_DataValid_reg,
      Q => \^s_axi_rvalid\,
      R => SR(0)
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_req,
      I1 => \^bus2ip_rdce\,
      O => s_axi_wready
    );
\wr_req_pend_addr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      O => wr_req_pend_pulse
    );
\wr_req_pend_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(0),
      Q => wr_req_pend_addr(0),
      R => SR(0)
    );
\wr_req_pend_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(10),
      Q => wr_req_pend_addr(10),
      R => SR(0)
    );
\wr_req_pend_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(11),
      Q => wr_req_pend_addr(11),
      R => SR(0)
    );
\wr_req_pend_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(12),
      Q => wr_req_pend_addr(12),
      R => SR(0)
    );
\wr_req_pend_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(13),
      Q => wr_req_pend_addr(13),
      R => SR(0)
    );
\wr_req_pend_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(14),
      Q => wr_req_pend_addr(14),
      R => SR(0)
    );
\wr_req_pend_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(15),
      Q => wr_req_pend_addr(15),
      R => SR(0)
    );
\wr_req_pend_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(1),
      Q => wr_req_pend_addr(1),
      R => SR(0)
    );
\wr_req_pend_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(2),
      Q => wr_req_pend_addr(2),
      R => SR(0)
    );
\wr_req_pend_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(3),
      Q => wr_req_pend_addr(3),
      R => SR(0)
    );
\wr_req_pend_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(4),
      Q => wr_req_pend_addr(4),
      R => SR(0)
    );
\wr_req_pend_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(5),
      Q => wr_req_pend_addr(5),
      R => SR(0)
    );
\wr_req_pend_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(6),
      Q => wr_req_pend_addr(6),
      R => SR(0)
    );
\wr_req_pend_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(7),
      Q => wr_req_pend_addr(7),
      R => SR(0)
    );
\wr_req_pend_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(8),
      Q => wr_req_pend_addr(8),
      R => SR(0)
    );
\wr_req_pend_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(9),
      Q => wr_req_pend_addr(9),
      R => SR(0)
    );
wr_req_pend_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_arready\,
      I3 => s_axi_arvalid,
      I4 => \^bus2ip_rdce\,
      I5 => wr_req_pend,
      O => wr_req_pend_i_1_n_0
    );
wr_req_pend_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_req_pend_i_1_n_0,
      Q => wr_req_pend,
      R => SR(0)
    );
write_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => write_req,
      I3 => s_axi_wvalid,
      O => write_req_i_1_n_0
    );
write_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => write_req_i_1_n_0,
      Q => write_req,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync is
  port (
    s_out_d5_reg_0 : out STD_LOGIC;
    s_out_d6_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    s_out_re : in STD_LOGIC;
    Bus2IP_RdCE : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_in_d1_cdc_from_reg0 : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  E(0) <= scndry_out_int_d1;
  s_out_d5_reg_0 <= s_out_d4;
  s_out_d6_reg_0 <= s_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => Bus2IP_RdCE,
      O => p_in_d1_cdc_from_reg0
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => core_aresetn
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => core_aresetn
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => core_aresetn
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => core_aresetn
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => core_aresetn
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => core_aresetn
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => core_aresetn
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => core_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_3 is
  port (
    s_out_d1_cdc_to_reg_0 : out STD_LOGIC;
    s_out_d5_reg_0 : out STD_LOGIC;
    s_out_d6_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \IP2Bus_Data_reg[8]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[1]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[0]\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \IP2Bus_Data_reg[7]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[31]\ : out STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    p_in_d1_cdc_from_reg0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_out_re_0 : in STD_LOGIC;
    Metric_ram_Out_Reg_CDCR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Lat_Status_Reg_WIF_Rd_En : in STD_LOGIC;
    Lat_Status_Reg_FOC_Rd_En : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Sample_Time_Diff_Reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Use_Ext_Trigger_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Wr_Lat_Start : in STD_LOGIC;
    Wr_Lat_End : in STD_LOGIC;
    Rd_Lat_Start_CDC_reg : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    Reset_On_Sample_Int_Lapse_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Lat_Global_Clk_Cnt_Set_Rd_En : in STD_LOGIC;
    \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Sample_Interval_i_reg_CDC_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Latency_WID_CDC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Latency_RID_CDC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Lat_Status_Reg_Set_Rd_En : in STD_LOGIC;
    Lat_Sample_Interval_Rd_En : in STD_LOGIC;
    Lat_Sel_Reg_Set_Rd_En : in STD_LOGIC;
    \WID_Mask_CDC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Lat_Control_Set_Rd_En : in STD_LOGIC;
    \IER_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Lat_Latency_ID_Rd_En : in STD_LOGIC;
    Global_Intr_En : in STD_LOGIC;
    Lat_Intr_Reg_GIE_Rd_En : in STD_LOGIC;
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Intr_Reg_ISR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Lat_ID_Mask_Rd_En : in STD_LOGIC;
    Lat_Intr_Reg_Set_Rd_En : in STD_LOGIC;
    Lat_Intr_Reg_IER_Rd_En : in STD_LOGIC;
    Lat_Intr_Reg_ISR_Rd_En_reg : in STD_LOGIC;
    \RID_Mask_CDC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Lat_Rng_Reg_Set_Rd_En : in STD_LOGIC;
    Lat_Addr_7downto4_is_0x0 : in STD_LOGIC;
    Lat_Rng_Reg_Set_Rd_En_reg : in STD_LOGIC;
    Lat_Samp_Incr_Reg_Set_Rd_En_reg : in STD_LOGIC;
    Lat_Addr_3downto0_is_0xC : in STD_LOGIC;
    Lat_Addr_3downto0_is_0x8 : in STD_LOGIC;
    Lat_Metric_Sel_Reg_0_Rd_En : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Lat_Global_Clk_Cnt_LSB_Rd_En : in STD_LOGIC;
    Lat_Global_Clk_Cnt_MSB_Rd_En : in STD_LOGIC;
    Lat_Addr_3downto0_is_0x4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_3 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_3 is
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_4_n_0\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_7\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_1\ : label is "soft_lutpair148";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  \out\ <= scndry_out_int_d1;
  s_out_d1_cdc_to_reg_0 <= p_in_d1_cdc_from;
  s_out_d5_reg_0 <= s_out_d4;
  s_out_d6_reg_0 <= s_out_d5;
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_2_n_0\,
      I1 => \IP2Bus_Data[0]_i_3_n_0\,
      I2 => \IP2Bus_Data[0]_i_4_n_0\,
      I3 => \IP2Bus_Data[0]_i_5_n_0\,
      I4 => \IP2Bus_Data[0]_i_6_n_0\,
      I5 => \IP2Bus_Data[1]_i_7_n_0\,
      O => \IP2Bus_Data_reg[0]\
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => D(0),
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => Q(0),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(0),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(0),
      I2 => \IP2Bus_Data[12]_i_6_n_0\,
      I3 => Intr_Reg_ISR(0),
      I4 => \IER_reg[12]\(0),
      I5 => \IP2Bus_Data[12]_i_5_n_0\,
      O => \IP2Bus_Data[0]_i_3_n_0\
    );
\IP2Bus_Data[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => Metric_ram_Out_Reg_CDCR(0),
      I1 => \IP2Bus_Data[31]_i_9_n_0\,
      I2 => \IP2Bus_Data[0]_i_7_n_0\,
      I3 => Global_Intr_En,
      I4 => Lat_Intr_Reg_GIE_Rd_En,
      O => \IP2Bus_Data[0]_i_4_n_0\
    );
\IP2Bus_Data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_11_n_0\,
      I1 => \WID_Mask_CDC_reg[15]\(0),
      I2 => \IP2Bus_Data[31]_i_12_n_0\,
      I3 => \Latency_WID_CDC_reg[15]\(0),
      I4 => Use_Ext_Trigger_reg(0),
      I5 => \IP2Bus_Data[17]_i_5_n_0\,
      O => \IP2Bus_Data[0]_i_5_n_0\
    );
\IP2Bus_Data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_8_n_0\,
      I1 => Reset_On_Sample_Int_Lapse_reg(0),
      I2 => \IP2Bus_Data[31]_i_6_n_0\,
      I3 => \Sample_Interval_i_reg_CDC_reg[31]\(0),
      I4 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(0),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[0]_i_6_n_0\
    );
\IP2Bus_Data[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Lat_ID_Mask_Rd_En,
      I1 => \IP2Bus_Data[31]_i_17_n_0\,
      I2 => Lat_Latency_ID_Rd_En,
      I3 => Lat_Intr_Reg_Set_Rd_En,
      O => \IP2Bus_Data[0]_i_7_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_2_n_0\,
      I1 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(10),
      I4 => \IP2Bus_Data[10]_i_3_n_0\,
      I5 => \IP2Bus_Data[10]_i_4_n_0\,
      O => p_1_in(7)
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(9),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(10),
      I4 => \Latency_WID_CDC_reg[15]\(10),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[10]_i_2_n_0\
    );
\IP2Bus_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(10),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(10),
      I4 => Intr_Reg_ISR(10),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[10]_i_3_n_0\
    );
\IP2Bus_Data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => D(10),
      I2 => \IP2Bus_Data[31]_i_14_n_0\,
      I3 => \Sample_Time_Diff_Reg_reg[31]\(10),
      I4 => \Sample_Interval_i_reg_CDC_reg[31]\(10),
      I5 => \IP2Bus_Data[31]_i_6_n_0\,
      O => \IP2Bus_Data[10]_i_4_n_0\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_2_n_0\,
      I1 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(11),
      I4 => \IP2Bus_Data[11]_i_3_n_0\,
      I5 => \IP2Bus_Data[11]_i_4_n_0\,
      O => p_1_in(8)
    );
\IP2Bus_Data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(10),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(11),
      I4 => \Latency_WID_CDC_reg[15]\(11),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[11]_i_2_n_0\
    );
\IP2Bus_Data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(11),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(11),
      I4 => Intr_Reg_ISR(11),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[11]_i_3_n_0\
    );
\IP2Bus_Data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => D(11),
      I2 => \IP2Bus_Data[31]_i_14_n_0\,
      I3 => \Sample_Time_Diff_Reg_reg[31]\(11),
      I4 => \Sample_Interval_i_reg_CDC_reg[31]\(11),
      I5 => \IP2Bus_Data[31]_i_6_n_0\,
      O => \IP2Bus_Data[11]_i_4_n_0\
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_2_n_0\,
      I1 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(12),
      I4 => \IP2Bus_Data[12]_i_3_n_0\,
      I5 => \IP2Bus_Data[12]_i_4_n_0\,
      O => p_1_in(9)
    );
\IP2Bus_Data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(11),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(12),
      I4 => \Latency_WID_CDC_reg[15]\(12),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[12]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(12),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(12),
      I4 => Intr_Reg_ISR(12),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[12]_i_3_n_0\
    );
\IP2Bus_Data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => D(12),
      I2 => \IP2Bus_Data[31]_i_14_n_0\,
      I3 => \Sample_Time_Diff_Reg_reg[31]\(12),
      I4 => \Sample_Interval_i_reg_CDC_reg[31]\(12),
      I5 => \IP2Bus_Data[31]_i_6_n_0\,
      O => \IP2Bus_Data[12]_i_4_n_0\
    );
\IP2Bus_Data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Lat_Intr_Reg_GIE_Rd_En,
      I1 => Lat_ID_Mask_Rd_En,
      I2 => \IP2Bus_Data[31]_i_17_n_0\,
      I3 => Lat_Latency_ID_Rd_En,
      I4 => Lat_Intr_Reg_Set_Rd_En,
      I5 => Lat_Intr_Reg_IER_Rd_En,
      O => \IP2Bus_Data[12]_i_5_n_0\
    );
\IP2Bus_Data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => Lat_Intr_Reg_ISR_Rd_En_reg,
      I1 => Lat_Intr_Reg_GIE_Rd_En,
      I2 => Lat_ID_Mask_Rd_En,
      I3 => \IP2Bus_Data[31]_i_17_n_0\,
      I4 => Lat_Latency_ID_Rd_En,
      I5 => Lat_Intr_Reg_Set_Rd_En,
      O => \IP2Bus_Data[12]_i_6_n_0\
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(13),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(13),
      I4 => \IP2Bus_Data[13]_i_2_n_0\,
      I5 => \IP2Bus_Data[13]_i_3_n_0\,
      O => p_1_in(10)
    );
\IP2Bus_Data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(13),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(13),
      I4 => \WID_Mask_CDC_reg[15]\(13),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[13]_i_2_n_0\
    );
\IP2Bus_Data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_WID_CDC_reg[15]\(13),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(13),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(13),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[13]_i_3_n_0\
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(14),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(14),
      I4 => \IP2Bus_Data[14]_i_2_n_0\,
      I5 => \IP2Bus_Data[14]_i_3_n_0\,
      O => p_1_in(11)
    );
\IP2Bus_Data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(14),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(14),
      I4 => \WID_Mask_CDC_reg[15]\(14),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[14]_i_2_n_0\
    );
\IP2Bus_Data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_WID_CDC_reg[15]\(14),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(14),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(14),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[14]_i_3_n_0\
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(15),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(15),
      I4 => \IP2Bus_Data[15]_i_2_n_0\,
      I5 => \IP2Bus_Data[15]_i_3_n_0\,
      O => p_1_in(12)
    );
\IP2Bus_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(15),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(15),
      I4 => \WID_Mask_CDC_reg[15]\(15),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[15]_i_2_n_0\
    );
\IP2Bus_Data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_WID_CDC_reg[15]\(15),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(15),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(15),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[15]_i_3_n_0\
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_2_n_0\,
      I1 => \IP2Bus_Data[16]_i_3_n_0\,
      I2 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I3 => scndry_out_int_d1,
      I4 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(16),
      I5 => \IP2Bus_Data[16]_i_4_n_0\,
      O => p_1_in(13)
    );
\IP2Bus_Data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(16),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(16),
      I4 => \RID_Mask_CDC_reg[15]\(0),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[16]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(0),
      I2 => \IP2Bus_Data[17]_i_5_n_0\,
      I3 => Use_Ext_Trigger_reg(2),
      I4 => D(16),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[16]_i_3_n_0\
    );
\IP2Bus_Data[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Sample_Interval_i_reg_CDC_reg[31]\(16),
      I1 => \IP2Bus_Data[31]_i_6_n_0\,
      I2 => \Sample_Time_Diff_Reg_reg[31]\(16),
      I3 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[16]_i_4_n_0\
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_2_n_0\,
      I1 => \IP2Bus_Data[17]_i_3_n_0\,
      I2 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I3 => scndry_out_int_d1,
      I4 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(17),
      I5 => \IP2Bus_Data[17]_i_4_n_0\,
      O => p_1_in(14)
    );
\IP2Bus_Data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(17),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(17),
      I4 => \RID_Mask_CDC_reg[15]\(1),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[17]_i_2_n_0\
    );
\IP2Bus_Data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(1),
      I2 => \IP2Bus_Data[17]_i_5_n_0\,
      I3 => Use_Ext_Trigger_reg(3),
      I4 => D(17),
      I5 => \IP2Bus_Data[31]_i_13_n_0\,
      O => \IP2Bus_Data[17]_i_3_n_0\
    );
\IP2Bus_Data[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \Sample_Interval_i_reg_CDC_reg[31]\(17),
      I1 => \IP2Bus_Data[31]_i_6_n_0\,
      I2 => \Sample_Time_Diff_Reg_reg[31]\(17),
      I3 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[17]_i_4_n_0\
    );
\IP2Bus_Data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Lat_Status_Reg_Set_Rd_En,
      I1 => Lat_Sample_Interval_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I4 => Lat_Sel_Reg_Set_Rd_En,
      I5 => Lat_Control_Set_Rd_En,
      O => \IP2Bus_Data[17]_i_5_n_0\
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(18),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(18),
      I4 => \IP2Bus_Data[18]_i_2_n_0\,
      I5 => \IP2Bus_Data[18]_i_3_n_0\,
      O => p_1_in(15)
    );
\IP2Bus_Data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(18),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(18),
      I4 => \RID_Mask_CDC_reg[15]\(2),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[18]_i_2_n_0\
    );
\IP2Bus_Data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(2),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(18),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(18),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[18]_i_3_n_0\
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(19),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(19),
      I4 => \IP2Bus_Data[19]_i_2_n_0\,
      I5 => \IP2Bus_Data[19]_i_3_n_0\,
      O => p_1_in(16)
    );
\IP2Bus_Data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(19),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(19),
      I4 => \RID_Mask_CDC_reg[15]\(3),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[19]_i_2_n_0\
    );
\IP2Bus_Data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(3),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(19),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(19),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[19]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_2_n_0\,
      I1 => \IP2Bus_Data[1]_i_3_n_0\,
      I2 => \IP2Bus_Data[1]_i_4_n_0\,
      I3 => \IP2Bus_Data[1]_i_5_n_0\,
      I4 => \IP2Bus_Data[1]_i_6_n_0\,
      I5 => \IP2Bus_Data[1]_i_7_n_0\,
      O => \IP2Bus_Data_reg[1]\
    );
\IP2Bus_Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => D(1),
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => Q(1),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(1),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[1]_i_2_n_0\
    );
\IP2Bus_Data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_10_n_0\,
      I1 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(1),
      I2 => \IP2Bus_Data[12]_i_6_n_0\,
      I3 => Intr_Reg_ISR(1),
      I4 => \IER_reg[12]\(1),
      I5 => \IP2Bus_Data[12]_i_5_n_0\,
      O => \IP2Bus_Data[1]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => Metric_ram_Out_Reg_CDCR(1),
      I1 => \IP2Bus_Data[31]_i_9_n_0\,
      I2 => \IP2Bus_Data[1]_i_8_n_0\,
      I3 => Lat_Status_Reg_WIF_Rd_En,
      I4 => Lat_Status_Reg_FOC_Rd_En,
      O => \IP2Bus_Data[1]_i_4_n_0\
    );
\IP2Bus_Data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_11_n_0\,
      I1 => \WID_Mask_CDC_reg[15]\(1),
      I2 => \IP2Bus_Data[31]_i_12_n_0\,
      I3 => \Latency_WID_CDC_reg[15]\(1),
      I4 => Use_Ext_Trigger_reg(1),
      I5 => \IP2Bus_Data[17]_i_5_n_0\,
      O => \IP2Bus_Data[1]_i_5_n_0\
    );
\IP2Bus_Data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_8_n_0\,
      I1 => Reset_On_Sample_Int_Lapse_reg(1),
      I2 => \IP2Bus_Data[31]_i_6_n_0\,
      I3 => \Sample_Interval_i_reg_CDC_reg[31]\(1),
      I4 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(1),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[1]_i_6_n_0\
    );
\IP2Bus_Data[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC,
      I1 => \IP2Bus_Data[31]_i_14_n_0\,
      I2 => \IP2Bus_Data[7]_i_4_n_0\,
      O => \IP2Bus_Data[1]_i_7_n_0\
    );
\IP2Bus_Data[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Lat_Sel_Reg_Set_Rd_En,
      I1 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => Lat_Status_Reg_Set_Rd_En,
      O => \IP2Bus_Data[1]_i_8_n_0\
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(20),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(20),
      I4 => \IP2Bus_Data[20]_i_2_n_0\,
      I5 => \IP2Bus_Data[20]_i_3_n_0\,
      O => p_1_in(17)
    );
\IP2Bus_Data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(20),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(20),
      I4 => \RID_Mask_CDC_reg[15]\(4),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[20]_i_2_n_0\
    );
\IP2Bus_Data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(4),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(20),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(20),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[20]_i_3_n_0\
    );
\IP2Bus_Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(21),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(21),
      I4 => \IP2Bus_Data[21]_i_2_n_0\,
      I5 => \IP2Bus_Data[21]_i_3_n_0\,
      O => p_1_in(18)
    );
\IP2Bus_Data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(21),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(21),
      I4 => \RID_Mask_CDC_reg[15]\(5),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[21]_i_2_n_0\
    );
\IP2Bus_Data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(5),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(21),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(21),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[21]_i_3_n_0\
    );
\IP2Bus_Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(22),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(22),
      I4 => \IP2Bus_Data[22]_i_2_n_0\,
      I5 => \IP2Bus_Data[22]_i_3_n_0\,
      O => p_1_in(19)
    );
\IP2Bus_Data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(22),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(22),
      I4 => \RID_Mask_CDC_reg[15]\(6),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[22]_i_2_n_0\
    );
\IP2Bus_Data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(6),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(22),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(22),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[22]_i_3_n_0\
    );
\IP2Bus_Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(23),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(23),
      I4 => \IP2Bus_Data[23]_i_2_n_0\,
      I5 => \IP2Bus_Data[23]_i_3_n_0\,
      O => p_1_in(20)
    );
\IP2Bus_Data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(23),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(23),
      I4 => \RID_Mask_CDC_reg[15]\(7),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[23]_i_2_n_0\
    );
\IP2Bus_Data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(7),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(23),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(23),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[23]_i_3_n_0\
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(24),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(24),
      I4 => \IP2Bus_Data[24]_i_2_n_0\,
      I5 => \IP2Bus_Data[24]_i_3_n_0\,
      O => p_1_in(21)
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(24),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(24),
      I4 => \RID_Mask_CDC_reg[15]\(8),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(8),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(24),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(24),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[24]_i_3_n_0\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(25),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(25),
      I4 => \IP2Bus_Data[25]_i_2_n_0\,
      I5 => \IP2Bus_Data[25]_i_3_n_0\,
      O => p_1_in(22)
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(25),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(25),
      I4 => \RID_Mask_CDC_reg[15]\(9),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(9),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(25),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(25),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[25]_i_3_n_0\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(26),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(26),
      I4 => \IP2Bus_Data[26]_i_2_n_0\,
      I5 => \IP2Bus_Data[26]_i_3_n_0\,
      O => p_1_in(23)
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(26),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(26),
      I4 => \RID_Mask_CDC_reg[15]\(10),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[26]_i_2_n_0\
    );
\IP2Bus_Data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(10),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(26),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(26),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[26]_i_3_n_0\
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(27),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(27),
      I4 => \IP2Bus_Data[27]_i_2_n_0\,
      I5 => \IP2Bus_Data[27]_i_3_n_0\,
      O => p_1_in(24)
    );
\IP2Bus_Data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(27),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(27),
      I4 => \RID_Mask_CDC_reg[15]\(11),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[27]_i_2_n_0\
    );
\IP2Bus_Data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(11),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(27),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(27),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[27]_i_3_n_0\
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(28),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(28),
      I4 => \IP2Bus_Data[28]_i_2_n_0\,
      I5 => \IP2Bus_Data[28]_i_3_n_0\,
      O => p_1_in(25)
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(28),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(28),
      I4 => \RID_Mask_CDC_reg[15]\(12),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[28]_i_2_n_0\
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(12),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(28),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(28),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(29),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(29),
      I4 => \IP2Bus_Data[29]_i_2_n_0\,
      I5 => \IP2Bus_Data[29]_i_3_n_0\,
      O => p_1_in(26)
    );
\IP2Bus_Data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(29),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(29),
      I4 => \RID_Mask_CDC_reg[15]\(13),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[29]_i_2_n_0\
    );
\IP2Bus_Data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(13),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(29),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(29),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[29]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_2_n_0\,
      I1 => \IP2Bus_Data[2]_i_3_n_0\,
      I2 => \IP2Bus_Data[2]_i_4_n_0\,
      I3 => \IP2Bus_Data[2]_i_5_n_0\,
      O => p_1_in(0)
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_11_n_0\,
      I1 => \WID_Mask_CDC_reg[15]\(2),
      I2 => \IP2Bus_Data[31]_i_12_n_0\,
      I3 => \Latency_WID_CDC_reg[15]\(2),
      I4 => Use_Ext_Trigger_reg(5),
      I5 => \IP2Bus_Data[17]_i_5_n_0\,
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(2),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(2),
      I4 => Intr_Reg_ISR(2),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[2]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00C000AA000000"
    )
        port map (
      I0 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(2),
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(2),
      I2 => Lat_Sample_Interval_Rd_En,
      I3 => scndry_out_int_d1,
      I4 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I5 => Lat_Addr_3downto0_is_0x4,
      O => \IP2Bus_Data[2]_i_4_n_0\
    );
\IP2Bus_Data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => D(2),
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => Q(2),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(2),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[2]_i_5_n_0\
    );
\IP2Bus_Data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(30),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(30),
      I4 => \IP2Bus_Data[30]_i_2_n_0\,
      I5 => \IP2Bus_Data[30]_i_3_n_0\,
      O => p_1_in(27)
    );
\IP2Bus_Data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(30),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(30),
      I4 => \RID_Mask_CDC_reg[15]\(14),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[30]_i_2_n_0\
    );
\IP2Bus_Data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(14),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(30),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(30),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[30]_i_3_n_0\
    );
\IP2Bus_Data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8AFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => Lat_Global_Clk_Cnt_MSB_Rd_En,
      I2 => Lat_Global_Clk_Cnt_LSB_Rd_En,
      I3 => s_axi_aresetn,
      I4 => \IP2Bus_Data[31]_i_4_n_0\,
      I5 => \IP2Bus_Data[31]_i_5_n_0\,
      O => \IP2Bus_Data_reg[31]\
    );
\IP2Bus_Data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Lat_Rng_Reg_Set_Rd_En,
      I1 => Lat_Addr_7downto4_is_0x0,
      I2 => Lat_Intr_Reg_Set_Rd_En,
      I3 => Lat_Latency_ID_Rd_En,
      I4 => \IP2Bus_Data[31]_i_17_n_0\,
      I5 => Lat_ID_Mask_Rd_En,
      O => \IP2Bus_Data[31]_i_10_n_0\
    );
\IP2Bus_Data[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Lat_Latency_ID_Rd_En,
      I1 => \IP2Bus_Data[31]_i_17_n_0\,
      I2 => Lat_ID_Mask_Rd_En,
      O => \IP2Bus_Data[31]_i_11_n_0\
    );
\IP2Bus_Data[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => Lat_Latency_ID_Rd_En,
      O => \IP2Bus_Data[31]_i_12_n_0\
    );
\IP2Bus_Data[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => Lat_Status_Reg_Set_Rd_En,
      I1 => Lat_Sample_Interval_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I4 => Lat_Sel_Reg_Set_Rd_En,
      I5 => Lat_Status_Reg_FOC_Rd_En,
      O => \IP2Bus_Data[31]_i_13_n_0\
    );
\IP2Bus_Data[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x4,
      I1 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => Lat_Addr_3downto0_is_0x8,
      O => \IP2Bus_Data[31]_i_14_n_0\
    );
\IP2Bus_Data[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Lat_Status_Reg_Set_Rd_En,
      I1 => Lat_Sample_Interval_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I4 => Lat_Sel_Reg_Set_Rd_En,
      I5 => Lat_Control_Set_Rd_En,
      O => \IP2Bus_Data[31]_i_17_n_0\
    );
\IP2Bus_Data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_6_n_0\,
      I1 => \Sample_Interval_i_reg_CDC_reg[31]\(31),
      I2 => \IP2Bus_Data[31]_i_3_n_0\,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(31),
      I4 => \IP2Bus_Data[31]_i_7_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => p_1_in(28)
    );
\IP2Bus_Data[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => scndry_out_int_d1,
      I1 => Lat_Global_Clk_Cnt_Set_Rd_En,
      O => \IP2Bus_Data[31]_i_3_n_0\
    );
\IP2Bus_Data[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => scndry_out_int_d1,
      I2 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I3 => Lat_Sel_Reg_Set_Rd_En,
      O => \IP2Bus_Data[31]_i_4_n_0\
    );
\IP2Bus_Data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC,
      I1 => Lat_Addr_3downto0_is_0x8,
      I2 => Lat_Sample_Interval_Rd_En,
      I3 => scndry_out_int_d1,
      I4 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I5 => Lat_Addr_3downto0_is_0x4,
      O => \IP2Bus_Data[31]_i_5_n_0\
    );
\IP2Bus_Data[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => scndry_out_int_d1,
      I2 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I3 => Lat_Addr_3downto0_is_0x4,
      O => \IP2Bus_Data[31]_i_6_n_0\
    );
\IP2Bus_Data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(31),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(31),
      I4 => \RID_Mask_CDC_reg[15]\(15),
      I5 => \IP2Bus_Data[31]_i_11_n_0\,
      O => \IP2Bus_Data[31]_i_7_n_0\
    );
\IP2Bus_Data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_12_n_0\,
      I1 => \Latency_RID_CDC_reg[15]\(15),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(31),
      I4 => \Sample_Time_Diff_Reg_reg[31]\(31),
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[31]_i_8_n_0\
    );
\IP2Bus_Data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Lat_Rng_Reg_Set_Rd_En_reg,
      I1 => Lat_Samp_Incr_Reg_Set_Rd_En_reg,
      I2 => Lat_Intr_Reg_Set_Rd_En,
      I3 => Lat_Latency_ID_Rd_En,
      I4 => \IP2Bus_Data[31]_i_17_n_0\,
      I5 => Lat_ID_Mask_Rd_En,
      O => \IP2Bus_Data[31]_i_9_n_0\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_n_0\,
      I1 => \IP2Bus_Data[3]_i_3_n_0\,
      I2 => \IP2Bus_Data[3]_i_4_n_0\,
      I3 => \IP2Bus_Data[3]_i_5_n_0\,
      O => p_1_in(1)
    );
\IP2Bus_Data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(2),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(3),
      I4 => \Latency_WID_CDC_reg[15]\(3),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[3]_i_2_n_0\
    );
\IP2Bus_Data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \Sample_Time_Diff_Reg_reg[31]\(3),
      I2 => \IP2Bus_Data[31]_i_6_n_0\,
      I3 => \Sample_Interval_i_reg_CDC_reg[31]\(3),
      I4 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(3),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[3]_i_3_n_0\
    );
\IP2Bus_Data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(3),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(3),
      I4 => Intr_Reg_ISR(3),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[3]_i_4_n_0\
    );
\IP2Bus_Data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_5_n_0\,
      I1 => Use_Ext_Trigger_reg(4),
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(3),
      I4 => Q(3),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[3]_i_5_n_0\
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_n_0\,
      I1 => \IP2Bus_Data[4]_i_3_n_0\,
      I2 => \IP2Bus_Data[4]_i_4_n_0\,
      I3 => \IP2Bus_Data[4]_i_5_n_0\,
      O => p_1_in(2)
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(3),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(4),
      I4 => \Latency_WID_CDC_reg[15]\(4),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \Sample_Time_Diff_Reg_reg[31]\(4),
      I2 => \IP2Bus_Data[31]_i_6_n_0\,
      I3 => \Sample_Interval_i_reg_CDC_reg[31]\(4),
      I4 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(4),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[4]_i_3_n_0\
    );
\IP2Bus_Data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(4),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(4),
      I4 => Intr_Reg_ISR(4),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[4]_i_4_n_0\
    );
\IP2Bus_Data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_5_n_0\,
      I1 => Wr_Lat_Start,
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(4),
      I4 => Q(4),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[4]_i_5_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_2_n_0\,
      I1 => \IP2Bus_Data[5]_i_3_n_0\,
      I2 => \IP2Bus_Data[5]_i_4_n_0\,
      I3 => \IP2Bus_Data[5]_i_5_n_0\,
      O => p_1_in(3)
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(4),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(5),
      I4 => \Latency_WID_CDC_reg[15]\(5),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \Sample_Time_Diff_Reg_reg[31]\(5),
      I2 => \IP2Bus_Data[31]_i_6_n_0\,
      I3 => \Sample_Interval_i_reg_CDC_reg[31]\(5),
      I4 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(5),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[5]_i_3_n_0\
    );
\IP2Bus_Data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(5),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(5),
      I4 => Intr_Reg_ISR(5),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[5]_i_4_n_0\
    );
\IP2Bus_Data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_5_n_0\,
      I1 => Wr_Lat_End,
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(5),
      I4 => Q(5),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[5]_i_5_n_0\
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_2_n_0\,
      I1 => \IP2Bus_Data[6]_i_3_n_0\,
      I2 => \IP2Bus_Data[6]_i_4_n_0\,
      I3 => \IP2Bus_Data[6]_i_5_n_0\,
      O => p_1_in(4)
    );
\IP2Bus_Data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(5),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(6),
      I4 => \Latency_WID_CDC_reg[15]\(6),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[6]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \Sample_Time_Diff_Reg_reg[31]\(6),
      I2 => \IP2Bus_Data[31]_i_6_n_0\,
      I3 => \Sample_Interval_i_reg_CDC_reg[31]\(6),
      I4 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(6),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[6]_i_3_n_0\
    );
\IP2Bus_Data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(6),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(6),
      I4 => Intr_Reg_ISR(6),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[6]_i_4_n_0\
    );
\IP2Bus_Data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_5_n_0\,
      I1 => Rd_Lat_Start_CDC_reg,
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(6),
      I4 => Q(6),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[6]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_3_n_0\,
      I1 => Lat_Addr_3downto0_is_0x8,
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => \IP2Bus_Data[7]_i_4_n_0\,
      O => \IP2Bus_Data_reg[7]\
    );
\IP2Bus_Data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_5_n_0\,
      I1 => \IP2Bus_Data[7]_i_6_n_0\,
      I2 => \IP2Bus_Data[7]_i_7_n_0\,
      I3 => \IP2Bus_Data[7]_i_8_n_0\,
      O => p_1_in(5)
    );
\IP2Bus_Data[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => scndry_out_int_d1,
      I2 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I3 => Lat_Addr_3downto0_is_0x4,
      O => \IP2Bus_Data[7]_i_3_n_0\
    );
\IP2Bus_Data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4FFF4F4F4F4F"
    )
        port map (
      I0 => Lat_Metric_Sel_Reg_0_Rd_En,
      I1 => \IP2Bus_Data[31]_i_4_n_0\,
      I2 => s_axi_aresetn,
      I3 => Lat_Global_Clk_Cnt_LSB_Rd_En,
      I4 => Lat_Global_Clk_Cnt_MSB_Rd_En,
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[7]_i_4_n_0\
    );
\IP2Bus_Data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(6),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(7),
      I4 => \Latency_WID_CDC_reg[15]\(7),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[7]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \Sample_Time_Diff_Reg_reg[31]\(7),
      I2 => \IP2Bus_Data[31]_i_6_n_0\,
      I3 => \Sample_Interval_i_reg_CDC_reg[31]\(7),
      I4 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(7),
      I5 => \IP2Bus_Data[31]_i_3_n_0\,
      O => \IP2Bus_Data[7]_i_6_n_0\
    );
\IP2Bus_Data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(7),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(7),
      I4 => Intr_Reg_ISR(7),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[7]_i_7_n_0\
    );
\IP2Bus_Data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_5_n_0\,
      I1 => Rd_Lat_End,
      I2 => \IP2Bus_Data[31]_i_13_n_0\,
      I3 => D(7),
      I4 => Q(7),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[7]_i_8_n_0\
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_2_n_0\,
      I1 => \IP2Bus_Data[8]_i_3_n_0\,
      I2 => \IP2Bus_Data[8]_i_4_n_0\,
      I3 => \IP2Bus_Data[8]_i_5_n_0\,
      I4 => \IP2Bus_Data[8]_i_6_n_0\,
      I5 => \IP2Bus_Data[8]_i_7_n_0\,
      O => \IP2Bus_Data_reg[8]\
    );
\IP2Bus_Data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => D(8),
      I2 => \IP2Bus_Data[31]_i_14_n_0\,
      I3 => \Sample_Time_Diff_Reg_reg[31]\(8),
      I4 => Reset_On_Sample_Int_Lapse_reg(2),
      I5 => \IP2Bus_Data[8]_i_8_n_0\,
      O => \IP2Bus_Data[8]_i_2_n_0\
    );
\IP2Bus_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(7),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(8),
      I4 => \Latency_WID_CDC_reg[15]\(8),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[8]_i_3_n_0\
    );
\IP2Bus_Data[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I1 => scndry_out_int_d1,
      I2 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(8),
      O => \IP2Bus_Data[8]_i_4_n_0\
    );
\IP2Bus_Data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(8),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(8),
      I4 => Intr_Reg_ISR(8),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[8]_i_5_n_0\
    );
\IP2Bus_Data[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x4,
      I1 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => \Sample_Interval_i_reg_CDC_reg[31]\(8),
      O => \IP2Bus_Data[8]_i_6_n_0\
    );
\IP2Bus_Data[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_9_n_0\,
      I1 => Lat_Addr_3downto0_is_0xC,
      I2 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[8]_i_7_n_0\
    );
\IP2Bus_Data[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x4,
      I1 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => Lat_Addr_3downto0_is_0x8,
      O => \IP2Bus_Data[8]_i_8_n_0\
    );
\IP2Bus_Data[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBBBBBBBBBB"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_n_0\,
      I1 => s_axi_aresetn,
      I2 => Lat_Global_Clk_Cnt_LSB_Rd_En,
      I3 => Lat_Global_Clk_Cnt_MSB_Rd_En,
      I4 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I5 => scndry_out_int_d1,
      O => \IP2Bus_Data[8]_i_9_n_0\
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_2_n_0\,
      I1 => Lat_Global_Clk_Cnt_Set_Rd_En,
      I2 => scndry_out_int_d1,
      I3 => \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(9),
      I4 => \IP2Bus_Data[9]_i_3_n_0\,
      I5 => \IP2Bus_Data[9]_i_4_n_0\,
      O => p_1_in(6)
    );
\IP2Bus_Data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_5_n_0\,
      I1 => \IER_reg[12]\(8),
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \WID_Mask_CDC_reg[15]\(9),
      I4 => \Latency_WID_CDC_reg[15]\(9),
      I5 => \IP2Bus_Data[31]_i_12_n_0\,
      O => \IP2Bus_Data[9]_i_2_n_0\
    );
\IP2Bus_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => Metric_ram_Out_Reg_CDCR(9),
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(9),
      I4 => Intr_Reg_ISR(9),
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \IP2Bus_Data[9]_i_3_n_0\
    );
\IP2Bus_Data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_13_n_0\,
      I1 => D(9),
      I2 => \IP2Bus_Data[31]_i_14_n_0\,
      I3 => \Sample_Time_Diff_Reg_reg[31]\(9),
      I4 => \Sample_Interval_i_reg_CDC_reg[31]\(9),
      I5 => \IP2Bus_Data[31]_i_6_n_0\,
      O => \IP2Bus_Data[9]_i_4_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re_0,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_44 is
  port (
    \out\ : out STD_LOGIC;
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    p_in_d1_cdc_from_reg0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_44 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_44 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
  \out\ <= p_in_d1_cdc_from;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
scndry_out_int_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_45 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_45 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_45 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_46 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_46 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_46 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_47 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_47 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_47 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_48 is
  port (
    s_out_d1_cdc_to_reg_0 : out STD_LOGIC;
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    p_in_d1_cdc_from_reg0_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_48 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_48 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
  s_out_d1_cdc_to_reg_0 <= p_in_d1_cdc_from;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0_0,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_49 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_49 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_49 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_50 is
  port (
    s_out_d1_cdc_to_reg_0 : out STD_LOGIC;
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    p_in_d1_cdc_from_reg0_1 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_50 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_50 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
  s_out_d1_cdc_to_reg_0 <= p_in_d1_cdc_from;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0_1,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_51 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_51 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_51 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_52 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_52 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_52 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_53 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_53 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_53 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_54 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_54 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_54 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_55 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_55 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_55 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_56 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_56 : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_56 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rst_int_n_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_F1.Num_BValids_En_reg\ : out STD_LOGIC;
    Metrics_Cnt_En_Int : out STD_LOGIC;
    Read_Beat_Cnt_En1 : out STD_LOGIC;
    \Count_Out_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    Ext_Trig_Metric_en : in STD_LOGIC;
    Wr_Add_Issue_reg : in STD_LOGIC;
    Rd_Latency_Fifo_Wr_En : in STD_LOGIC;
    Slot_0_Sync_Data_Valid : in STD_LOGIC;
    RID_Mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized0\ : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized0\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
begin
  \out\(5) <= s_level_out_bus_d4(9);
  \out\(4 downto 2) <= s_level_out_bus_d4(5 downto 3);
  \out\(1 downto 0) <= s_level_out_bus_d4(1 downto 0);
\Count_Out_i[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_bus_d4(4),
      I1 => s_level_out_bus_d4(3),
      O => \Count_Out_i_reg[0]\(0)
    );
\Count_Out_i[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Ext_Trig_Metric_en,
      I1 => s_level_out_bus_d4(9),
      I2 => s_level_out_bus_d4(0),
      O => Metrics_Cnt_En_Int
    );
\GEN_ARSIZE_F1.Wtrans_Cnt_En_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => s_level_out_bus_d4(9),
      I2 => Ext_Trig_Metric_en,
      I3 => Slot_0_Sync_Data_Valid,
      O => \GEN_ARSIZE_F1.Num_BValids_En_reg\
    );
Read_going_on_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_level_out_bus_d4(5),
      I1 => RID_Mask(0),
      I2 => Q(0),
      O => Read_Beat_Cnt_En1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
mem_reg_0_31_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => s_level_out_bus_d4(9),
      I2 => Ext_Trig_Metric_en,
      I3 => Wr_Add_Issue_reg,
      O => E(0)
    );
\mem_reg_0_31_0_5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => s_level_out_bus_d4(9),
      I2 => Ext_Trig_Metric_en,
      I3 => Rd_Latency_Fifo_Wr_En,
      O => \wptr_reg[0]\(0)
    );
rst_int_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => core_aresetn,
      I1 => s_level_out_bus_d4(1),
      O => rst_int_n_reg
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(8),
      Q => s_level_out_bus_d1_cdc_to(10),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => core_aresetn_0
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(7),
      Q => s_level_out_bus_d1_cdc_to(9),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => core_aresetn_0
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => core_aresetn_0
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => core_aresetn_0
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => core_aresetn_0
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => core_aresetn_0
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => core_aresetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample_Cnt_Ld : out STD_LOGIC;
    Sample_Interval_Cnt_Lapse : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    Reset_On_Sample_Int_Lapse_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized1\ : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized1\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
begin
  D(2 downto 0) <= s_level_out_bus_d4(2 downto 0);
\Count_Out_i[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Sample_Interval_Cnt_Lapse,
      I1 => s_level_out_bus_d4(1),
      I2 => \out\(0),
      I3 => s_level_out_bus_d4(0),
      O => E(0)
    );
\Count_Out_i[32]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_bus_d4(1),
      I1 => Sample_Interval_Cnt_Lapse,
      O => Sample_Cnt_Ld
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Reset_On_Sample_Int_Lapse_reg(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => core_aresetn
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Reset_On_Sample_Int_Lapse_reg(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => core_aresetn
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Reset_On_Sample_Int_Lapse_reg(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => core_aresetn
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => core_aresetn
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => core_aresetn
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => core_aresetn
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => core_aresetn
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => core_aresetn
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => core_aresetn
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => core_aresetn
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => core_aresetn
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => core_aresetn
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => core_aresetn
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => core_aresetn
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => core_aresetn
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => core_aresetn
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => core_aresetn
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => core_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \Accum_i_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn_0 : in STD_LOGIC;
    Lat_Sample_Reg_Rd_En : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sample_Interval_Cnt_Lapse : in STD_LOGIC;
    Lat_Sample_Reg_Rd_En_d3 : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized2\ : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized2\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  \out\ <= s_level_out_d4;
\Accum_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88A8FFFFFFFF"
    )
        port map (
      I0 => \s_level_out_bus_d4_reg[2]\(0),
      I1 => Sample_Interval_Cnt_Lapse,
      I2 => s_level_out_d4,
      I3 => Lat_Sample_Reg_Rd_En_d3,
      I4 => \s_level_out_bus_d4_reg[1]\(0),
      I5 => core_aresetn,
      O => \Accum_i_reg[15]\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Lat_Sample_Reg_Rd_En,
      Q => s_level_out_d1_cdc_to,
      R => core_aresetn_0
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_aresetn_0
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_aresetn_0
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_aresetn_0
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_aresetn_0
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_aresetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized3\ : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized3\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
begin
  D(31 downto 0) <= s_level_out_bus_d4(31 downto 0);
  SR(0) <= \^sr\(0);
bvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized4\ is
  port (
    \out\ : out STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    trigger_in : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized4\ : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized4\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  \out\ <= s_level_out_d4;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => trigger_in,
      Q => s_level_out_d1_cdc_to,
      R => core_aresetn
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_aresetn
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_aresetn
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_aresetn
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_aresetn
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_n_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized5\ : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized5\ is
  signal Ext_Trig_Metric_en_i_2_n_0 : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
begin
  D(1 downto 0) <= s_level_out_bus_d4(1 downto 0);
Ext_Trig_Metric_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg_0,
      I1 => s_level_out_bus_d4(0),
      I2 => Q(0),
      I3 => Ext_Trig_Metric_en_i_2_n_0,
      O => Ext_Trig_Metric_en_reg
    );
Ext_Trig_Metric_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \out\(0),
      I1 => rst_int_n_reg,
      I2 => Q(1),
      I3 => s_level_out_bus_d4(1),
      O => Ext_Trig_Metric_en_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => UNCONN_IN(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => UNCONN_IN(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized6\ is
  port (
    \out\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_reg : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized6\ : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized6\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  \out\ <= s_level_out_d4;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => q_reg,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => SR(0)
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => SR(0)
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => SR(0)
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized7\ is
  port (
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized7\ : entity is "axi_perf_mon_v5_0_13_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized7\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => core_aresetn,
      I1 => s_level_out_d4,
      I2 => \s_level_out_bus_d4_reg[1]\(0),
      O => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \out\,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => SR(0)
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => SR(0)
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => SR(0)
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter is
  signal \Count_Out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \Count_Out_i[0]_i_1_n_0\
    );
\Count_Out_i[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \Count_Out_i[12]_i_2_n_0\
    );
\Count_Out_i[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \Count_Out_i[12]_i_3_n_0\
    );
\Count_Out_i[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \Count_Out_i[12]_i_4_n_0\
    );
\Count_Out_i[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \Count_Out_i[12]_i_5_n_0\
    );
\Count_Out_i[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      O => \Count_Out_i[16]_i_2_n_0\
    );
\Count_Out_i[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \Count_Out_i[16]_i_3_n_0\
    );
\Count_Out_i[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \Count_Out_i[16]_i_4_n_0\
    );
\Count_Out_i[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \Count_Out_i[16]_i_5_n_0\
    );
\Count_Out_i[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(20),
      O => \Count_Out_i[20]_i_2_n_0\
    );
\Count_Out_i[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      O => \Count_Out_i[20]_i_3_n_0\
    );
\Count_Out_i[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(18),
      O => \Count_Out_i[20]_i_4_n_0\
    );
\Count_Out_i[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \Count_Out_i[20]_i_5_n_0\
    );
\Count_Out_i[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(24),
      O => \Count_Out_i[24]_i_2_n_0\
    );
\Count_Out_i[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      O => \Count_Out_i[24]_i_3_n_0\
    );
\Count_Out_i[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      O => \Count_Out_i[24]_i_4_n_0\
    );
\Count_Out_i[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(21),
      O => \Count_Out_i[24]_i_5_n_0\
    );
\Count_Out_i[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      O => \Count_Out_i[28]_i_2_n_0\
    );
\Count_Out_i[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      O => \Count_Out_i[28]_i_3_n_0\
    );
\Count_Out_i[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      O => \Count_Out_i[28]_i_4_n_0\
    );
\Count_Out_i[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      O => \Count_Out_i[28]_i_5_n_0\
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => \Count_Out_i[31]_i_2_n_0\
    );
\Count_Out_i[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      O => \Count_Out_i[31]_i_3_n_0\
    );
\Count_Out_i[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      O => \Count_Out_i[31]_i_4_n_0\
    );
\Count_Out_i[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i[4]_i_2_n_0\
    );
\Count_Out_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \Count_Out_i[4]_i_3_n_0\
    );
\Count_Out_i[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \Count_Out_i[4]_i_4_n_0\
    );
\Count_Out_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \Count_Out_i[4]_i_5_n_0\
    );
\Count_Out_i[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i[4]_i_6_n_0\
    );
\Count_Out_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \Count_Out_i[8]_i_2_n_0\
    );
\Count_Out_i[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \Count_Out_i[8]_i_3_n_0\
    );
\Count_Out_i[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \Count_Out_i[8]_i_4_n_0\
    );
\Count_Out_i[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \Count_Out_i[8]_i_5_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[12]_i_1_n_6\,
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[12]_i_1_n_5\,
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[12]_i_1_n_4\,
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[8]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[12]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[12]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[12]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3) => \Count_Out_i_reg[12]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[12]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[12]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[12]_i_1_n_7\,
      S(3) => \Count_Out_i[12]_i_2_n_0\,
      S(2) => \Count_Out_i[12]_i_3_n_0\,
      S(1) => \Count_Out_i[12]_i_4_n_0\,
      S(0) => \Count_Out_i[12]_i_5_n_0\
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[16]_i_1_n_7\,
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[16]_i_1_n_6\,
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[16]_i_1_n_5\,
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[16]_i_1_n_4\,
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[12]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[16]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[16]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[16]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3) => \Count_Out_i_reg[16]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[16]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[16]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[16]_i_1_n_7\,
      S(3) => \Count_Out_i[16]_i_2_n_0\,
      S(2) => \Count_Out_i[16]_i_3_n_0\,
      S(1) => \Count_Out_i[16]_i_4_n_0\,
      S(0) => \Count_Out_i[16]_i_5_n_0\
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[20]_i_1_n_7\,
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[20]_i_1_n_6\,
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[20]_i_1_n_5\,
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[4]_i_1_n_7\,
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[20]_i_1_n_4\,
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[16]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[20]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[20]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[20]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3) => \Count_Out_i_reg[20]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[20]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[20]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[20]_i_1_n_7\,
      S(3) => \Count_Out_i[20]_i_2_n_0\,
      S(2) => \Count_Out_i[20]_i_3_n_0\,
      S(1) => \Count_Out_i[20]_i_4_n_0\,
      S(0) => \Count_Out_i[20]_i_5_n_0\
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[24]_i_1_n_7\,
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[24]_i_1_n_6\,
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[24]_i_1_n_5\,
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[24]_i_1_n_4\,
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[20]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[24]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[24]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[24]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3) => \Count_Out_i_reg[24]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[24]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[24]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[24]_i_1_n_7\,
      S(3) => \Count_Out_i[24]_i_2_n_0\,
      S(2) => \Count_Out_i[24]_i_3_n_0\,
      S(1) => \Count_Out_i[24]_i_4_n_0\,
      S(0) => \Count_Out_i[24]_i_5_n_0\
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[28]_i_1_n_7\,
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[28]_i_1_n_6\,
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[28]_i_1_n_5\,
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[28]_i_1_n_4\,
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[24]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[28]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[28]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[28]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3) => \Count_Out_i_reg[28]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[28]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[28]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[28]_i_1_n_7\,
      S(3) => \Count_Out_i[28]_i_2_n_0\,
      S(2) => \Count_Out_i[28]_i_3_n_0\,
      S(1) => \Count_Out_i[28]_i_4_n_0\,
      S(0) => \Count_Out_i[28]_i_5_n_0\
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[31]_i_1_n_7\,
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[4]_i_1_n_6\,
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[31]_i_1_n_6\,
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[31]_i_1_n_5\,
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Count_Out_i_reg[31]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(29 downto 28),
      O(3) => \NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \Count_Out_i_reg[31]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[31]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2) => \Count_Out_i[31]_i_2_n_0\,
      S(1) => \Count_Out_i[31]_i_3_n_0\,
      S(0) => \Count_Out_i[31]_i_4_n_0\
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[4]_i_1_n_5\,
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[4]_i_1_n_4\,
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_Out_i_reg[4]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[4]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[4]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \Count_Out_i[4]_i_2_n_0\,
      O(3) => \Count_Out_i_reg[4]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[4]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[4]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[4]_i_1_n_7\,
      S(3) => \Count_Out_i[4]_i_3_n_0\,
      S(2) => \Count_Out_i[4]_i_4_n_0\,
      S(1) => \Count_Out_i[4]_i_5_n_0\,
      S(0) => \Count_Out_i[4]_i_6_n_0\
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[8]_i_1_n_7\,
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[8]_i_1_n_6\,
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[8]_i_1_n_5\,
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[8]_i_1_n_4\,
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[4]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[8]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[8]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[8]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \Count_Out_i_reg[8]_i_1_n_4\,
      O(2) => \Count_Out_i_reg[8]_i_1_n_5\,
      O(1) => \Count_Out_i_reg[8]_i_1_n_6\,
      O(0) => \Count_Out_i_reg[8]_i_1_n_7\,
      S(3) => \Count_Out_i[8]_i_2_n_0\,
      S(2) => \Count_Out_i[8]_i_3_n_0\,
      S(1) => \Count_Out_i[8]_i_4_n_0\,
      S(0) => \Count_Out_i[8]_i_5_n_0\
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \Count_Out_i_reg[12]_i_1_n_7\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_42 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    core_aresetn_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \s_level_out_bus_d4_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_42 : entity is "axi_perf_mon_v5_0_13_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_42 is
  signal \Carry_Out_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal Count_Out_i0_carry_n_4 : STD_LOGIC;
  signal Count_Out_i0_carry_n_5 : STD_LOGIC;
  signal Count_Out_i0_carry_n_6 : STD_LOGIC;
  signal Count_Out_i0_carry_n_7 : STD_LOGIC;
  signal \Count_Out_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[9]_i_1_n_0\ : STD_LOGIC;
  signal Global_Clk_Cnt_OF : STD_LOGIC;
  signal Overflow : STD_LOGIC;
  signal Overflow_D1 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[0]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1\ : label is "soft_lutpair27";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\Carry_Out_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Overflow,
      I1 => Overflow_D1,
      O => \Carry_Out_i_1__0_n_0\
    );
Carry_Out_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Carry_Out_i_1__0_n_0\,
      Q => Global_Clk_Cnt_OF,
      R => core_aresetn_0
    );
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => Count_Out_i0_carry_n_4,
      O(2) => Count_Out_i0_carry_n_5,
      O(1) => Count_Out_i0_carry_n_6,
      O(0) => Count_Out_i0_carry_n_7,
      S(3) => \Count_Out_i0_carry_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry_i_4__0_n_0\
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__0_n_4\,
      O(2) => \Count_Out_i0_carry__0_n_5\,
      O(1) => \Count_Out_i0_carry__0_n_6\,
      O(0) => \Count_Out_i0_carry__0_n_7\,
      S(3) => \Count_Out_i0_carry__0_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4__0_n_0\
    );
\Count_Out_i0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \Count_Out_i0_carry__0_i_1__0_n_0\
    );
\Count_Out_i0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \Count_Out_i0_carry__0_i_2__0_n_0\
    );
\Count_Out_i0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \Count_Out_i0_carry__0_i_3__0_n_0\
    );
\Count_Out_i0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \Count_Out_i0_carry__0_i_4__0_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__1_n_4\,
      O(2) => \Count_Out_i0_carry__1_n_5\,
      O(1) => \Count_Out_i0_carry__1_n_6\,
      O(0) => \Count_Out_i0_carry__1_n_7\,
      S(3) => \Count_Out_i0_carry__1_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4__0_n_0\
    );
\Count_Out_i0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \Count_Out_i0_carry__1_i_1__0_n_0\
    );
\Count_Out_i0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \Count_Out_i0_carry__1_i_2__0_n_0\
    );
\Count_Out_i0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \Count_Out_i0_carry__1_i_3__0_n_0\
    );
\Count_Out_i0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \Count_Out_i0_carry__1_i_4__0_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__2_n_4\,
      O(2) => \Count_Out_i0_carry__2_n_5\,
      O(1) => \Count_Out_i0_carry__2_n_6\,
      O(0) => \Count_Out_i0_carry__2_n_7\,
      S(3) => \Count_Out_i0_carry__2_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4__0_n_0\
    );
\Count_Out_i0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \Count_Out_i0_carry__2_i_1__0_n_0\
    );
\Count_Out_i0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \Count_Out_i0_carry__2_i_2__0_n_0\
    );
\Count_Out_i0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \Count_Out_i0_carry__2_i_3__0_n_0\
    );
\Count_Out_i0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \Count_Out_i0_carry__2_i_4__0_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__3_n_4\,
      O(2) => \Count_Out_i0_carry__3_n_5\,
      O(1) => \Count_Out_i0_carry__3_n_6\,
      O(0) => \Count_Out_i0_carry__3_n_7\,
      S(3) => \Count_Out_i0_carry__3_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4__0_n_0\
    );
\Count_Out_i0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \Count_Out_i0_carry__3_i_1__0_n_0\
    );
\Count_Out_i0_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \Count_Out_i0_carry__3_i_2__0_n_0\
    );
\Count_Out_i0_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \Count_Out_i0_carry__3_i_3__0_n_0\
    );
\Count_Out_i0_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \Count_Out_i0_carry__3_i_4__0_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__4_n_4\,
      O(2) => \Count_Out_i0_carry__4_n_5\,
      O(1) => \Count_Out_i0_carry__4_n_6\,
      O(0) => \Count_Out_i0_carry__4_n_7\,
      S(3) => \Count_Out_i0_carry__4_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4__0_n_0\
    );
\Count_Out_i0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \Count_Out_i0_carry__4_i_1__0_n_0\
    );
\Count_Out_i0_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \Count_Out_i0_carry__4_i_2__0_n_0\
    );
\Count_Out_i0_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \Count_Out_i0_carry__4_i_3__0_n_0\
    );
\Count_Out_i0_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \Count_Out_i0_carry__4_i_4__0_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__5_n_4\,
      O(2) => \Count_Out_i0_carry__5_n_5\,
      O(1) => \Count_Out_i0_carry__5_n_6\,
      O(0) => \Count_Out_i0_carry__5_n_7\,
      S(3) => \Count_Out_i0_carry__5_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4__0_n_0\
    );
\Count_Out_i0_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \Count_Out_i0_carry__5_i_1__0_n_0\
    );
\Count_Out_i0_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \Count_Out_i0_carry__5_i_2__0_n_0\
    );
\Count_Out_i0_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \Count_Out_i0_carry__5_i_3__0_n_0\
    );
\Count_Out_i0_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \Count_Out_i0_carry__5_i_4__0_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__6_n_4\,
      O(2) => \Count_Out_i0_carry__6_n_5\,
      O(1) => \Count_Out_i0_carry__6_n_6\,
      O(0) => \Count_Out_i0_carry__6_n_7\,
      S(3) => \Count_Out_i0_carry__6_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4__0_n_0\
    );
\Count_Out_i0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Overflow,
      O => \Count_Out_i0_carry__6_i_1__0_n_0\
    );
\Count_Out_i0_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \Count_Out_i0_carry__6_i_2__0_n_0\
    );
\Count_Out_i0_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \Count_Out_i0_carry__6_i_3__0_n_0\
    );
\Count_Out_i0_carry__6_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \Count_Out_i0_carry__6_i_4__0_n_0\
    );
\Count_Out_i0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \Count_Out_i0_carry_i_1__0_n_0\
    );
\Count_Out_i0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \Count_Out_i0_carry_i_2__0_n_0\
    );
\Count_Out_i0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \Count_Out_i0_carry_i_3__0_n_0\
    );
\Count_Out_i0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i0_carry_i_4__0_n_0\
    );
\Count_Out_i[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[0]_i_1__1_n_0\
    );
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_6\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[10]_i_1_n_0\
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_5\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[11]_i_1_n_0\
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_4\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[12]_i_1_n_0\
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_7\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[13]_i_1_n_0\
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_6\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[14]_i_1_n_0\
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_5\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[15]_i_1_n_0\
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_4\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[16]_i_1_n_0\
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_7\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[17]_i_1_n_0\
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_6\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[18]_i_1_n_0\
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_5\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[19]_i_1_n_0\
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i0_carry_n_7,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[1]_i_1_n_0\
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_4\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[20]_i_1_n_0\
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_7\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[21]_i_1_n_0\
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_6\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[22]_i_1_n_0\
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_5\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[23]_i_1_n_0\
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_4\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[24]_i_1_n_0\
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_7\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[25]_i_1_n_0\
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_6\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[26]_i_1_n_0\
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_5\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[27]_i_1_n_0\
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_4\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[28]_i_1_n_0\
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_7\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[29]_i_1_n_0\
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i0_carry_n_6,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[2]_i_1_n_0\
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_6\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[30]_i_1_n_0\
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_5\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[31]_i_2_n_0\
    );
\Count_Out_i[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => Overflow,
      I1 => \s_level_out_bus_d4_reg[4]\(0),
      I2 => \Count_Out_i0_carry__6_n_4\,
      I3 => core_aresetn,
      I4 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[32]_i_1_n_0\
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i0_carry_n_5,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[3]_i_1_n_0\
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i0_carry_n_4,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[4]_i_1_n_0\
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_7\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[5]_i_1_n_0\
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_6\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[6]_i_1_n_0\
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_5\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[7]_i_1_n_0\
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_4\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[8]_i_1_n_0\
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_7\,
      I1 => \s_level_out_bus_d4_reg[4]\(1),
      O => \Count_Out_i[9]_i_1_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => core_aresetn_0
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => core_aresetn_0
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[11]_i_1_n_0\,
      Q => \^q\(11),
      R => core_aresetn_0
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[12]_i_1_n_0\,
      Q => \^q\(12),
      R => core_aresetn_0
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[13]_i_1_n_0\,
      Q => \^q\(13),
      R => core_aresetn_0
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[14]_i_1_n_0\,
      Q => \^q\(14),
      R => core_aresetn_0
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[15]_i_1_n_0\,
      Q => \^q\(15),
      R => core_aresetn_0
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[16]_i_1_n_0\,
      Q => \^q\(16),
      R => core_aresetn_0
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[17]_i_1_n_0\,
      Q => \^q\(17),
      R => core_aresetn_0
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[18]_i_1_n_0\,
      Q => \^q\(18),
      R => core_aresetn_0
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[19]_i_1_n_0\,
      Q => \^q\(19),
      R => core_aresetn_0
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => core_aresetn_0
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[20]_i_1_n_0\,
      Q => \^q\(20),
      R => core_aresetn_0
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[21]_i_1_n_0\,
      Q => \^q\(21),
      R => core_aresetn_0
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[22]_i_1_n_0\,
      Q => \^q\(22),
      R => core_aresetn_0
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[23]_i_1_n_0\,
      Q => \^q\(23),
      R => core_aresetn_0
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[24]_i_1_n_0\,
      Q => \^q\(24),
      R => core_aresetn_0
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[25]_i_1_n_0\,
      Q => \^q\(25),
      R => core_aresetn_0
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[26]_i_1_n_0\,
      Q => \^q\(26),
      R => core_aresetn_0
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[27]_i_1_n_0\,
      Q => \^q\(27),
      R => core_aresetn_0
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[28]_i_1_n_0\,
      Q => \^q\(28),
      R => core_aresetn_0
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[29]_i_1_n_0\,
      Q => \^q\(29),
      R => core_aresetn_0
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => core_aresetn_0
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[30]_i_1_n_0\,
      Q => \^q\(30),
      R => core_aresetn_0
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[31]_i_2_n_0\,
      Q => \^q\(31),
      R => core_aresetn_0
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i[32]_i_1_n_0\,
      Q => Overflow,
      R => '0'
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => core_aresetn_0
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => core_aresetn_0
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => core_aresetn_0
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => core_aresetn_0
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => core_aresetn_0
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => core_aresetn_0
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Count_Out_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => core_aresetn_0
    );
Overflow_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Overflow,
      Q => Overflow_D1,
      R => core_aresetn_0
    );
\p_in_d1_cdc_from_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Global_Clk_Cnt_OF,
      I1 => \out\,
      O => p_in_d1_cdc_from_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_43 is
  port (
    \Count_Out_i_reg[31]_0\ : out STD_LOGIC;
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    core_aresetn_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    p_in_d1_cdc_from_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    Sample_Cnt_Ld : in STD_LOGIC;
    Sample_Interval : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_43 : entity is "axi_perf_mon_v5_0_13_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_43 is
  signal A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Carry_Out_i_1_n_0 : STD_LOGIC;
  signal Count_Out_i : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \Count_Out_i0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal Count_Out_i0_carry_i_1_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_i_2_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_i_3_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_i_4_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal \Count_Out_i[32]_i_1_n_0\ : STD_LOGIC;
  signal \^count_out_i_reg[31]_0\ : STD_LOGIC;
  signal Overflow : STD_LOGIC;
  signal Overflow_D1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_in_d1_cdc_from_i_1__0__0\ : label is "soft_lutpair0";
begin
  \Count_Out_i_reg[31]_0\ <= \^count_out_i_reg[31]_0\;
Carry_Out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Overflow,
      I1 => Overflow_D1,
      O => Carry_Out_i_1_n_0
    );
Carry_Out_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Carry_Out_i_1_n_0,
      Q => \^count_out_i_reg[31]_0\,
      R => core_aresetn_0
    );
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => A(0),
      DI(3 downto 0) => A(4 downto 1),
      O(3 downto 0) => Count_Out_i(4 downto 1),
      S(3) => Count_Out_i0_carry_i_1_n_0,
      S(2) => Count_Out_i0_carry_i_2_n_0,
      S(1) => Count_Out_i0_carry_i_3_n_0,
      S(0) => Count_Out_i0_carry_i_4_n_0
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(8 downto 5),
      O(3 downto 0) => Count_Out_i(8 downto 5),
      S(3) => \Count_Out_i0_carry__0_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4_n_0\
    );
\Count_Out_i0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(8),
      O => \Count_Out_i0_carry__0_i_1_n_0\
    );
\Count_Out_i0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(7),
      O => \Count_Out_i0_carry__0_i_2_n_0\
    );
\Count_Out_i0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(6),
      O => \Count_Out_i0_carry__0_i_3_n_0\
    );
\Count_Out_i0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(5),
      O => \Count_Out_i0_carry__0_i_4_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(12 downto 9),
      O(3 downto 0) => Count_Out_i(12 downto 9),
      S(3) => \Count_Out_i0_carry__1_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4_n_0\
    );
\Count_Out_i0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(12),
      O => \Count_Out_i0_carry__1_i_1_n_0\
    );
\Count_Out_i0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(11),
      O => \Count_Out_i0_carry__1_i_2_n_0\
    );
\Count_Out_i0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(10),
      O => \Count_Out_i0_carry__1_i_3_n_0\
    );
\Count_Out_i0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(9),
      O => \Count_Out_i0_carry__1_i_4_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(16 downto 13),
      O(3 downto 0) => Count_Out_i(16 downto 13),
      S(3) => \Count_Out_i0_carry__2_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4_n_0\
    );
\Count_Out_i0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(16),
      O => \Count_Out_i0_carry__2_i_1_n_0\
    );
\Count_Out_i0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(15),
      O => \Count_Out_i0_carry__2_i_2_n_0\
    );
\Count_Out_i0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(14),
      O => \Count_Out_i0_carry__2_i_3_n_0\
    );
\Count_Out_i0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(13),
      O => \Count_Out_i0_carry__2_i_4_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(20 downto 17),
      O(3 downto 0) => Count_Out_i(20 downto 17),
      S(3) => \Count_Out_i0_carry__3_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4_n_0\
    );
\Count_Out_i0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(20),
      O => \Count_Out_i0_carry__3_i_1_n_0\
    );
\Count_Out_i0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(19),
      O => \Count_Out_i0_carry__3_i_2_n_0\
    );
\Count_Out_i0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(18),
      O => \Count_Out_i0_carry__3_i_3_n_0\
    );
\Count_Out_i0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(17),
      O => \Count_Out_i0_carry__3_i_4_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(24 downto 21),
      O(3 downto 0) => Count_Out_i(24 downto 21),
      S(3) => \Count_Out_i0_carry__4_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4_n_0\
    );
\Count_Out_i0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(24),
      O => \Count_Out_i0_carry__4_i_1_n_0\
    );
\Count_Out_i0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(23),
      O => \Count_Out_i0_carry__4_i_2_n_0\
    );
\Count_Out_i0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(22),
      O => \Count_Out_i0_carry__4_i_3_n_0\
    );
\Count_Out_i0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(21),
      O => \Count_Out_i0_carry__4_i_4_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(28 downto 25),
      O(3 downto 0) => Count_Out_i(28 downto 25),
      S(3) => \Count_Out_i0_carry__5_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4_n_0\
    );
\Count_Out_i0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(28),
      O => \Count_Out_i0_carry__5_i_1_n_0\
    );
\Count_Out_i0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(27),
      O => \Count_Out_i0_carry__5_i_2_n_0\
    );
\Count_Out_i0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(26),
      O => \Count_Out_i0_carry__5_i_3_n_0\
    );
\Count_Out_i0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(25),
      O => \Count_Out_i0_carry__5_i_4_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => A(31 downto 29),
      O(3 downto 0) => Count_Out_i(32 downto 29),
      S(3) => \Count_Out_i0_carry__6_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4_n_0\
    );
\Count_Out_i0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Overflow,
      O => \Count_Out_i0_carry__6_i_1_n_0\
    );
\Count_Out_i0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(31),
      O => \Count_Out_i0_carry__6_i_2_n_0\
    );
\Count_Out_i0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(30),
      O => \Count_Out_i0_carry__6_i_3_n_0\
    );
\Count_Out_i0_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(29),
      O => \Count_Out_i0_carry__6_i_4_n_0\
    );
Count_Out_i0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(4),
      O => Count_Out_i0_carry_i_1_n_0
    );
Count_Out_i0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(3),
      O => Count_Out_i0_carry_i_2_n_0
    );
Count_Out_i0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(2),
      O => Count_Out_i0_carry_i_3_n_0
    );
Count_Out_i0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(1),
      O => Count_Out_i0_carry_i_4_n_0
    );
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA3"
    )
        port map (
      I0 => Sample_Interval(0),
      I1 => A(0),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(0)
    );
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(10),
      I1 => Count_Out_i(10),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(10)
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(11),
      I1 => Count_Out_i(11),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(11)
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(12),
      I1 => Count_Out_i(12),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(12)
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(13),
      I1 => Count_Out_i(13),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(13)
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(14),
      I1 => Count_Out_i(14),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(14)
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(15),
      I1 => Count_Out_i(15),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(15)
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(16),
      I1 => Count_Out_i(16),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(16)
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(17),
      I1 => Count_Out_i(17),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(17)
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(18),
      I1 => Count_Out_i(18),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(18)
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(19),
      I1 => Count_Out_i(19),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(19)
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(1),
      I1 => Count_Out_i(1),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(1)
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(20),
      I1 => Count_Out_i(20),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(20)
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(21),
      I1 => Count_Out_i(21),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(21)
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(22),
      I1 => Count_Out_i(22),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(22)
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(23),
      I1 => Count_Out_i(23),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(23)
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(24),
      I1 => Count_Out_i(24),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(24)
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(25),
      I1 => Count_Out_i(25),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(25)
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(26),
      I1 => Count_Out_i(26),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(26)
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(27),
      I1 => Count_Out_i(27),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(27)
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(28),
      I1 => Count_Out_i(28),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(28)
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(29),
      I1 => Count_Out_i(29),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(29)
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(2),
      I1 => Count_Out_i(2),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(2)
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(30),
      I1 => Count_Out_i(30),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(30)
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(31),
      I1 => Count_Out_i(31),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(31)
    );
\Count_Out_i[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA2A0000"
    )
        port map (
      I0 => Overflow,
      I1 => D(0),
      I2 => \out\(0),
      I3 => Count_Out_i(32),
      I4 => core_aresetn,
      I5 => Sample_Cnt_Ld,
      O => \Count_Out_i[32]_i_1_n_0\
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(3),
      I1 => Count_Out_i(3),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(3)
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(4),
      I1 => Count_Out_i(4),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(4)
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(5),
      I1 => Count_Out_i(5),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(5)
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(6),
      I1 => Count_Out_i(6),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(6)
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(7),
      I1 => Count_Out_i(7),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(7)
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(8),
      I1 => Count_Out_i(8),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(8)
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(9),
      I1 => Count_Out_i(9),
      I2 => D(1),
      I3 => \^count_out_i_reg[31]_0\,
      O => p_1_in(9)
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(0),
      Q => A(0),
      R => core_aresetn_0
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(10),
      Q => A(10),
      R => core_aresetn_0
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(11),
      Q => A(11),
      R => core_aresetn_0
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(12),
      Q => A(12),
      R => core_aresetn_0
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(13),
      Q => A(13),
      R => core_aresetn_0
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(14),
      Q => A(14),
      R => core_aresetn_0
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(15),
      Q => A(15),
      R => core_aresetn_0
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(16),
      Q => A(16),
      R => core_aresetn_0
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(17),
      Q => A(17),
      R => core_aresetn_0
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(18),
      Q => A(18),
      R => core_aresetn_0
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(19),
      Q => A(19),
      R => core_aresetn_0
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(1),
      Q => A(1),
      R => core_aresetn_0
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(20),
      Q => A(20),
      R => core_aresetn_0
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(21),
      Q => A(21),
      R => core_aresetn_0
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(22),
      Q => A(22),
      R => core_aresetn_0
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(23),
      Q => A(23),
      R => core_aresetn_0
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(24),
      Q => A(24),
      R => core_aresetn_0
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(25),
      Q => A(25),
      R => core_aresetn_0
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(26),
      Q => A(26),
      R => core_aresetn_0
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(27),
      Q => A(27),
      R => core_aresetn_0
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(28),
      Q => A(28),
      R => core_aresetn_0
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(29),
      Q => A(29),
      R => core_aresetn_0
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(2),
      Q => A(2),
      R => core_aresetn_0
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(30),
      Q => A(30),
      R => core_aresetn_0
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(31),
      Q => A(31),
      R => core_aresetn_0
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i[32]_i_1_n_0\,
      Q => Overflow,
      R => '0'
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(3),
      Q => A(3),
      R => core_aresetn_0
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(4),
      Q => A(4),
      R => core_aresetn_0
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(5),
      Q => A(5),
      R => core_aresetn_0
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(6),
      Q => A(6),
      R => core_aresetn_0
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(7),
      Q => A(7),
      R => core_aresetn_0
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(8),
      Q => A(8),
      R => core_aresetn_0
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(9),
      Q => A(9),
      R => core_aresetn_0
    );
Overflow_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Overflow,
      Q => Overflow_D1,
      R => core_aresetn_0
    );
\p_in_d1_cdc_from_i_1__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_out_i_reg[31]_0\,
      I1 => p_in_d1_cdc_from_reg,
      O => p_in_d1_cdc_from_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_ovf is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    rst_int_n_reg : in STD_LOGIC;
    S0_S_Null_Byte_Cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Lat_Start : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    Slot_0_Sync_Data_Valid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_ovf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_ovf is
  signal \Count_Out_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_out_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_7\ : STD_LOGIC;
  signal \p_0_out_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_5__0_n_0\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \NLW_p_0_out_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_2__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1__0\ : label is "soft_lutpair95";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\Count_Out_i[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_int_n_reg,
      O => \Count_Out_i[0]_i_1__0_n_0\
    );
\Count_Out_i[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__1_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(10)
    );
\Count_Out_i[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__1_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(11)
    );
\Count_Out_i[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__1_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(12)
    );
\Count_Out_i[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__2_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(13)
    );
\Count_Out_i[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__2_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(14)
    );
\Count_Out_i[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__2_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(15)
    );
\Count_Out_i[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__2_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(16)
    );
\Count_Out_i[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__3_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(17)
    );
\Count_Out_i[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__3_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(18)
    );
\Count_Out_i[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__3_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(19)
    );
\Count_Out_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_out_carry_n_7,
      I1 => rst_int_n_reg,
      O => p_1_in(1)
    );
\Count_Out_i[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__3_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(20)
    );
\Count_Out_i[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__4_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(21)
    );
\Count_Out_i[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__4_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(22)
    );
\Count_Out_i[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__4_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(23)
    );
\Count_Out_i[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__4_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(24)
    );
\Count_Out_i[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__5_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(25)
    );
\Count_Out_i[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__5_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(26)
    );
\Count_Out_i[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__5_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(27)
    );
\Count_Out_i[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__5_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(28)
    );
\Count_Out_i[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__6_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(29)
    );
\Count_Out_i[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_out_carry_n_6,
      I1 => rst_int_n_reg,
      O => p_1_in(2)
    );
\Count_Out_i[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__6_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(30)
    );
\Count_Out_i[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__6_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(31)
    );
\Count_Out_i[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD555D55"
    )
        port map (
      I0 => rst_int_n_reg,
      I1 => S0_S_Null_Byte_Cnt(0),
      I2 => Rd_Lat_Start,
      I3 => Metrics_Cnt_En_Int,
      I4 => Slot_0_Sync_Data_Valid,
      O => \Count_Out_i[32]_i_1_n_0\
    );
\Count_Out_i[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__6_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(32)
    );
\Count_Out_i[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_out_carry_n_5,
      I1 => rst_int_n_reg,
      O => p_1_in(3)
    );
\Count_Out_i[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_out_carry_n_4,
      I1 => rst_int_n_reg,
      O => p_1_in(4)
    );
\Count_Out_i[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__0_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(5)
    );
\Count_Out_i[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__0_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(6)
    );
\Count_Out_i[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__0_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(7)
    );
\Count_Out_i[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__0_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(8)
    );
\Count_Out_i[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__1_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(9)
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(10),
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(11),
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(12),
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(13),
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(14),
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(15),
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(16),
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(17),
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(18),
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(19),
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(20),
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(21),
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(22),
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(23),
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(24),
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(25),
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(26),
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(27),
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(28),
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(29),
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(30),
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(31),
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(32),
      Q => \^q\(32),
      R => SR(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => p_1_in(9),
      Q => \^q\(9),
      R => SR(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \p_0_out_carry_i_1__0_n_0\,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => \p_0_out_carry_i_2__0_n_0\,
      S(2) => \p_0_out_carry_i_3__0_n_0\,
      S(1) => \p_0_out_carry_i_4__0_n_0\,
      S(0) => \p_0_out_carry_i_5__0_n_0\
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \p_0_out_carry__0_n_4\,
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => \p_0_out_carry__0_i_1__0_n_0\,
      S(2) => \p_0_out_carry__0_i_2__0_n_0\,
      S(1) => \p_0_out_carry__0_i_3__0_n_0\,
      S(0) => \p_0_out_carry__0_i_4__0_n_0\
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \p_0_out_carry__0_i_1__0_n_0\
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \p_0_out_carry__0_i_2__0_n_0\
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \p_0_out_carry__0_i_3__0_n_0\
    );
\p_0_out_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \p_0_out_carry__0_i_4__0_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3) => \p_0_out_carry__1_n_4\,
      O(2) => \p_0_out_carry__1_n_5\,
      O(1) => \p_0_out_carry__1_n_6\,
      O(0) => \p_0_out_carry__1_n_7\,
      S(3) => \p_0_out_carry__1_i_1__0_n_0\,
      S(2) => \p_0_out_carry__1_i_2__0_n_0\,
      S(1) => \p_0_out_carry__1_i_3__0_n_0\,
      S(0) => \p_0_out_carry__1_i_4__0_n_0\
    );
\p_0_out_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \p_0_out_carry__1_i_1__0_n_0\
    );
\p_0_out_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \p_0_out_carry__1_i_2__0_n_0\
    );
\p_0_out_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \p_0_out_carry__1_i_3__0_n_0\
    );
\p_0_out_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \p_0_out_carry__1_i_4__0_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3) => \p_0_out_carry__2_n_4\,
      O(2) => \p_0_out_carry__2_n_5\,
      O(1) => \p_0_out_carry__2_n_6\,
      O(0) => \p_0_out_carry__2_n_7\,
      S(3) => \p_0_out_carry__2_i_1__0_n_0\,
      S(2) => \p_0_out_carry__2_i_2__0_n_0\,
      S(1) => \p_0_out_carry__2_i_3__0_n_0\,
      S(0) => \p_0_out_carry__2_i_4__0_n_0\
    );
\p_0_out_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      O => \p_0_out_carry__2_i_1__0_n_0\
    );
\p_0_out_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \p_0_out_carry__2_i_2__0_n_0\
    );
\p_0_out_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \p_0_out_carry__2_i_3__0_n_0\
    );
\p_0_out_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \p_0_out_carry__2_i_4__0_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3) => \p_0_out_carry__3_n_4\,
      O(2) => \p_0_out_carry__3_n_5\,
      O(1) => \p_0_out_carry__3_n_6\,
      O(0) => \p_0_out_carry__3_n_7\,
      S(3) => \p_0_out_carry__3_i_1__0_n_0\,
      S(2) => \p_0_out_carry__3_i_2__0_n_0\,
      S(1) => \p_0_out_carry__3_i_3__0_n_0\,
      S(0) => \p_0_out_carry__3_i_4__0_n_0\
    );
\p_0_out_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(20),
      O => \p_0_out_carry__3_i_1__0_n_0\
    );
\p_0_out_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      O => \p_0_out_carry__3_i_2__0_n_0\
    );
\p_0_out_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(18),
      O => \p_0_out_carry__3_i_3__0_n_0\
    );
\p_0_out_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \p_0_out_carry__3_i_4__0_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3) => \p_0_out_carry__4_n_4\,
      O(2) => \p_0_out_carry__4_n_5\,
      O(1) => \p_0_out_carry__4_n_6\,
      O(0) => \p_0_out_carry__4_n_7\,
      S(3) => \p_0_out_carry__4_i_1__0_n_0\,
      S(2) => \p_0_out_carry__4_i_2__0_n_0\,
      S(1) => \p_0_out_carry__4_i_3__0_n_0\,
      S(0) => \p_0_out_carry__4_i_4__0_n_0\
    );
\p_0_out_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(24),
      O => \p_0_out_carry__4_i_1__0_n_0\
    );
\p_0_out_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      O => \p_0_out_carry__4_i_2__0_n_0\
    );
\p_0_out_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      O => \p_0_out_carry__4_i_3__0_n_0\
    );
\p_0_out_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(21),
      O => \p_0_out_carry__4_i_4__0_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3) => \p_0_out_carry__5_n_4\,
      O(2) => \p_0_out_carry__5_n_5\,
      O(1) => \p_0_out_carry__5_n_6\,
      O(0) => \p_0_out_carry__5_n_7\,
      S(3) => \p_0_out_carry__5_i_1__0_n_0\,
      S(2) => \p_0_out_carry__5_i_2__0_n_0\,
      S(1) => \p_0_out_carry__5_i_3__0_n_0\,
      S(0) => \p_0_out_carry__5_i_4__0_n_0\
    );
\p_0_out_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      O => \p_0_out_carry__5_i_1__0_n_0\
    );
\p_0_out_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      O => \p_0_out_carry__5_i_2__0_n_0\
    );
\p_0_out_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      O => \p_0_out_carry__5_i_3__0_n_0\
    );
\p_0_out_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      O => \p_0_out_carry__5_i_4__0_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \NLW_p_0_out_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(30 downto 28),
      O(3) => \p_0_out_carry__6_n_4\,
      O(2) => \p_0_out_carry__6_n_5\,
      O(1) => \p_0_out_carry__6_n_6\,
      O(0) => \p_0_out_carry__6_n_7\,
      S(3) => \p_0_out_carry__6_i_1__0_n_0\,
      S(2) => \p_0_out_carry__6_i_2__0_n_0\,
      S(1) => \p_0_out_carry__6_i_3__0_n_0\,
      S(0) => \p_0_out_carry__6_i_4__0_n_0\
    );
\p_0_out_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(32),
      O => \p_0_out_carry__6_i_1__0_n_0\
    );
\p_0_out_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => \p_0_out_carry__6_i_2__0_n_0\
    );
\p_0_out_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      O => \p_0_out_carry__6_i_3__0_n_0\
    );
\p_0_out_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      O => \p_0_out_carry__6_i_4__0_n_0\
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \p_0_out_carry_i_1__0_n_0\
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \p_0_out_carry_i_2__0_n_0\
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \p_0_out_carry_i_3__0_n_0\
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \p_0_out_carry_i_4__0_n_0\
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \p_0_out_carry_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_ovf_41 is
  port (
    \dout_reg[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_n_reg : in STD_LOGIC;
    Data_valid_reg2 : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    Wr_Lat_Start : in STD_LOGIC;
    Data_valid_reg1 : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_ovf_41 : entity is "axi_perf_mon_v5_0_13_counter_ovf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_ovf_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_ovf_41 is
  signal \Count_Out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dout_reg[31]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_out_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_7\ : STD_LOGIC;
  signal p_0_out_carry_i_1_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_2_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_3_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_4_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_5_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \NLW_p_0_out_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1\ : label is "soft_lutpair118";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
  \dout_reg[31]\(32 downto 0) <= \^dout_reg[31]\(32 downto 0);
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dout_reg[31]\(0),
      I1 => rst_int_n_reg,
      O => \Count_Out_i[0]_i_1_n_0\
    );
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__1_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(10)
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__1_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(11)
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__1_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(12)
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__2_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(13)
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__2_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(14)
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__2_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(15)
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__2_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(16)
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__3_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(17)
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__3_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(18)
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__3_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(19)
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_out_carry_n_7,
      I1 => rst_int_n_reg,
      O => p_1_in(1)
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__3_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(20)
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__4_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(21)
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__4_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(22)
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__4_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(23)
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__4_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(24)
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__5_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(25)
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__5_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(26)
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__5_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(27)
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__5_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(28)
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__6_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(29)
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_out_carry_n_6,
      I1 => rst_int_n_reg,
      O => p_1_in(2)
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__6_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(30)
    );
\Count_Out_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__6_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(31)
    );
\Count_Out_i[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5D555D5"
    )
        port map (
      I0 => rst_int_n_reg,
      I1 => Data_valid_reg2,
      I2 => Metrics_Cnt_En_Int,
      I3 => Wr_Lat_Start,
      I4 => Data_valid_reg1,
      O => \Count_Out_i[32]_i_1__0_n_0\
    );
\Count_Out_i[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__6_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(32)
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_out_carry_n_5,
      I1 => rst_int_n_reg,
      O => p_1_in(3)
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_out_carry_n_4,
      I1 => rst_int_n_reg,
      O => p_1_in(4)
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__0_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(5)
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__0_n_6\,
      I1 => rst_int_n_reg,
      O => p_1_in(6)
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__0_n_5\,
      I1 => rst_int_n_reg,
      O => p_1_in(7)
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__0_n_4\,
      I1 => rst_int_n_reg,
      O => p_1_in(8)
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_carry__1_n_7\,
      I1 => rst_int_n_reg,
      O => p_1_in(9)
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[0]_i_1_n_0\,
      Q => \^dout_reg[31]\(0),
      R => \^sr\(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(10),
      Q => \^dout_reg[31]\(10),
      R => \^sr\(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(11),
      Q => \^dout_reg[31]\(11),
      R => \^sr\(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(12),
      Q => \^dout_reg[31]\(12),
      R => \^sr\(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(13),
      Q => \^dout_reg[31]\(13),
      R => \^sr\(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(14),
      Q => \^dout_reg[31]\(14),
      R => \^sr\(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(15),
      Q => \^dout_reg[31]\(15),
      R => \^sr\(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(16),
      Q => \^dout_reg[31]\(16),
      R => \^sr\(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(17),
      Q => \^dout_reg[31]\(17),
      R => \^sr\(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(18),
      Q => \^dout_reg[31]\(18),
      R => \^sr\(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(19),
      Q => \^dout_reg[31]\(19),
      R => \^sr\(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => \^dout_reg[31]\(1),
      R => \^sr\(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(20),
      Q => \^dout_reg[31]\(20),
      R => \^sr\(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(21),
      Q => \^dout_reg[31]\(21),
      R => \^sr\(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(22),
      Q => \^dout_reg[31]\(22),
      R => \^sr\(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(23),
      Q => \^dout_reg[31]\(23),
      R => \^sr\(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(24),
      Q => \^dout_reg[31]\(24),
      R => \^sr\(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(25),
      Q => \^dout_reg[31]\(25),
      R => \^sr\(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(26),
      Q => \^dout_reg[31]\(26),
      R => \^sr\(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(27),
      Q => \^dout_reg[31]\(27),
      R => \^sr\(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(28),
      Q => \^dout_reg[31]\(28),
      R => \^sr\(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(29),
      Q => \^dout_reg[31]\(29),
      R => \^sr\(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => \^dout_reg[31]\(2),
      R => \^sr\(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(30),
      Q => \^dout_reg[31]\(30),
      R => \^sr\(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(31),
      Q => \^dout_reg[31]\(31),
      R => \^sr\(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(32),
      Q => \^dout_reg[31]\(32),
      R => \^sr\(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => \^dout_reg[31]\(3),
      R => \^sr\(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => \^dout_reg[31]\(4),
      R => \^sr\(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(5),
      Q => \^dout_reg[31]\(5),
      R => \^sr\(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => \^dout_reg[31]\(6),
      R => \^sr\(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(7),
      Q => \^dout_reg[31]\(7),
      R => \^sr\(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(8),
      Q => \^dout_reg[31]\(8),
      R => \^sr\(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => p_1_in(9),
      Q => \^dout_reg[31]\(9),
      R => \^sr\(0)
    );
\empty_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_int_n_reg,
      O => \^sr\(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => \^dout_reg[31]\(0),
      DI(3 downto 1) => \^dout_reg[31]\(3 downto 1),
      DI(0) => p_0_out_carry_i_1_n_0,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => p_0_out_carry_i_2_n_0,
      S(2) => p_0_out_carry_i_3_n_0,
      S(1) => p_0_out_carry_i_4_n_0,
      S(0) => p_0_out_carry_i_5_n_0
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^dout_reg[31]\(7 downto 4),
      O(3) => \p_0_out_carry__0_n_4\,
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => \p_0_out_carry__0_i_1_n_0\,
      S(2) => \p_0_out_carry__0_i_2_n_0\,
      S(1) => \p_0_out_carry__0_i_3_n_0\,
      S(0) => \p_0_out_carry__0_i_4_n_0\
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(7),
      I1 => \^dout_reg[31]\(8),
      O => \p_0_out_carry__0_i_1_n_0\
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(6),
      I1 => \^dout_reg[31]\(7),
      O => \p_0_out_carry__0_i_2_n_0\
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(5),
      I1 => \^dout_reg[31]\(6),
      O => \p_0_out_carry__0_i_3_n_0\
    );
\p_0_out_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(4),
      I1 => \^dout_reg[31]\(5),
      O => \p_0_out_carry__0_i_4_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^dout_reg[31]\(11 downto 8),
      O(3) => \p_0_out_carry__1_n_4\,
      O(2) => \p_0_out_carry__1_n_5\,
      O(1) => \p_0_out_carry__1_n_6\,
      O(0) => \p_0_out_carry__1_n_7\,
      S(3) => \p_0_out_carry__1_i_1_n_0\,
      S(2) => \p_0_out_carry__1_i_2_n_0\,
      S(1) => \p_0_out_carry__1_i_3_n_0\,
      S(0) => \p_0_out_carry__1_i_4_n_0\
    );
\p_0_out_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(11),
      I1 => \^dout_reg[31]\(12),
      O => \p_0_out_carry__1_i_1_n_0\
    );
\p_0_out_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(10),
      I1 => \^dout_reg[31]\(11),
      O => \p_0_out_carry__1_i_2_n_0\
    );
\p_0_out_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(9),
      I1 => \^dout_reg[31]\(10),
      O => \p_0_out_carry__1_i_3_n_0\
    );
\p_0_out_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(8),
      I1 => \^dout_reg[31]\(9),
      O => \p_0_out_carry__1_i_4_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^dout_reg[31]\(15 downto 12),
      O(3) => \p_0_out_carry__2_n_4\,
      O(2) => \p_0_out_carry__2_n_5\,
      O(1) => \p_0_out_carry__2_n_6\,
      O(0) => \p_0_out_carry__2_n_7\,
      S(3) => \p_0_out_carry__2_i_1_n_0\,
      S(2) => \p_0_out_carry__2_i_2_n_0\,
      S(1) => \p_0_out_carry__2_i_3_n_0\,
      S(0) => \p_0_out_carry__2_i_4_n_0\
    );
\p_0_out_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(15),
      I1 => \^dout_reg[31]\(16),
      O => \p_0_out_carry__2_i_1_n_0\
    );
\p_0_out_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(14),
      I1 => \^dout_reg[31]\(15),
      O => \p_0_out_carry__2_i_2_n_0\
    );
\p_0_out_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(13),
      I1 => \^dout_reg[31]\(14),
      O => \p_0_out_carry__2_i_3_n_0\
    );
\p_0_out_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(12),
      I1 => \^dout_reg[31]\(13),
      O => \p_0_out_carry__2_i_4_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^dout_reg[31]\(19 downto 16),
      O(3) => \p_0_out_carry__3_n_4\,
      O(2) => \p_0_out_carry__3_n_5\,
      O(1) => \p_0_out_carry__3_n_6\,
      O(0) => \p_0_out_carry__3_n_7\,
      S(3) => \p_0_out_carry__3_i_1_n_0\,
      S(2) => \p_0_out_carry__3_i_2_n_0\,
      S(1) => \p_0_out_carry__3_i_3_n_0\,
      S(0) => \p_0_out_carry__3_i_4_n_0\
    );
\p_0_out_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(19),
      I1 => \^dout_reg[31]\(20),
      O => \p_0_out_carry__3_i_1_n_0\
    );
\p_0_out_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(18),
      I1 => \^dout_reg[31]\(19),
      O => \p_0_out_carry__3_i_2_n_0\
    );
\p_0_out_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(17),
      I1 => \^dout_reg[31]\(18),
      O => \p_0_out_carry__3_i_3_n_0\
    );
\p_0_out_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(16),
      I1 => \^dout_reg[31]\(17),
      O => \p_0_out_carry__3_i_4_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^dout_reg[31]\(23 downto 20),
      O(3) => \p_0_out_carry__4_n_4\,
      O(2) => \p_0_out_carry__4_n_5\,
      O(1) => \p_0_out_carry__4_n_6\,
      O(0) => \p_0_out_carry__4_n_7\,
      S(3) => \p_0_out_carry__4_i_1_n_0\,
      S(2) => \p_0_out_carry__4_i_2_n_0\,
      S(1) => \p_0_out_carry__4_i_3_n_0\,
      S(0) => \p_0_out_carry__4_i_4_n_0\
    );
\p_0_out_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(23),
      I1 => \^dout_reg[31]\(24),
      O => \p_0_out_carry__4_i_1_n_0\
    );
\p_0_out_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(22),
      I1 => \^dout_reg[31]\(23),
      O => \p_0_out_carry__4_i_2_n_0\
    );
\p_0_out_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(21),
      I1 => \^dout_reg[31]\(22),
      O => \p_0_out_carry__4_i_3_n_0\
    );
\p_0_out_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(20),
      I1 => \^dout_reg[31]\(21),
      O => \p_0_out_carry__4_i_4_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^dout_reg[31]\(27 downto 24),
      O(3) => \p_0_out_carry__5_n_4\,
      O(2) => \p_0_out_carry__5_n_5\,
      O(1) => \p_0_out_carry__5_n_6\,
      O(0) => \p_0_out_carry__5_n_7\,
      S(3) => \p_0_out_carry__5_i_1_n_0\,
      S(2) => \p_0_out_carry__5_i_2_n_0\,
      S(1) => \p_0_out_carry__5_i_3_n_0\,
      S(0) => \p_0_out_carry__5_i_4_n_0\
    );
\p_0_out_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(27),
      I1 => \^dout_reg[31]\(28),
      O => \p_0_out_carry__5_i_1_n_0\
    );
\p_0_out_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(26),
      I1 => \^dout_reg[31]\(27),
      O => \p_0_out_carry__5_i_2_n_0\
    );
\p_0_out_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(25),
      I1 => \^dout_reg[31]\(26),
      O => \p_0_out_carry__5_i_3_n_0\
    );
\p_0_out_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(24),
      I1 => \^dout_reg[31]\(25),
      O => \p_0_out_carry__5_i_4_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \NLW_p_0_out_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^dout_reg[31]\(30 downto 28),
      O(3) => \p_0_out_carry__6_n_4\,
      O(2) => \p_0_out_carry__6_n_5\,
      O(1) => \p_0_out_carry__6_n_6\,
      O(0) => \p_0_out_carry__6_n_7\,
      S(3) => \p_0_out_carry__6_i_1_n_0\,
      S(2) => \p_0_out_carry__6_i_2_n_0\,
      S(1) => \p_0_out_carry__6_i_3_n_0\,
      S(0) => \p_0_out_carry__6_i_4_n_0\
    );
\p_0_out_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(31),
      I1 => \^dout_reg[31]\(32),
      O => \p_0_out_carry__6_i_1_n_0\
    );
\p_0_out_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(30),
      I1 => \^dout_reg[31]\(31),
      O => \p_0_out_carry__6_i_2_n_0\
    );
\p_0_out_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(29),
      I1 => \^dout_reg[31]\(30),
      O => \p_0_out_carry__6_i_3_n_0\
    );
\p_0_out_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(28),
      I1 => \^dout_reg[31]\(29),
      O => \p_0_out_carry__6_i_4_n_0\
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[31]\(1),
      O => p_0_out_carry_i_1_n_0
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(3),
      I1 => \^dout_reg[31]\(4),
      O => p_0_out_carry_i_2_n_0
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(2),
      I1 => \^dout_reg[31]\(3),
      O => p_0_out_carry_i_3_n_0
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_reg[31]\(1),
      I1 => \^dout_reg[31]\(2),
      O => p_0_out_carry_i_4_n_0
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout_reg[31]\(1),
      O => p_0_out_carry_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset is
  port (
    \out\ : out STD_LOGIC;
    core_aclk : in STD_LOGIC;
    capture_event : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => '0',
      PRE => capture_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_0 is
  port (
    \out\ : out STD_LOGIC;
    core_aclk : in STD_LOGIC;
    reset_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_0 : entity is "axi_perf_mon_v5_0_13_dff_async_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_0 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => '0',
      PRE => reset_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_1 is
  port (
    \out\ : out STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    capture_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_1 : entity is "axi_perf_mon_v5_0_13_dff_async_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_1 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => q_reg_0,
      PRE => capture_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_2 is
  port (
    \out\ : out STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    reset_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_2 : entity is "axi_perf_mon_v5_0_13_dff_async_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_2 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => q_reg_0,
      PRE => reset_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_ext_calc is
  port (
    rst_int_n : out STD_LOGIC;
    Ext_Event_going_on : out STD_LOGIC;
    External_Event_Cnt_En : out STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]\ : in STD_LOGIC;
    \USE_MON_FIFO.fifo_rd_en_reg_reg\ : in STD_LOGIC;
    Ext_Event_going_on_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_ext_calc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_ext_calc is
  signal Ext_Event_Valid_d1 : STD_LOGIC;
  signal Ext_Event_d1 : STD_LOGIC;
  signal \^ext_event_going_on\ : STD_LOGIC;
  signal External_Event_Cnt_En_i_1_n_0 : STD_LOGIC;
  signal \^rst_int_n\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of rst_int_n_reg : label is "yes";
begin
  Ext_Event_going_on <= \^ext_event_going_on\;
  rst_int_n <= \^rst_int_n\;
Ext_Event_Valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \USE_MON_FIFO.fifo_rd_en_reg_reg\,
      Q => Ext_Event_Valid_d1,
      R => '0'
    );
Ext_Event_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]\,
      Q => Ext_Event_d1,
      R => '0'
    );
Ext_Event_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Event_going_on_reg_0,
      Q => \^ext_event_going_on\,
      R => '0'
    );
External_Event_Cnt_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Ext_Event_Valid_d1,
      I1 => \^ext_event_going_on\,
      I2 => \out\(0),
      I3 => Ext_Event_d1,
      I4 => \^rst_int_n\,
      O => External_Event_Cnt_En_i_1_n_0
    );
External_Event_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => External_Event_Cnt_En_i_1_n_0,
      Q => External_Event_Cnt_En,
      R => '0'
    );
rst_int_n_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \s_level_out_bus_d4_reg[1]\,
      Q => \^rst_int_n\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_interrupt_module is
  port (
    Intr_Reg_ISR : out STD_LOGIC_VECTOR ( 12 downto 0 );
    interrupt : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_14_out : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_10_out11_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_6_out7_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Global_Intr_En : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_interrupt_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_interrupt_module is
  signal Interrupt0 : STD_LOGIC;
  signal Interrupt_i_2_n_0 : STD_LOGIC;
  signal Interrupt_i_3_n_0 : STD_LOGIC;
  signal Interrupt_i_4_n_0 : STD_LOGIC;
  signal Interrupt_i_5_n_0 : STD_LOGIC;
  signal Interrupt_i_6_n_0 : STD_LOGIC;
  signal Intr_Reg_IER : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^intr_reg_isr\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  Intr_Reg_ISR(12 downto 0) <= \^intr_reg_isr\(12 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
\GEN_ISR_REG[0].ISR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_14_out,
      Q => \^intr_reg_isr\(0),
      R => '0'
    );
\GEN_ISR_REG[10].ISR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_2_out,
      Q => \^intr_reg_isr\(10),
      R => '0'
    );
\GEN_ISR_REG[11].ISR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out,
      Q => \^intr_reg_isr\(11),
      R => '0'
    );
\GEN_ISR_REG[12].ISR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_out,
      Q => \^intr_reg_isr\(12),
      R => '0'
    );
\GEN_ISR_REG[1].ISR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_13_out,
      Q => \^intr_reg_isr\(1),
      R => '0'
    );
\GEN_ISR_REG[2].ISR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_12_out,
      Q => \^intr_reg_isr\(2),
      R => '0'
    );
\GEN_ISR_REG[3].ISR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out11_out,
      Q => \^intr_reg_isr\(3),
      R => '0'
    );
\GEN_ISR_REG[4].ISR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_out,
      Q => \^intr_reg_isr\(4),
      R => '0'
    );
\GEN_ISR_REG[5].ISR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_8_out,
      Q => \^intr_reg_isr\(5),
      R => '0'
    );
\GEN_ISR_REG[6].ISR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_6_out7_out,
      Q => \^intr_reg_isr\(6),
      R => '0'
    );
\GEN_ISR_REG[7].ISR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_5_out,
      Q => \^intr_reg_isr\(7),
      R => '0'
    );
\GEN_ISR_REG[8].ISR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_4_out,
      Q => \^intr_reg_isr\(8),
      R => '0'
    );
\GEN_ISR_REG[9].ISR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_out,
      Q => \^intr_reg_isr\(9),
      R => '0'
    );
\IER_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => SR(0)
    );
\IER_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(10),
      Q => \^q\(9),
      R => SR(0)
    );
\IER_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(11),
      Q => \^q\(10),
      R => SR(0)
    );
\IER_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(12),
      Q => \^q\(11),
      R => SR(0)
    );
\IER_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => SR(0)
    );
\IER_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Intr_Reg_IER(2),
      R => SR(0)
    );
\IER_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => \^q\(2),
      R => SR(0)
    );
\IER_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => \^q\(3),
      R => SR(0)
    );
\IER_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => \^q\(4),
      R => SR(0)
    );
\IER_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => \^q\(5),
      R => SR(0)
    );
\IER_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => \^q\(6),
      R => SR(0)
    );
\IER_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(8),
      Q => \^q\(7),
      R => SR(0)
    );
\IER_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(9),
      Q => \^q\(8),
      R => SR(0)
    );
Interrupt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF00000000"
    )
        port map (
      I0 => Interrupt_i_2_n_0,
      I1 => Interrupt_i_3_n_0,
      I2 => Interrupt_i_4_n_0,
      I3 => Interrupt_i_5_n_0,
      I4 => Interrupt_i_6_n_0,
      I5 => Global_Intr_En,
      O => Interrupt0
    );
Interrupt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \^intr_reg_isr\(12),
      I1 => \^q\(11),
      I2 => \^intr_reg_isr\(10),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \^intr_reg_isr\(11),
      O => Interrupt_i_2_n_0
    );
Interrupt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^intr_reg_isr\(9),
      I2 => \^intr_reg_isr\(8),
      I3 => \^q\(7),
      I4 => \^intr_reg_isr\(7),
      I5 => \^q\(6),
      O => Interrupt_i_3_n_0
    );
Interrupt_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \^intr_reg_isr\(5),
      I1 => \^q\(4),
      I2 => \^intr_reg_isr\(4),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^intr_reg_isr\(6),
      O => Interrupt_i_4_n_0
    );
Interrupt_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => Intr_Reg_IER(2),
      I1 => \^intr_reg_isr\(2),
      I2 => \^q\(2),
      I3 => \^intr_reg_isr\(3),
      O => Interrupt_i_5_n_0
    );
Interrupt_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^intr_reg_isr\(0),
      I2 => \^q\(1),
      I3 => \^intr_reg_isr\(1),
      O => Interrupt_i_6_n_0
    );
Interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Interrupt0,
      Q => interrupt,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_samp_metrics_data is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_level_out_d4_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \Incrementer_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_samp_metrics_data;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_samp_metrics_data is
begin
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \Incrementer_reg[31]\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => s_level_out_d4_reg(0)
    );
\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => s_level_out_d4_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo is
  port (
    FBC_Empty : out STD_LOGIC;
    FBC_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MUX_N_CNT.Add_in_Valid_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_2 : in STD_LOGIC;
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FBC1_Empty : in STD_LOGIC;
    FBC_Rd_Vld_reg : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Read_Latency_En : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo is
  signal \^fbc_empty\ : STD_LOGIC;
  signal \^fbc_rd_data\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_i_3__1_n_0\ : STD_LOGIC;
  signal empty_i_4_n_0 : STD_LOGIC;
  signal empty_i_5_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_5 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rptr[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rptr[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rptr[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rptr[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rptr[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__5\ : label is "soft_lutpair32";
begin
  FBC_Empty <= \^fbc_empty\;
  FBC_Rd_Data <= \^fbc_rd_data\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \^fbc_rd_data\,
      I1 => FBC_Rd_Vld_reg,
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\(0),
      I3 => Read_Latency_En,
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_reg\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_2,
      Q => \^fbc_rd_data\,
      R => '0'
    );
\empty_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0A0A0A0A0A0A"
    )
        port map (
      I0 => \^fbc_empty\,
      I1 => \empty_i_2__1_n_0\,
      I2 => \s_level_out_bus_d4_reg[0]\(0),
      I3 => FBC1_Empty,
      I4 => \empty_i_3__1_n_0\,
      I5 => empty_i_4_n_0,
      O => empty0
    );
\empty_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => \^q\(4),
      O => \empty_i_2__1_n_0\
    );
\empty_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \empty_i_3__1_n_0\
    );
empty_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => \^rptr_reg[4]_0\(4),
      I2 => p_0_in,
      I3 => empty_i_5_n_0,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^q\(3),
      O => empty_i_4_n_0
    );
empty_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => empty_i_5_n_0
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fbc_empty\,
      S => SR(0)
    );
\rptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1_n_0\
    );
\rptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      O => \rptr[1]_i_1_n_0\
    );
\rptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1_n_0\
    );
\rptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \rptr[3]_i_1_n_0\
    );
\rptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1_n_0\
    );
\rptr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => p_0_in,
      O => \rptr[5]_i_1__0_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[0]_i_1_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[1]_i_1_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[2]_i_1_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[3]_i_1_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[4]_i_1_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[5]_i_1__0_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__5\(0)
    );
\wptr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__5\(1)
    );
\wptr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__5\(2)
    );
\wptr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__5\(3)
    );
\wptr[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__5\(4)
    );
\wptr[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__5\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__5\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__5\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__5\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__5\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__5\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__5\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_36 is
  port (
    F1_Empty : out STD_LOGIC;
    F1_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_0 : in STD_LOGIC;
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    F2_Empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_36 : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_36 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f1_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_3__9_n_0\ : STD_LOGIC;
  signal \empty_i_4__9_n_0\ : STD_LOGIC;
  signal \empty_i_5__9_n_0\ : STD_LOGIC;
  signal \empty_i_6__3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in_0 : STD_LOGIC;
  signal \rptr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_6__3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__9\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__9\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__9\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__9\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__9\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wptr[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wptr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wptr[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wptr[4]_i_1\ : label is "soft_lutpair37";
begin
  E(0) <= \^e\(0);
  F1_Empty <= \^f1_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
F12_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^f1_empty\,
      I1 => F2_Empty,
      O => \^e\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_0,
      Q => F1_Rd_Data,
      R => '0'
    );
empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0A0A0A0A0A0A"
    )
        port map (
      I0 => \^f1_empty\,
      I1 => \empty_i_3__9_n_0\,
      I2 => \s_level_out_bus_d4_reg[0]\(0),
      I3 => F2_Empty,
      I4 => \empty_i_4__9_n_0\,
      I5 => \empty_i_5__9_n_0\,
      O => empty0
    );
\empty_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => \^q\(4),
      O => \empty_i_3__9_n_0\
    );
\empty_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \empty_i_4__9_n_0\
    );
\empty_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => \^rptr_reg[4]_0\(4),
      I2 => p_0_in_0,
      I3 => \empty_i_6__3_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^q\(3),
      O => \empty_i_5__9_n_0\
    );
\empty_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_6__3_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f1_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__9_n_0\
    );
\rptr[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      O => \rptr[1]_i_1__9_n_0\
    );
\rptr[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__9_n_0\
    );
\rptr[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \rptr[3]_i_1__9_n_0\
    );
\rptr[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__9_n_0\
    );
\rptr[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => p_0_in_0,
      O => \rptr[5]_i_1__9_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[0]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[1]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[2]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[3]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[4]_i_1__9_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[5]_i_1__9_n_0\,
      Q => p_0_in_0,
      R => SR(0)
    );
\wptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\wptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\wptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => p_0_in(2)
    );
\wptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => p_0_in(3)
    );
\wptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => p_0_in(4)
    );
\wptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => p_0_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => p_0_in(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_37 is
  port (
    F2_Empty : out STD_LOGIC;
    F2_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_1 : in STD_LOGIC;
    F1_Empty : in STD_LOGIC;
    Write_iss_going_on_reg : in STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[37]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Slot_0_Sync_Data_Valid : in STD_LOGIC;
    Ext_Trig_Metric_en_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_37 : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_37 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f2_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__9_n_0\ : STD_LOGIC;
  signal \empty_i_3__8_n_0\ : STD_LOGIC;
  signal \empty_i_4__8_n_0\ : STD_LOGIC;
  signal \empty_i_5__8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__8\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__8\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__8\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__8\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__0\ : label is "soft_lutpair42";
begin
  E(0) <= \^e\(0);
  F2_Empty <= \^f2_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_1,
      Q => F2_Rd_Data,
      R => '0'
    );
\empty_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0A0A0A0A0A0A"
    )
        port map (
      I0 => \^f2_empty\,
      I1 => \empty_i_2__9_n_0\,
      I2 => \^e\(0),
      I3 => F1_Empty,
      I4 => \empty_i_3__8_n_0\,
      I5 => \empty_i_4__8_n_0\,
      O => empty0
    );
\empty_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => \^q\(4),
      O => \empty_i_2__9_n_0\
    );
\empty_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \empty_i_3__8_n_0\
    );
\empty_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => \^rptr_reg[4]_0\(4),
      I2 => p_0_in,
      I3 => \empty_i_5__8_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^q\(3),
      O => \empty_i_4__8_n_0\
    );
\empty_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__8_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f2_empty\,
      S => SR(0)
    );
mem_reg_0_31_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404000000000"
    )
        port map (
      I0 => Write_iss_going_on_reg,
      I1 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[37]\(0),
      I2 => Slot_0_Sync_Data_Valid,
      I3 => Ext_Trig_Metric_en_reg,
      I4 => \out\(1),
      I5 => \out\(0),
      O => \^e\(0)
    );
\rptr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__8_n_0\
    );
\rptr[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      O => \rptr[1]_i_1__8_n_0\
    );
\rptr[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__8_n_0\
    );
\rptr[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \rptr[3]_i_1__8_n_0\
    );
\rptr[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__8_n_0\
    );
\rptr[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => p_0_in,
      O => \rptr[5]_i_1__8_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[0]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[1]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[2]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[3]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[4]_i_1__8_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[5]_i_1__8_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__0\(0)
    );
\wptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__0\(1)
    );
\wptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__0\(2)
    );
\wptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__0\(3)
    );
\wptr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__0\(4)
    );
\wptr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__0\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_38 is
  port (
    FWL1_Empty : out STD_LOGIC;
    \empty2__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    FWL_Empty : in STD_LOGIC;
    Last_fifo_Wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : in STD_LOGIC;
    Ext_Trig_Metric_en_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_38 : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_38 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fwl1_empty\ : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \^empty2__0\ : STD_LOGIC;
  signal \empty_i_2__6_n_0\ : STD_LOGIC;
  signal \empty_i_4__4_n_0\ : STD_LOGIC;
  signal \empty_i_5__4_n_0\ : STD_LOGIC;
  signal \empty_i_6__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__5_n_0\ : STD_LOGIC;
  signal rptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_6__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__4\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__6\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__6\ : label is "soft_lutpair69";
begin
  E(0) <= \^e\(0);
  FWL1_Empty <= \^fwl1_empty\;
  \empty2__0\ <= \^empty2__0\;
FWL_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fwl1_empty\,
      I1 => FWL_Empty,
      O => \^e\(0)
    );
\empty_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0A0A0A0A0A0"
    )
        port map (
      I0 => \^fwl1_empty\,
      I1 => \empty_i_2__6_n_0\,
      I2 => \^empty2__0\,
      I3 => FWL_Empty,
      I4 => \empty_i_4__4_n_0\,
      I5 => \empty_i_5__4_n_0\,
      O => empty0
    );
\empty_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => rptr_reg(4),
      I1 => rptr_reg(3),
      I2 => rptr_reg(1),
      I3 => rptr_reg(0),
      I4 => rptr_reg(2),
      I5 => wptr_reg(4),
      O => \empty_i_2__6_n_0\
    );
empty_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => Last_fifo_Wr_en,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => Ext_Trig_Metric_en_reg,
      O => \^empty2__0\
    );
\empty_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => rptr_reg(2),
      I2 => wptr_reg(2),
      I3 => rptr_reg(0),
      I4 => rptr_reg(1),
      I5 => wptr_reg(1),
      O => \empty_i_4__4_n_0\
    );
\empty_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => rptr_reg(4),
      I2 => p_0_in,
      I3 => \empty_i_6__0_n_0\,
      I4 => rptr_reg(3),
      I5 => wptr_reg(3),
      O => \empty_i_5__4_n_0\
    );
\empty_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      O => \empty_i_6__0_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fwl1_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rptr_reg(0),
      O => \rptr[0]_i_1__4_n_0\
    );
\rptr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rptr_reg(1),
      I1 => rptr_reg(0),
      O => \rptr[1]_i_1__4_n_0\
    );
\rptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      I2 => rptr_reg(2),
      O => \rptr[2]_i_1__4_n_0\
    );
\rptr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rptr_reg(3),
      I1 => rptr_reg(1),
      I2 => rptr_reg(0),
      I3 => rptr_reg(2),
      O => \rptr[3]_i_1__4_n_0\
    );
\rptr[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      I3 => rptr_reg(3),
      I4 => rptr_reg(4),
      O => \rptr[4]_i_1__4_n_0\
    );
\rptr[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rptr_reg(4),
      I1 => rptr_reg(3),
      I2 => rptr_reg(1),
      I3 => rptr_reg(0),
      I4 => rptr_reg(2),
      I5 => p_0_in,
      O => \rptr[5]_i_1__5_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[0]_i_1__4_n_0\,
      Q => rptr_reg(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[1]_i_1__4_n_0\,
      Q => rptr_reg(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[2]_i_1__4_n_0\,
      Q => rptr_reg(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[3]_i_1__4_n_0\,
      Q => rptr_reg(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[4]_i_1__4_n_0\,
      Q => rptr_reg(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \rptr[5]_i_1__5_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wptr_reg(0),
      O => \p_0_in__6\(0)
    );
\wptr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      O => \p_0_in__6\(1)
    );
\wptr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      I2 => wptr_reg(2),
      O => \p_0_in__6\(2)
    );
\wptr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wptr_reg(1),
      I1 => wptr_reg(0),
      I2 => wptr_reg(2),
      I3 => wptr_reg(3),
      O => \p_0_in__6\(3)
    );
\wptr[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wptr_reg(2),
      I1 => wptr_reg(0),
      I2 => wptr_reg(1),
      I3 => wptr_reg(3),
      I4 => wptr_reg(4),
      O => \p_0_in__6\(4)
    );
\wptr[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wptr_reg(4),
      I1 => wptr_reg(3),
      I2 => wptr_reg(1),
      I3 => wptr_reg(0),
      I4 => wptr_reg(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__6\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Ext_Trig_Metric_en_reg_0(0),
      D => \p_0_in__6\(0),
      Q => wptr_reg(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Ext_Trig_Metric_en_reg_0(0),
      D => \p_0_in__6\(1),
      Q => wptr_reg(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Ext_Trig_Metric_en_reg_0(0),
      D => \p_0_in__6\(2),
      Q => wptr_reg(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Ext_Trig_Metric_en_reg_0(0),
      D => \p_0_in__6\(3),
      Q => wptr_reg(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Ext_Trig_Metric_en_reg_0(0),
      D => \p_0_in__6\(4),
      Q => wptr_reg(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Ext_Trig_Metric_en_reg_0(0),
      D => \p_0_in__6\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_39 is
  port (
    FSWI_Empty : out STD_LOGIC;
    FSWI_Rd_Data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_Data : out STD_LOGIC;
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_4 : in STD_LOGIC;
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSWI1_Empty : in STD_LOGIC;
    awid_match_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_39 : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_39 is
  signal \^fswi_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__3_n_0\ : STD_LOGIC;
  signal \empty_i_3__3_n_0\ : STD_LOGIC;
  signal \empty_i_4__1_n_0\ : STD_LOGIC;
  signal \empty_i_5__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__9\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__9\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__9\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__9\ : label is "soft_lutpair73";
begin
  FSWI_Empty <= \^fswi_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_4,
      Q => FSWI_Rd_Data,
      R => '0'
    );
\empty_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0A0A0A0A0A0A"
    )
        port map (
      I0 => \^fswi_empty\,
      I1 => \empty_i_2__3_n_0\,
      I2 => \s_level_out_bus_d4_reg[0]\(0),
      I3 => FSWI1_Empty,
      I4 => \empty_i_3__3_n_0\,
      I5 => \empty_i_4__1_n_0\,
      O => empty0
    );
\empty_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => \^q\(4),
      O => \empty_i_2__3_n_0\
    );
\empty_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \empty_i_3__3_n_0\
    );
\empty_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => \^rptr_reg[4]_0\(4),
      I2 => p_0_in,
      I3 => \empty_i_5__1_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^q\(3),
      O => \empty_i_4__1_n_0\
    );
\empty_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__1_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fswi_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => awid_match_d1,
      I1 => \out\(0),
      O => F1_Wr_Data
    );
\rptr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__1_n_0\
    );
\rptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      O => \rptr[1]_i_1__1_n_0\
    );
\rptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__1_n_0\
    );
\rptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \rptr[3]_i_1__1_n_0\
    );
\rptr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__1_n_0\
    );
\rptr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => p_0_in,
      O => \rptr[5]_i_1__2_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[0]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[1]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[2]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[3]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[4]_i_1__1_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[5]_i_1__2_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__9\(0)
    );
\wptr[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__9\(1)
    );
\wptr[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__9\(2)
    );
\wptr[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__9\(3)
    );
\wptr[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__9\(4)
    );
\wptr[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__9\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__9\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__9\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__9\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__9\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__9\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__9\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_40 is
  port (
    FWL_Empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MUX_N_CNT.Add_in_Valid_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    dout0_3 : in STD_LOGIC;
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FWL1_Empty : in STD_LOGIC;
    Num_RLasts_En : in STD_LOGIC;
    FWL_Rd_Vld : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_40 : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_40 is
  signal \^fwl_empty\ : STD_LOGIC;
  signal FWL_Rd_Data : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__5_n_0\ : STD_LOGIC;
  signal \empty_i_3__5_n_0\ : STD_LOGIC;
  signal \empty_i_4__3_n_0\ : STD_LOGIC;
  signal \empty_i_5__3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__7\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__7\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__7\ : label is "soft_lutpair78";
begin
  FWL_Empty <= \^fwl_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00C000"
    )
        port map (
      I0 => Num_RLasts_En,
      I1 => FWL_Rd_Vld,
      I2 => FWL_Rd_Data,
      I3 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(1),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(0),
      O => \GEN_MUX_N_CNT.Add_in_Valid_reg\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0_3,
      Q => FWL_Rd_Data,
      R => '0'
    );
\empty_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0A0A0A0A0A0A"
    )
        port map (
      I0 => \^fwl_empty\,
      I1 => \empty_i_2__5_n_0\,
      I2 => \s_level_out_bus_d4_reg[0]\(0),
      I3 => FWL1_Empty,
      I4 => \empty_i_3__5_n_0\,
      I5 => \empty_i_4__3_n_0\,
      O => empty0
    );
\empty_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => \^q\(4),
      O => \empty_i_2__5_n_0\
    );
\empty_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \empty_i_3__5_n_0\
    );
\empty_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => \^rptr_reg[4]_0\(4),
      I2 => p_0_in,
      I3 => \empty_i_5__3_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^q\(3),
      O => \empty_i_4__3_n_0\
    );
\empty_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__3_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fwl_empty\,
      S => SR(0)
    );
\rptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__3_n_0\
    );
\rptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      O => \rptr[1]_i_1__3_n_0\
    );
\rptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__3_n_0\
    );
\rptr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \rptr[3]_i_1__3_n_0\
    );
\rptr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__3_n_0\
    );
\rptr[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => p_0_in,
      O => \rptr[5]_i_1__4_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[0]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[1]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[2]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[3]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[4]_i_1__3_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \rptr[5]_i_1__4_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__7\(0)
    );
\wptr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__7\(1)
    );
\wptr[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__7\(2)
    );
\wptr[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__7\(3)
    );
\wptr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__7\(4)
    );
\wptr[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__7\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__7\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized0\ is
  port (
    F3_Empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    Ext_Trig_Metric_en_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_latency_start_d2 : in STD_LOGIC;
    F4_Empty : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    dout0 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized0\ : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f3_empty\ : STD_LOGIC;
  signal F3_Rd_Data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \^wr_lat_cnt_diff_reg_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__8_n_0\ : STD_LOGIC;
  signal \empty_i_3__7_n_0\ : STD_LOGIC;
  signal \empty_i_4__7_n_0\ : STD_LOGIC;
  signal \empty_i_5__7_n_0\ : STD_LOGIC;
  signal \empty_i_6__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rptr_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__7\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \empty_i_6__2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__7\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__7\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__7\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__7\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__1\ : label is "soft_lutpair48";
begin
  E(0) <= \^e\(0);
  F3_Empty <= \^f3_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \Wr_Lat_Cnt_Diff_reg_reg[31]\(31 downto 0) <= \^wr_lat_cnt_diff_reg_reg[31]\(31 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
  \rptr_reg[5]_0\(0) <= \^rptr_reg[5]_0\(0);
F34_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^f3_empty\,
      I1 => F4_Empty,
      O => \^rptr_reg[5]_0\(0)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(11),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(10),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(10),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(9),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(8),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(8),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(15),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(14),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(14),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(13),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(12),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(12),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(19),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(18),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(18),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(17),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(16),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(16),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(23),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(22),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(22),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(21),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(20),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(20),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(27),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(26),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(26),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(25),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(24),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(24),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(30),
      I1 => \dout_reg[32]_0\(30),
      I2 => \dout_reg[32]_0\(31),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(28),
      I1 => \dout_reg[32]_0\(28),
      I2 => \dout_reg[32]_0\(29),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(26),
      I1 => \dout_reg[32]_0\(26),
      I2 => \dout_reg[32]_0\(27),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(24),
      I1 => \dout_reg[32]_0\(24),
      I2 => \dout_reg[32]_0\(25),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(30),
      I1 => \dout_reg[32]_0\(30),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(31),
      I3 => \dout_reg[32]_0\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(28),
      I1 => \dout_reg[32]_0\(28),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(29),
      I3 => \dout_reg[32]_0\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(26),
      I1 => \dout_reg[32]_0\(26),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(27),
      I3 => \dout_reg[32]_0\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(24),
      I1 => \dout_reg[32]_0\(24),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(25),
      I3 => \dout_reg[32]_0\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(30),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(30),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(22),
      I1 => \dout_reg[32]_0\(22),
      I2 => \dout_reg[32]_0\(23),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(20),
      I1 => \dout_reg[32]_0\(20),
      I2 => \dout_reg[32]_0\(21),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(18),
      I1 => \dout_reg[32]_0\(18),
      I2 => \dout_reg[32]_0\(19),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(16),
      I1 => \dout_reg[32]_0\(16),
      I2 => \dout_reg[32]_0\(17),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(22),
      I1 => \dout_reg[32]_0\(22),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(23),
      I3 => \dout_reg[32]_0\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(20),
      I1 => \dout_reg[32]_0\(20),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(21),
      I3 => \dout_reg[32]_0\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(18),
      I1 => \dout_reg[32]_0\(18),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(19),
      I3 => \dout_reg[32]_0\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(16),
      I1 => \dout_reg[32]_0\(16),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(17),
      I3 => \dout_reg[32]_0\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(14),
      I1 => \dout_reg[32]_0\(14),
      I2 => \dout_reg[32]_0\(15),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(12),
      I1 => \dout_reg[32]_0\(12),
      I2 => \dout_reg[32]_0\(13),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(10),
      I1 => \dout_reg[32]_0\(10),
      I2 => \dout_reg[32]_0\(11),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(8),
      I1 => \dout_reg[32]_0\(8),
      I2 => \dout_reg[32]_0\(9),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(14),
      I1 => \dout_reg[32]_0\(14),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(15),
      I3 => \dout_reg[32]_0\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(12),
      I1 => \dout_reg[32]_0\(12),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(13),
      I3 => \dout_reg[32]_0\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(10),
      I1 => \dout_reg[32]_0\(10),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(11),
      I3 => \dout_reg[32]_0\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(8),
      I1 => \dout_reg[32]_0\(8),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(9),
      I3 => \dout_reg[32]_0\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(6),
      I1 => \dout_reg[32]_0\(6),
      I2 => \dout_reg[32]_0\(7),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(4),
      I1 => \dout_reg[32]_0\(4),
      I2 => \dout_reg[32]_0\(5),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(2),
      I1 => \dout_reg[32]_0\(2),
      I2 => \dout_reg[32]_0\(3),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(28),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(28),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(0),
      I1 => \dout_reg[32]_0\(0),
      I2 => \dout_reg[32]_0\(1),
      I3 => \^wr_lat_cnt_diff_reg_reg[31]\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(6),
      I1 => \dout_reg[32]_0\(6),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(7),
      I3 => \dout_reg[32]_0\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(4),
      I1 => \dout_reg[32]_0\(4),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(5),
      I3 => \dout_reg[32]_0\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(2),
      I1 => \dout_reg[32]_0\(2),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(3),
      I3 => \dout_reg[32]_0\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[31]\(0),
      I1 => \dout_reg[32]_0\(0),
      I2 => \^wr_lat_cnt_diff_reg_reg[31]\(1),
      I3 => \dout_reg[32]_0\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(3),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(2),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(2),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(1),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(0),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(0),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(7),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(6),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(6),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(5),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(4),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^wr_lat_cnt_diff_reg_reg[31]\(4),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \dout_reg[11]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0\,
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \dout_reg[15]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0\,
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \dout_reg[19]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0\,
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \dout_reg[23]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0\,
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \dout_reg[27]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0\,
      O(3 downto 0) => D(31 downto 28),
      S(3 downto 0) => \dout_reg[31]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \dout_reg[7]_0\(3 downto 0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(0),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(10),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(11),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(12),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(13),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(14),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(15),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(16),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(17),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(18),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(19),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(1),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(20),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(21),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(22),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(23),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(24),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(25),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(26),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(27),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(28),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(29),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(2),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(30),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(31),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(32),
      Q => F3_Rd_Data(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(3),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(4),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(5),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(6),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(7),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(8),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(9),
      Q => \^wr_lat_cnt_diff_reg_reg[31]\(9),
      R => '0'
    );
\empty_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4FFF4FFF0000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => wr_latency_start_d2,
      I4 => \^f3_empty\,
      I5 => \empty_i_2__8_n_0\,
      O => empty0
    );
\empty_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080080880"
    )
        port map (
      I0 => \empty_i_3__7_n_0\,
      I1 => \empty_i_4__7_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_5__7_n_0\,
      I4 => \^rptr_reg[4]_0\(4),
      I5 => F4_Empty,
      O => \empty_i_2__8_n_0\
    );
\empty_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => \^rptr_reg[4]_0\(4),
      I2 => p_0_in,
      I3 => \empty_i_6__2_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^q\(3),
      O => \empty_i_3__7_n_0\
    );
\empty_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \empty_i_4__7_n_0\
    );
\empty_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \empty_i_5__7_n_0\
    );
\empty_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_6__2_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f3_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => wr_latency_start_d2,
      O => \^e\(0)
    );
\rptr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__7_n_0\
    );
\rptr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      O => \rptr[1]_i_1__7_n_0\
    );
\rptr[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__7_n_0\
    );
\rptr[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \rptr[3]_i_1__7_n_0\
    );
\rptr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__7_n_0\
    );
\rptr[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => p_0_in,
      O => \rptr[5]_i_1__7_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[0]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[1]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[2]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[3]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[4]_i_1__7_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[5]_i_1__7_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__1\(0)
    );
\wptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__1\(1)
    );
\wptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__1\(2)
    );
\wptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__1\(3)
    );
\wptr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__1\(4)
    );
\wptr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__1\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__1\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__1\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__1\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__1\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__1\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__1\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized1\ is
  port (
    F4_Empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    Ext_Trig_Metric_en_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_latency_end_d2 : in STD_LOGIC;
    F3_Empty : in STD_LOGIC;
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Count_Out_i_reg[31]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    empty_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized1\ : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^f4_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^wr_lat_cnt_diff_reg_reg[3]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__7_n_0\ : STD_LOGIC;
  signal \empty_i_3__6_n_0\ : STD_LOGIC;
  signal \empty_i_4__6_n_0\ : STD_LOGIC;
  signal \empty_i_5__6_n_0\ : STD_LOGIC;
  signal \empty_i_6__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__6\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \empty_i_6__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__6\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__2\ : label is "soft_lutpair53";
begin
  E(0) <= \^e\(0);
  F4_Empty <= \^f4_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \Wr_Lat_Cnt_Diff_reg_reg[3]\(32 downto 0) <= \^wr_lat_cnt_diff_reg_reg[3]\(32 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
\Wr_Lat_Cnt_Diff_reg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(11),
      I1 => \dout_reg[31]_0\(11),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(10),
      I1 => \dout_reg[31]_0\(10),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(9),
      I1 => \dout_reg[31]_0\(9),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(8),
      I1 => \dout_reg[31]_0\(8),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(15),
      I1 => \dout_reg[31]_0\(15),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(14),
      I1 => \dout_reg[31]_0\(14),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(13),
      I1 => \dout_reg[31]_0\(13),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(12),
      I1 => \dout_reg[31]_0\(12),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(19),
      I1 => \dout_reg[31]_0\(19),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(18),
      I1 => \dout_reg[31]_0\(18),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(17),
      I1 => \dout_reg[31]_0\(17),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(16),
      I1 => \dout_reg[31]_0\(16),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(23),
      I1 => \dout_reg[31]_0\(23),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(22),
      I1 => \dout_reg[31]_0\(22),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(21),
      I1 => \dout_reg[31]_0\(21),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(20),
      I1 => \dout_reg[31]_0\(20),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(27),
      I1 => \dout_reg[31]_0\(27),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(26),
      I1 => \dout_reg[31]_0\(26),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(25),
      I1 => \dout_reg[31]_0\(25),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(24),
      I1 => \dout_reg[31]_0\(24),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(31),
      I1 => \dout_reg[31]_0\(31),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(30),
      I1 => \dout_reg[31]_0\(30),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(29),
      I1 => \dout_reg[31]_0\(29),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(28),
      I1 => \dout_reg[31]_0\(28),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(3),
      I1 => \dout_reg[31]_0\(3),
      O => S(3)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(2),
      I1 => \dout_reg[31]_0\(2),
      O => S(2)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(1),
      I1 => \dout_reg[31]_0\(1),
      O => S(1)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(0),
      I1 => \dout_reg[31]_0\(0),
      O => S(0)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(7),
      I1 => \dout_reg[31]_0\(7),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(6),
      I1 => \dout_reg[31]_0\(6),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(5),
      I1 => \dout_reg[31]_0\(5),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_lat_cnt_diff_reg_reg[3]\(4),
      I1 => \dout_reg[31]_0\(4),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(0),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(10),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(11),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(12),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(13),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(14),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(15),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(16),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(17),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(18),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(19),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(1),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(20),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(21),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(22),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(23),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(24),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(25),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(26),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(27),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(28),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(29),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(2),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(30),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(31),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(32),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(3),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(4),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(5),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(6),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(7),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(8),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i_reg[31]\(9),
      Q => \^wr_lat_cnt_diff_reg_reg[3]\(9),
      R => '0'
    );
\empty_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4FFF4FFF0000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => wr_latency_end_d2,
      I4 => \^f4_empty\,
      I5 => \empty_i_2__7_n_0\,
      O => empty0
    );
\empty_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080080880"
    )
        port map (
      I0 => \empty_i_3__6_n_0\,
      I1 => \empty_i_4__6_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_5__6_n_0\,
      I4 => \^rptr_reg[4]_0\(4),
      I5 => F3_Empty,
      O => \empty_i_2__7_n_0\
    );
\empty_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => \^rptr_reg[4]_0\(4),
      I2 => p_0_in,
      I3 => \empty_i_6__1_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^q\(3),
      O => \empty_i_3__6_n_0\
    );
\empty_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \empty_i_4__6_n_0\
    );
\empty_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \empty_i_5__6_n_0\
    );
\empty_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_6__1_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^f4_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => wr_latency_end_d2,
      O => \^e\(0)
    );
\rptr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__6_n_0\
    );
\rptr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      O => \rptr[1]_i_1__6_n_0\
    );
\rptr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__6_n_0\
    );
\rptr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \rptr[3]_i_1__6_n_0\
    );
\rptr[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__6_n_0\
    );
\rptr[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => p_0_in,
      O => \rptr[5]_i_1__6_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[0]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[1]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[2]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[3]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[4]_i_1__6_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[5]_i_1__6_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__2\(0)
    );
\wptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__2\(1)
    );
\wptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__2\(2)
    );
\wptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__2\(3)
    );
\wptr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__2\(4)
    );
\wptr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__2\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized2\ is
  port (
    Read_Latency_One_D1_reg : out STD_LOGIC;
    Rd_Latency_Fifo_Rd_En_reg : out STD_LOGIC;
    Rd_Latency_Fifo_Wr_En_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Read_Latency_One_D10 : out STD_LOGIC;
    \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    rst_int_n_reg : in STD_LOGIC;
    rd_latency_end : in STD_LOGIC;
    \RID_Mask_CDC_reg[0]\ : in STD_LOGIC;
    \ARID_reg_reg[0]\ : in STD_LOGIC;
    rd_latency_start : in STD_LOGIC;
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Rd_En : in STD_LOGIC;
    Read_Latency_One_D1 : in STD_LOGIC;
    Read_Latency_One_reg : in STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized2\ : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Rd_Latency_Fifo_Full : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_out : STD_LOGIC;
  signal \^read_latency_one_d1_reg\ : STD_LOGIC;
  signal \almost_full0__8\ : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_i_3__0_n_0\ : STD_LOGIC;
  signal \empty_i_4__5_n_0\ : STD_LOGIC;
  signal \empty_i_5__5_n_0\ : STD_LOGIC;
  signal full0 : STD_LOGIC;
  signal full_i_3_n_0 : STD_LOGIC;
  signal full_i_4_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \^wptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Rd_Latency_Fifo_Rd_En_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of Read_Latency_One_D1_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \empty_i_4__5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of full_i_4 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \wptr[0]_i_1__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__3\ : label is "soft_lutpair99";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  Read_Latency_One_D1_reg <= \^read_latency_one_d1_reg\;
  \wptr_reg[4]_0\(4 downto 0) <= \^wptr_reg[4]_0\(4 downto 0);
Rd_Latency_Fifo_Rd_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => rst_int_n_reg,
      I1 => rd_latency_end,
      I2 => \RID_Mask_CDC_reg[0]\,
      I3 => \^read_latency_one_d1_reg\,
      O => Rd_Latency_Fifo_Rd_En_reg
    );
Rd_Latency_Fifo_Wr_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ARID_reg_reg[0]\,
      I1 => rst_int_n_reg,
      I2 => rd_latency_start,
      I3 => Rd_Latency_Fifo_Full,
      O => Rd_Latency_Fifo_Wr_En_reg
    );
Read_Latency_One_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Read_Latency_One_reg,
      I1 => \^read_latency_one_d1_reg\,
      O => Read_Latency_One_D10
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(0),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(10),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(11),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(12),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(13),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(14),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(15),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(16),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(17),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(18),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(19),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(1),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(20),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(21),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(22),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(23),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(24),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(25),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(26),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(27),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(28),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(29),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(2),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(30),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(31),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(32),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(3),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(4),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(5),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(6),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(7),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(8),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Latency_Fifo_Wr_Data_reg[31]\(9),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(9),
      R => '0'
    );
\empty_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => \rptr[5]_i_2_n_0\,
      I1 => \wptr_reg_n_0_[5]\,
      I2 => \empty_i_2__0_n_0\,
      I3 => \s_level_out_bus_d4_reg[0]\(0),
      I4 => \^read_latency_one_d1_reg\,
      O => empty0
    );
\empty_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090900060000090"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^wptr_reg[4]_0\(4),
      I2 => \empty_i_3__0_n_0\,
      I3 => \empty_i_4__5_n_0\,
      I4 => \^q\(3),
      I5 => \^wptr_reg[4]_0\(3),
      O => \empty_i_2__0_n_0\
    );
\empty_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \s_level_out_bus_d4_reg[0]\(0),
      I1 => Rd_Latency_Fifo_Rd_En,
      I2 => Read_Latency_One_D1,
      I3 => \empty_i_5__5_n_0\,
      O => \empty_i_3__0_n_0\
    );
\empty_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \empty_i_4__5_n_0\
    );
\empty_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      I2 => \^wptr_reg[4]_0\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \empty_i_5__5_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^read_latency_one_d1_reg\,
      S => SR(0)
    );
full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000880"
    )
        port map (
      I0 => \almost_full0__8\,
      I1 => \s_level_out_bus_d4_reg[0]\(0),
      I2 => \p_0_in__3\(5),
      I3 => p_0_in,
      I4 => Rd_Latency_Fifo_Rd_En_out,
      I5 => Rd_Latency_Fifo_Full,
      O => full0
    );
full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090900060000090"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^wptr_reg[4]_0\(4),
      I2 => full_i_3_n_0,
      I3 => full_i_4_n_0,
      I4 => \^wptr_reg[4]_0\(3),
      I5 => \^q\(3),
      O => \almost_full0__8\
    );
full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0824100010000824"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^wptr_reg[4]_0\(0),
      I3 => \^wptr_reg[4]_0\(1),
      I4 => \^wptr_reg[4]_0\(2),
      I5 => \^q\(2),
      O => full_i_3_n_0
    );
full_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(2),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(1),
      O => full_i_4_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => full0,
      Q => Rd_Latency_Fifo_Full,
      R => SR(0)
    );
\rptr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \rptr[0]_i_1__5_n_0\
    );
\rptr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \rptr[1]_i_1__5_n_0\
    );
\rptr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \rptr[2]_i_1__5_n_0\
    );
\rptr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \rptr[3]_i_1__5_n_0\
    );
\rptr[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \rptr[4]_i_1__5_n_0\
    );
\rptr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_En,
      I1 => Read_Latency_One_D1,
      O => Rd_Latency_Fifo_Rd_En_out
    );
\rptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => p_0_in,
      O => \rptr[5]_i_2_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[0]_i_1__5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[1]_i_1__5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[2]_i_1__5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[3]_i_1__5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[4]_i_1__5_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[5]_i_2_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      O => \p_0_in__3\(0)
    );
\wptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      O => \p_0_in__3\(1)
    );
\wptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      I2 => \^wptr_reg[4]_0\(2),
      O => \p_0_in__3\(2)
    );
\wptr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(1),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(2),
      I3 => \^wptr_reg[4]_0\(3),
      O => \p_0_in__3\(3)
    );
\wptr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(2),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(1),
      I3 => \^wptr_reg[4]_0\(3),
      I4 => \^wptr_reg[4]_0\(4),
      O => \p_0_in__3\(4)
    );
\wptr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(4),
      I1 => \^wptr_reg[4]_0\(3),
      I2 => \^wptr_reg[4]_0\(1),
      I3 => \^wptr_reg[4]_0\(0),
      I4 => \^wptr_reg[4]_0\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__3\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__3\(0),
      Q => \^wptr_reg[4]_0\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__3\(1),
      Q => \^wptr_reg[4]_0\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__3\(2),
      Q => \^wptr_reg[4]_0\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__3\(3),
      Q => \^wptr_reg[4]_0\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__3\(4),
      Q => \^wptr_reg[4]_0\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \p_0_in__3\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized3\ is
  port (
    FBC1_Empty : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[0]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    FBC_Rd_Vld_reg : in STD_LOGIC;
    Ext_Trig_Metric_en_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Beat_fifo_Wr_en : in STD_LOGIC;
    FBC_Empty : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg : in STD_LOGIC;
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[1]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_0 : in STD_LOGIC;
    \Min_Write_Latency_Int_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[1]\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[3]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_1 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[3]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[4]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_2 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[4]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[5]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_3 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[5]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[6]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_4 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[6]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[7]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_5 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[7]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[8]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_6 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[8]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[9]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_7 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[9]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[10]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_8 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[10]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[11]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_9 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[11]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[12]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_10 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[12]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[13]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_11 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[13]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[14]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_12 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[14]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[15]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_13 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[15]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[16]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_14 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[16]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[17]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_15 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[17]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[18]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_16 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[18]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[19]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_17 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[19]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[20]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_18 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[20]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[21]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_19 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[21]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[22]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_20 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[22]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[23]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_21 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[23]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[24]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_22 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[24]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[25]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_23 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[25]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[26]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_24 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[26]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[27]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_25 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[27]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[28]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_26 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[28]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[29]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_27 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[29]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[30]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_28 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[30]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[31]\ : in STD_LOGIC;
    FSWI_Rd_Vld_reg_29 : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[31]\ : in STD_LOGIC;
    \Beat_fifo_Wr_data_reg[61]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized3\ : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized3\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fbc1_empty\ : STD_LOGIC;
  signal FBC1_Rd_Data : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \GEN_MUX_N_CNT.Add_in[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[9]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.add_in_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__2_n_0\ : STD_LOGIC;
  signal \empty_i_3__2_n_0\ : STD_LOGIC;
  signal \empty_i_4__0_n_0\ : STD_LOGIC;
  signal \empty_i_5__0_n_0\ : STD_LOGIC;
  signal empty_i_6_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rptr_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_12\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[2]_i_7\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \empty_i_5__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of empty_i_6 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__4\ : label is "soft_lutpair57";
begin
  E(0) <= \^e\(0);
  FBC1_Empty <= \^fbc1_empty\;
  \GEN_MUX_N_CNT.Add_in_reg[2]\(2 downto 0) <= \^gen_mux_n_cnt.add_in_reg[2]\(2 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
  \rptr_reg[5]_0\(0) <= \^rptr_reg[5]_0\(0);
FBC_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fbc1_empty\,
      I1 => FBC_Empty,
      O => \^rptr_reg[5]_0\(0)
    );
\GEN_MUX_N_CNT.Add_in[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => \^gen_mux_n_cnt.add_in_reg[2]\(0),
      O => \GEN_MUX_N_CNT.Add_in_reg[0]\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[10]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[10]\,
      I2 => FSWI_Rd_Vld_reg_8,
      I3 => \Min_Write_Latency_Int_reg[31]\(8),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[10]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(8)
    );
\GEN_MUX_N_CNT.Add_in[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(10),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(42),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[10]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[11]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[11]\,
      I2 => FSWI_Rd_Vld_reg_9,
      I3 => \Min_Write_Latency_Int_reg[31]\(9),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[11]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(9)
    );
\GEN_MUX_N_CNT.Add_in[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(11),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(43),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[11]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[12]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[12]\,
      I2 => FSWI_Rd_Vld_reg_10,
      I3 => \Min_Write_Latency_Int_reg[31]\(10),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[12]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(10)
    );
\GEN_MUX_N_CNT.Add_in[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(12),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(44),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[12]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[13]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[13]\,
      I2 => FSWI_Rd_Vld_reg_11,
      I3 => \Min_Write_Latency_Int_reg[31]\(11),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[13]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(11)
    );
\GEN_MUX_N_CNT.Add_in[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(13),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(45),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[13]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[14]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[14]\,
      I2 => FSWI_Rd_Vld_reg_12,
      I3 => \Min_Write_Latency_Int_reg[31]\(12),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[14]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(12)
    );
\GEN_MUX_N_CNT.Add_in[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(14),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(46),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[14]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[15]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[15]\,
      I2 => FSWI_Rd_Vld_reg_13,
      I3 => \Min_Write_Latency_Int_reg[31]\(13),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[15]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(13)
    );
\GEN_MUX_N_CNT.Add_in[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(15),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(47),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[15]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[16]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[16]\,
      I2 => FSWI_Rd_Vld_reg_14,
      I3 => \Min_Write_Latency_Int_reg[31]\(14),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[16]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(14)
    );
\GEN_MUX_N_CNT.Add_in[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(16),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(48),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[16]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[17]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[17]\,
      I2 => FSWI_Rd_Vld_reg_15,
      I3 => \Min_Write_Latency_Int_reg[31]\(15),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[17]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(15)
    );
\GEN_MUX_N_CNT.Add_in[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(17),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(49),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[17]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[18]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[18]\,
      I2 => FSWI_Rd_Vld_reg_16,
      I3 => \Min_Write_Latency_Int_reg[31]\(16),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[18]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(16)
    );
\GEN_MUX_N_CNT.Add_in[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(18),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(50),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[18]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[19]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[19]\,
      I2 => FSWI_Rd_Vld_reg_17,
      I3 => \Min_Write_Latency_Int_reg[31]\(17),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[19]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(17)
    );
\GEN_MUX_N_CNT.Add_in[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(19),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(51),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[19]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[1]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[1]\,
      I2 => FSWI_Rd_Vld_reg_0,
      I3 => \Min_Write_Latency_Int_reg[31]\(0),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[1]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(0)
    );
\GEN_MUX_N_CNT.Add_in[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(1),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(33),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[1]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[20]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[20]\,
      I2 => FSWI_Rd_Vld_reg_18,
      I3 => \Min_Write_Latency_Int_reg[31]\(18),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[20]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(18)
    );
\GEN_MUX_N_CNT.Add_in[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(20),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(52),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[20]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[21]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[21]\,
      I2 => FSWI_Rd_Vld_reg_19,
      I3 => \Min_Write_Latency_Int_reg[31]\(19),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[21]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(19)
    );
\GEN_MUX_N_CNT.Add_in[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(21),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(53),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[21]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[22]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[22]\,
      I2 => FSWI_Rd_Vld_reg_20,
      I3 => \Min_Write_Latency_Int_reg[31]\(20),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[22]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(20)
    );
\GEN_MUX_N_CNT.Add_in[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(22),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(54),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[22]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[23]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[23]\,
      I2 => FSWI_Rd_Vld_reg_21,
      I3 => \Min_Write_Latency_Int_reg[31]\(21),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[23]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(21)
    );
\GEN_MUX_N_CNT.Add_in[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(23),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(55),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[23]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[24]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[24]\,
      I2 => FSWI_Rd_Vld_reg_22,
      I3 => \Min_Write_Latency_Int_reg[31]\(22),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[24]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(22)
    );
\GEN_MUX_N_CNT.Add_in[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(24),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(56),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[24]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[25]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[25]\,
      I2 => FSWI_Rd_Vld_reg_23,
      I3 => \Min_Write_Latency_Int_reg[31]\(23),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[25]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(23)
    );
\GEN_MUX_N_CNT.Add_in[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(25),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(57),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[25]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[26]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[26]\,
      I2 => FSWI_Rd_Vld_reg_24,
      I3 => \Min_Write_Latency_Int_reg[31]\(24),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[26]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(24)
    );
\GEN_MUX_N_CNT.Add_in[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(26),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(58),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[26]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[27]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[27]\,
      I2 => FSWI_Rd_Vld_reg_25,
      I3 => \Min_Write_Latency_Int_reg[31]\(25),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[27]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(25)
    );
\GEN_MUX_N_CNT.Add_in[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(27),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(59),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[27]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[28]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[28]\,
      I2 => FSWI_Rd_Vld_reg_26,
      I3 => \Min_Write_Latency_Int_reg[31]\(26),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[28]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(26)
    );
\GEN_MUX_N_CNT.Add_in[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(28),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(60),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[28]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[29]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[29]\,
      I2 => FSWI_Rd_Vld_reg_27,
      I3 => \Min_Write_Latency_Int_reg[31]\(27),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[29]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(27)
    );
\GEN_MUX_N_CNT.Add_in[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(29),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(61),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[29]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(2),
      O => \GEN_MUX_N_CNT.Add_in_reg[2]_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[30]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[30]\,
      I2 => FSWI_Rd_Vld_reg_28,
      I3 => \Min_Write_Latency_Int_reg[31]\(28),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[30]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(28)
    );
\GEN_MUX_N_CNT.Add_in[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(30),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(62),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[30]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[31]\,
      I2 => FSWI_Rd_Vld_reg_29,
      I3 => \Min_Write_Latency_Int_reg[31]\(29),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[31]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(29)
    );
\GEN_MUX_N_CNT.Add_in[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(31),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(63),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[31]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[3]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[3]\,
      I2 => FSWI_Rd_Vld_reg_1,
      I3 => \Min_Write_Latency_Int_reg[31]\(1),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[3]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(1)
    );
\GEN_MUX_N_CNT.Add_in[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(3),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(35),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[3]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[4]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[4]\,
      I2 => FSWI_Rd_Vld_reg_2,
      I3 => \Min_Write_Latency_Int_reg[31]\(2),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[4]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(2)
    );
\GEN_MUX_N_CNT.Add_in[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(4),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(36),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[4]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[5]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[5]\,
      I2 => FSWI_Rd_Vld_reg_3,
      I3 => \Min_Write_Latency_Int_reg[31]\(3),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[5]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(3)
    );
\GEN_MUX_N_CNT.Add_in[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(5),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(37),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[5]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[6]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[6]\,
      I2 => FSWI_Rd_Vld_reg_4,
      I3 => \Min_Write_Latency_Int_reg[31]\(4),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[6]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(4)
    );
\GEN_MUX_N_CNT.Add_in[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(6),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(38),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[6]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[7]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[7]\,
      I2 => FSWI_Rd_Vld_reg_5,
      I3 => \Min_Write_Latency_Int_reg[31]\(5),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[7]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(5)
    );
\GEN_MUX_N_CNT.Add_in[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(7),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(39),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[7]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[8]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[8]\,
      I2 => FSWI_Rd_Vld_reg_6,
      I3 => \Min_Write_Latency_Int_reg[31]\(6),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[8]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(6)
    );
\GEN_MUX_N_CNT.Add_in[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(8),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(40),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[8]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[9]_i_2_n_0\,
      I1 => \Read_Latency_Int_reg[9]\,
      I2 => FSWI_Rd_Vld_reg_7,
      I3 => \Min_Write_Latency_Int_reg[31]\(7),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      I5 => \Max_Write_Latency_Int_reg[9]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\(7)
    );
\GEN_MUX_N_CNT.Add_in[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => FBC1_Rd_Data(9),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      I2 => FBC_Rd_Vld_reg,
      I3 => FBC1_Rd_Data(41),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in[9]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(10),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(9),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(9)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(11),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(10),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(10)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(12),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(11),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(11)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(13),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(12),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(12)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(14),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(13),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(13)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(15),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(14),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(14)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(16),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(15),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(15)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(17),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(16),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(16)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(18),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(17),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(17)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(19),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(18),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(18)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(1),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(0),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(20),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(19),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(19)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(21),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(20),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(20)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(22),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(21),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(21)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(23),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(22),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(22)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(24),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(23),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(23)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(25),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(24),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(24)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(26),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(25),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(25)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(27),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(26),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(26)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(28),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(27),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(27)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(29),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(28),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(28)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(2),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(1),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(1)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(30),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(29),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(29)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(31),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(30),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(30)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(3),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(2),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(2)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(4),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(3),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(3)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(5),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(4),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(4)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(6),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(5),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(5)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(7),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(6),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(6)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(8),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(7),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(7)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => FBC1_Rd_Data(9),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I3 => FSWI_Rd_Vld_reg,
      I4 => \dout_reg[31]_0\(8),
      I5 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => D(8)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(0),
      Q => \^gen_mux_n_cnt.add_in_reg[2]\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(10),
      Q => FBC1_Rd_Data(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(11),
      Q => FBC1_Rd_Data(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(12),
      Q => FBC1_Rd_Data(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(13),
      Q => FBC1_Rd_Data(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(14),
      Q => FBC1_Rd_Data(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(15),
      Q => FBC1_Rd_Data(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(16),
      Q => FBC1_Rd_Data(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(17),
      Q => FBC1_Rd_Data(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(18),
      Q => FBC1_Rd_Data(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(19),
      Q => FBC1_Rd_Data(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(1),
      Q => FBC1_Rd_Data(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(20),
      Q => FBC1_Rd_Data(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(21),
      Q => FBC1_Rd_Data(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(22),
      Q => FBC1_Rd_Data(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(23),
      Q => FBC1_Rd_Data(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(24),
      Q => FBC1_Rd_Data(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(25),
      Q => FBC1_Rd_Data(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(26),
      Q => FBC1_Rd_Data(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(27),
      Q => FBC1_Rd_Data(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(28),
      Q => FBC1_Rd_Data(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(29),
      Q => FBC1_Rd_Data(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(2),
      Q => FBC1_Rd_Data(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(30),
      Q => FBC1_Rd_Data(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(31),
      Q => FBC1_Rd_Data(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(32),
      Q => \^gen_mux_n_cnt.add_in_reg[2]\(1),
      R => '0'
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(33),
      Q => FBC1_Rd_Data(33),
      R => '0'
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(34),
      Q => \^gen_mux_n_cnt.add_in_reg[2]\(2),
      R => '0'
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(35),
      Q => FBC1_Rd_Data(35),
      R => '0'
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(36),
      Q => FBC1_Rd_Data(36),
      R => '0'
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(37),
      Q => FBC1_Rd_Data(37),
      R => '0'
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(38),
      Q => FBC1_Rd_Data(38),
      R => '0'
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(39),
      Q => FBC1_Rd_Data(39),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(3),
      Q => FBC1_Rd_Data(3),
      R => '0'
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(40),
      Q => FBC1_Rd_Data(40),
      R => '0'
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(41),
      Q => FBC1_Rd_Data(41),
      R => '0'
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(42),
      Q => FBC1_Rd_Data(42),
      R => '0'
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(43),
      Q => FBC1_Rd_Data(43),
      R => '0'
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(44),
      Q => FBC1_Rd_Data(44),
      R => '0'
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(45),
      Q => FBC1_Rd_Data(45),
      R => '0'
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(46),
      Q => FBC1_Rd_Data(46),
      R => '0'
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(47),
      Q => FBC1_Rd_Data(47),
      R => '0'
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(48),
      Q => FBC1_Rd_Data(48),
      R => '0'
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(49),
      Q => FBC1_Rd_Data(49),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(4),
      Q => FBC1_Rd_Data(4),
      R => '0'
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(50),
      Q => FBC1_Rd_Data(50),
      R => '0'
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(51),
      Q => FBC1_Rd_Data(51),
      R => '0'
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(52),
      Q => FBC1_Rd_Data(52),
      R => '0'
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(53),
      Q => FBC1_Rd_Data(53),
      R => '0'
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(54),
      Q => FBC1_Rd_Data(54),
      R => '0'
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(55),
      Q => FBC1_Rd_Data(55),
      R => '0'
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(56),
      Q => FBC1_Rd_Data(56),
      R => '0'
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(57),
      Q => FBC1_Rd_Data(57),
      R => '0'
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(58),
      Q => FBC1_Rd_Data(58),
      R => '0'
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(59),
      Q => FBC1_Rd_Data(59),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(5),
      Q => FBC1_Rd_Data(5),
      R => '0'
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(60),
      Q => FBC1_Rd_Data(60),
      R => '0'
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(61),
      Q => FBC1_Rd_Data(61),
      R => '0'
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(62),
      Q => FBC1_Rd_Data(62),
      R => '0'
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(63),
      Q => FBC1_Rd_Data(63),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(6),
      Q => FBC1_Rd_Data(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(7),
      Q => FBC1_Rd_Data(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(8),
      Q => FBC1_Rd_Data(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Beat_fifo_Wr_data_reg[61]\(9),
      Q => FBC1_Rd_Data(9),
      R => '0'
    );
\empty_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4FFF4FFF0000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Beat_fifo_Wr_en,
      I4 => \^fbc1_empty\,
      I5 => \empty_i_2__2_n_0\,
      O => empty0
    );
\empty_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080080880"
    )
        port map (
      I0 => \empty_i_3__2_n_0\,
      I1 => \empty_i_4__0_n_0\,
      I2 => \^q\(4),
      I3 => \empty_i_5__0_n_0\,
      I4 => \^rptr_reg[4]_0\(4),
      I5 => FBC_Empty,
      O => \empty_i_2__2_n_0\
    );
\empty_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => \^rptr_reg[4]_0\(4),
      I2 => p_0_in,
      I3 => empty_i_6_n_0,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^q\(3),
      O => \empty_i_3__2_n_0\
    );
\empty_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rptr_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \empty_i_4__0_n_0\
    );
\empty_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \empty_i_5__0_n_0\
    );
empty_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => empty_i_6_n_0
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fbc1_empty\,
      S => SR(0)
    );
\mem_reg_0_31_0_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Beat_fifo_Wr_en,
      O => \^e\(0)
    );
\rptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__0_n_0\
    );
\rptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      O => \rptr[1]_i_1__0_n_0\
    );
\rptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__0_n_0\
    );
\rptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \rptr[3]_i_1__0_n_0\
    );
\rptr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__0_n_0\
    );
\rptr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => p_0_in,
      O => \rptr[5]_i_1__1_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[0]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[1]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[2]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[3]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[4]_i_1__0_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[5]_i_1__1_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__4\(0)
    );
\wptr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__4\(1)
    );
\wptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__4\(2)
    );
\wptr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__4\(3)
    );
\wptr[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \p_0_in__4\(4)
    );
\wptr[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__4\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized4\ is
  port (
    FSWI1_Empty : out STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[3]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[4]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[5]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[6]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[7]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[8]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[9]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[10]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[11]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[12]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[13]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[14]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    FSWI_Rd_Vld_reg : in STD_LOGIC;
    Ext_Trig_Metric_en_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Last_fifo_Wr_en : in STD_LOGIC;
    \empty2__0\ : in STD_LOGIC;
    FSWI_Empty : in STD_LOGIC;
    \Min_Write_Latency_Int_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\ : in STD_LOGIC;
    \Write_Latency_Int_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\ : in STD_LOGIC;
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized4\ : entity is "axi_perf_mon_v5_0_13_sync_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized4\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fswi1_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_2__4_n_0\ : STD_LOGIC;
  signal \empty_i_3__4_n_0\ : STD_LOGIC;
  signal \empty_i_4__2_n_0\ : STD_LOGIC;
  signal \empty_i_5__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \^rptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rptr_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wptr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rptr[0]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__8\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__8\ : label is "soft_lutpair64";
begin
  E(0) <= \^e\(0);
  FSWI1_Empty <= \^fswi1_empty\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  \rptr_reg[4]_0\(4 downto 0) <= \^rptr_reg[4]_0\(4 downto 0);
  \rptr_reg[5]_0\(0) <= \^rptr_reg[5]_0\(0);
  \wptr_reg[4]_0\(4 downto 0) <= \^wptr_reg[4]_0\(4 downto 0);
FSWI_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fswi1_empty\,
      I1 => FSWI_Empty,
      O => \^rptr_reg[5]_0\(0)
    );
\GEN_MUX_N_CNT.Add_in[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(10),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(8),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[10]\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(11),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(9),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[11]\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(12),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(10),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[12]\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(13),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(11),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[13]\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(14),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(12),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[14]\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(15),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(13),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[15]\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(16),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(14),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[16]\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(17),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(15),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[17]\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(18),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(16),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[18]\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(19),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(17),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[19]\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(1),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(0),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[1]\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(20),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(18),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[20]\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(21),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(19),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[21]\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(22),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(20),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[22]\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(23),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(21),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[23]\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(24),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(22),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[24]\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(25),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(23),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[25]\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(26),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(24),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[26]\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(27),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(25),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[27]\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(28),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(26),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[28]\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(29),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(27),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[29]\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg[2]\(0),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      I2 => FSWI_Rd_Vld_reg,
      I3 => \^q\(2),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[2]\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(30),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(28),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[30]\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(31),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(29),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(3),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(1),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[3]\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(4),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(2),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[4]\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(5),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(3),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[5]\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(6),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(4),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[6]\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(7),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(5),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[7]\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(8),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(6),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[8]\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(9),
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\,
      I3 => \Write_Latency_Int_reg[31]\(7),
      I4 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[9]\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FSWI_Rd_Vld_reg,
      I1 => \^q\(0),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(0),
      Q => \^q\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(10),
      Q => \^q\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(11),
      Q => \^q\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(12),
      Q => \^q\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(13),
      Q => \^q\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(14),
      Q => \^q\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(15),
      Q => \^q\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(16),
      Q => \^q\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(17),
      Q => \^q\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(18),
      Q => \^q\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(19),
      Q => \^q\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(1),
      Q => \^q\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(20),
      Q => \^q\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(21),
      Q => \^q\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(22),
      Q => \^q\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(23),
      Q => \^q\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(24),
      Q => \^q\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(25),
      Q => \^q\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(26),
      Q => \^q\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(27),
      Q => \^q\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(28),
      Q => \^q\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(29),
      Q => \^q\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(2),
      Q => \^q\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(30),
      Q => \^q\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(31),
      Q => \^q\(31),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(3),
      Q => \^q\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(4),
      Q => \^q\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(5),
      Q => \^q\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(6),
      Q => \^q\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(7),
      Q => \^q\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(8),
      Q => \^q\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(9),
      Q => \^q\(9),
      R => '0'
    );
empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0A0A0A0A0A0"
    )
        port map (
      I0 => \^fswi1_empty\,
      I1 => \empty_i_2__4_n_0\,
      I2 => \empty2__0\,
      I3 => FSWI_Empty,
      I4 => \empty_i_3__4_n_0\,
      I5 => \empty_i_4__2_n_0\,
      O => empty0
    );
\empty_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => \^wptr_reg[4]_0\(4),
      O => \empty_i_2__4_n_0\
    );
\empty_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082410014000082"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(2),
      I2 => \^wptr_reg[4]_0\(2),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(1),
      I5 => \^wptr_reg[4]_0\(1),
      O => \empty_i_3__4_n_0\
    );
\empty_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5A500690000A5"
    )
        port map (
      I0 => \wptr_reg_n_0_[5]\,
      I1 => \^rptr_reg[4]_0\(4),
      I2 => p_0_in,
      I3 => \empty_i_5__2_n_0\,
      I4 => \^rptr_reg[4]_0\(3),
      I5 => \^wptr_reg[4]_0\(3),
      O => \empty_i_4__2_n_0\
    );
\empty_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      O => \empty_i_5__2_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty0,
      Q => \^fswi1_empty\,
      S => SR(0)
    );
mem_reg_0_31_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Last_fifo_Wr_en,
      O => \^e\(0)
    );
\rptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      O => \rptr[0]_i_1__2_n_0\
    );
\rptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(1),
      I1 => \^rptr_reg[4]_0\(0),
      O => \rptr[1]_i_1__2_n_0\
    );
\rptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(0),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(2),
      O => \rptr[2]_i_1__2_n_0\
    );
\rptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(3),
      I1 => \^rptr_reg[4]_0\(1),
      I2 => \^rptr_reg[4]_0\(0),
      I3 => \^rptr_reg[4]_0\(2),
      O => \rptr[3]_i_1__2_n_0\
    );
\rptr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(2),
      I1 => \^rptr_reg[4]_0\(0),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(3),
      I4 => \^rptr_reg[4]_0\(4),
      O => \rptr[4]_i_1__2_n_0\
    );
\rptr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^rptr_reg[4]_0\(4),
      I1 => \^rptr_reg[4]_0\(3),
      I2 => \^rptr_reg[4]_0\(1),
      I3 => \^rptr_reg[4]_0\(0),
      I4 => \^rptr_reg[4]_0\(2),
      I5 => p_0_in,
      O => \rptr[5]_i_1__3_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[0]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[1]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[2]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[3]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[4]_i_1__2_n_0\,
      Q => \^rptr_reg[4]_0\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rptr_reg[5]_0\(0),
      D => \rptr[5]_i_1__3_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\wptr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      O => \p_0_in__8\(0)
    );
\wptr[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      O => \p_0_in__8\(1)
    );
\wptr[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(0),
      I1 => \^wptr_reg[4]_0\(1),
      I2 => \^wptr_reg[4]_0\(2),
      O => \p_0_in__8\(2)
    );
\wptr[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(1),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(2),
      I3 => \^wptr_reg[4]_0\(3),
      O => \p_0_in__8\(3)
    );
\wptr[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(2),
      I1 => \^wptr_reg[4]_0\(0),
      I2 => \^wptr_reg[4]_0\(1),
      I3 => \^wptr_reg[4]_0\(3),
      I4 => \^wptr_reg[4]_0\(4),
      O => \p_0_in__8\(4)
    );
\wptr[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^wptr_reg[4]_0\(4),
      I1 => \^wptr_reg[4]_0\(3),
      I2 => \^wptr_reg[4]_0\(1),
      I3 => \^wptr_reg[4]_0\(0),
      I4 => \^wptr_reg[4]_0\(2),
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__8\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__8\(0),
      Q => \^wptr_reg[4]_0\(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__8\(1),
      Q => \^wptr_reg[4]_0\(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__8\(2),
      Q => \^wptr_reg[4]_0\(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__8\(3),
      Q => \^wptr_reg[4]_0\(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__8\(4),
      Q => \^wptr_reg[4]_0\(4),
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__8\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  port (
    Q : out STD_LOGIC_VECTOR ( 19 downto 0 );
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gc1.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  signal RAM_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_30_35_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_36_41_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_36_41_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_36_41_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_36_41_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_36_41_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_36_41_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_42_47_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_42_47_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_42_47_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_42_47_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_42_47_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_42_47_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_66_67_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_66_67_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_66_67_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_66_67_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_66_67_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_66_67 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(2 downto 1),
      DIC(1 downto 0) => din(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_5_n_0,
      DOA(0) => RAM_reg_0_31_0_5_n_1,
      DOB(1) => RAM_reg_0_31_0_5_n_2,
      DOB(0) => RAM_reg_0_31_0_5_n_3,
      DOC(1) => RAM_reg_0_31_0_5_n_4,
      DOC(0) => RAM_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(12 downto 11),
      DIB(1 downto 0) => din(14 downto 13),
      DIC(1 downto 0) => din(16 downto 15),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_30_35_n_0,
      DOA(0) => RAM_reg_0_31_30_35_n_1,
      DOB(1) => RAM_reg_0_31_30_35_n_2,
      DOB(0) => RAM_reg_0_31_30_35_n_3,
      DOC(1) => RAM_reg_0_31_30_35_n_4,
      DOC(0) => RAM_reg_0_31_30_35_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(18 downto 17),
      DIB(1 downto 0) => din(19 downto 18),
      DIC(1 downto 0) => din(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_36_41_n_0,
      DOA(0) => RAM_reg_0_31_36_41_n_1,
      DOB(1) => RAM_reg_0_31_36_41_n_2,
      DOB(0) => RAM_reg_0_31_36_41_n_3,
      DOC(1) => RAM_reg_0_31_36_41_n_4,
      DOC(0) => RAM_reg_0_31_36_41_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(23 downto 22),
      DIB(1 downto 0) => din(25 downto 24),
      DIC(1 downto 0) => din(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_42_47_n_0,
      DOA(0) => RAM_reg_0_31_42_47_n_1,
      DOB(1) => RAM_reg_0_31_42_47_n_2,
      DOB(0) => RAM_reg_0_31_42_47_n_3,
      DOC(1) => RAM_reg_0_31_42_47_n_4,
      DOC(0) => RAM_reg_0_31_42_47_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_66_67: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(29 downto 28),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_66_67_n_0,
      DOA(0) => RAM_reg_0_31_66_67_n_1,
      DOB(1 downto 0) => NLW_RAM_reg_0_31_66_67_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_31_66_67_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_66_67_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(6 downto 5),
      DIB(1 downto 0) => din(8 downto 7),
      DIC(1 downto 0) => din(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_6_11_n_0,
      DOA(0) => RAM_reg_0_31_6_11_n_1,
      DOB(1) => RAM_reg_0_31_6_11_n_2,
      DOB(0) => RAM_reg_0_31_6_11_n_3,
      DOC(1) => RAM_reg_0_31_6_11_n_4,
      DOC(0) => RAM_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_0_5_n_1,
      Q => Q(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_0_5_n_0,
      Q => Q(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_0_5_n_3,
      Q => Q(2)
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_30_35_n_1,
      Q => Q(6)
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_30_35_n_0,
      Q => Q(7)
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_30_35_n_3,
      Q => Q(8)
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_30_35_n_4,
      Q => Q(9)
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_36_41_n_1,
      Q => Q(10)
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_36_41_n_0,
      Q => Q(11)
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_36_41_n_3,
      Q => Q(12)
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_36_41_n_2,
      Q => Q(13)
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_36_41_n_5,
      Q => Q(14)
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_36_41_n_4,
      Q => Q(15)
    );
\gpr1.dout_i_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_42_47_n_1,
      Q => Q(16)
    );
\gpr1.dout_i_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_42_47_n_0,
      Q => Q(17)
    );
\gpr1.dout_i_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_42_47_n_3,
      Q => Q(18)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_0_5_n_4,
      Q => Q(3)
    );
\gpr1.dout_i_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_66_67_n_0,
      Q => Q(19)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_6_11_n_1,
      Q => Q(4)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => RAM_reg_0_31_6_11_n_0,
      Q => Q(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc1.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\ : entity is "dmem";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\ is
  signal RAM_reg_0_31_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_2_n_3 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_2 : label is "";
begin
RAM_reg_0_31_0_2: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1) => '0',
      DIB(0) => din(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_2_n_0,
      DOA(0) => RAM_reg_0_31_0_2_n_1,
      DOB(1) => NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED(1),
      DOB(0) => RAM_reg_0_31_0_2_n_3,
      DOC(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => \out\(0),
      D => RAM_reg_0_31_0_2_n_1,
      Q => Q(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => \out\(0),
      D => RAM_reg_0_31_0_2_n_0,
      Q => Q(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => \out\(0),
      D => RAM_reg_0_31_0_2_n_3,
      Q => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gnxpm_cdc.rd_pntr_gc_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of ram_empty_i_i_4 : label is "soft_lutpair139";
begin
  Q(0) <= \^q\(0);
  \gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0) <= \^gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => plusOp(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus2(1),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(2),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(3),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(2),
      I4 => rd_pntr_plus2(4),
      O => plusOp(4)
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      PRE => AR(0),
      Q => rd_pntr_plus1(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus2(4),
      Q => \^q\(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(0),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(1),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(1)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(2),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(2)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(3),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(3)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(4)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => rd_pntr_plus2(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => rd_pntr_plus2(1)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => rd_pntr_plus2(2)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => rd_pntr_plus2(3)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => rd_pntr_plus2(4)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(0),
      I1 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(1),
      O => \gnxpm_cdc.rd_pntr_gc_reg[3]\(0)
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(1),
      I1 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(2),
      O => \gnxpm_cdc.rd_pntr_gc_reg[3]\(1)
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(2),
      I1 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(3),
      O => \gnxpm_cdc.rd_pntr_gc_reg[3]\(2)
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(3),
      I1 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(4),
      O => \gnxpm_cdc.rd_pntr_gc_reg[3]\(3)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\,
      I3 => ram_empty_i_i_3_n_0,
      I4 => ram_empty_i_i_4_n_0,
      I5 => \gnxpm_cdc.wr_pntr_bin_reg[2]\,
      O => ram_empty_i0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(3),
      I2 => rd_pntr_plus1(2),
      I3 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(2),
      I4 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(1),
      I5 => rd_pntr_plus1(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(3),
      I1 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(3),
      I2 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(4),
      I3 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(4),
      O => ram_empty_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_27 is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_27 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gnxpm_cdc.rd_pntr_gc_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gnxpm_cdc.rd_pntr_gc[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of ram_empty_i_i_4 : label is "soft_lutpair127";
begin
  Q(0) <= \^q\(0);
  \gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0) <= \^gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => plusOp(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus2(1),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(2),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(3),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(2),
      I4 => rd_pntr_plus2(4),
      O => plusOp(4)
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      PRE => AR(0),
      Q => rd_pntr_plus1(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus2(4),
      Q => \^q\(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(0),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(1),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(1)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(2),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(2)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(3),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(3)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(4)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => rd_pntr_plus2(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => rd_pntr_plus2(1)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => rd_pntr_plus2(2)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => rd_pntr_plus2(3)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => rd_pntr_plus2(4)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(0),
      I1 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(1),
      O => \gnxpm_cdc.rd_pntr_gc_reg[3]\(0)
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(1),
      I1 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(2),
      O => \gnxpm_cdc.rd_pntr_gc_reg[3]\(1)
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(2),
      I1 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(3),
      O => \gnxpm_cdc.rd_pntr_gc_reg[3]\(2)
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(3),
      I1 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(4),
      O => \gnxpm_cdc.rd_pntr_gc_reg[3]\(3)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\,
      I3 => ram_empty_i_i_3_n_0,
      I4 => ram_empty_i_i_4_n_0,
      I5 => \gnxpm_cdc.wr_pntr_bin_reg[2]\,
      O => ram_empty_i0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(3),
      I2 => rd_pntr_plus1(2),
      I3 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(2),
      I4 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(1),
      I5 => rd_pntr_plus1(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(3),
      I1 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(3),
      I2 => \^gnxpm_cdc.rd_pntr_gc_reg[4]\(4),
      I3 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(4),
      O => ram_empty_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    \gc1.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8E0C0F0"
    )
        port map (
      I0 => rd_en,
      I1 => \out\,
      I2 => aempty_fwft_fb_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88EA"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88EA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc1.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => \gc1.count_reg[0]\(0)
    );
\goreg_dm.dout_i[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF0000000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      I4 => Q(0),
      I5 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(0),
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_25 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_25 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_25 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8E0C0F0"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i_reg,
      I2 => aempty_fwft_fb_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88EA"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88EA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc1.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF0000000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      I4 => Q(0),
      I5 => \gnxpm_cdc.wr_pntr_bin_reg[4]\(0),
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_26 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_26 : entity is "rd_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_26 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10 is
  port (
    \out\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21 is
  port (
    \out\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22 is
  port (
    \out\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9 is
  port (
    \out\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_28\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_28\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_29\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_29\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_29\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_30\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_30\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_31\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_31\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_32\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_32\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_32\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_33\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_33\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_33\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  \out\(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6_34\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6_34\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6_34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6_34\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  \out\(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  \out\(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7_35\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7_35\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7_35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7_35\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
begin
  \out\(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[4]_0\(4),
      Q => Q_reg(4)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gnxpm_cdc.wr_pntr_gc_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_RST_BUSY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_i_i_7_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of ram_full_i_i_4 : label is "soft_lutpair143";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => \^q\(0),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_pntr_plus2(0),
      I2 => \^q\(1),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_pntr_plus2(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => p_13_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => p_13_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => p_13_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => p_13_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => p_13_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(0),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(1),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(2),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(3),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(4),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_bin_reg[3]\,
      I1 => ram_full_fb_i_reg,
      I2 => ram_full_i_i_4_n_0,
      I3 => ram_full_i_i_5_n_0,
      I4 => ram_full_i_i_6_n_0,
      I5 => ram_full_i_i_7_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(0),
      I2 => WR_RST_BUSY,
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_13_out(4),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(4),
      I2 => WR_RST_BUSY,
      O => ram_full_i_i_5_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(0),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(0),
      I2 => p_13_out(1),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(1),
      O => ram_full_i_i_6_n_0
    );
ram_full_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(2),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(2),
      I2 => p_13_out(3),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(3),
      O => ram_full_i_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_24 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gnxpm_cdc.wr_pntr_gc_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_RST_BUSY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_24 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_24 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_i_i_7_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of ram_full_i_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of ram_full_i_i_5 : label is "soft_lutpair132";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => \^q\(0),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_pntr_plus2(0),
      I2 => \^q\(1),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_pntr_plus2(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => p_13_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => p_13_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => p_13_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => p_13_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => p_13_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(0),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(1),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(2),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(3),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(4),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[4]\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_bin_reg[3]\,
      I1 => ram_full_fb_i_reg,
      I2 => ram_full_i_i_4_n_0,
      I3 => ram_full_i_i_5_n_0,
      I4 => ram_full_i_i_6_n_0,
      I5 => ram_full_i_i_7_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(0),
      I2 => WR_RST_BUSY,
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_13_out(4),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(4),
      I2 => WR_RST_BUSY,
      O => ram_full_i_i_5_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(0),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(0),
      I2 => p_13_out(1),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(1),
      O => ram_full_i_i_6_n_0
    );
ram_full_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(2),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(2),
      I2 => p_13_out(3),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(3),
      O => ram_full_i_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gnxpm_cdc.rd_pntr_bin_reg[3]\,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(0),
      O => ram_full_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gnxpm_cdc.rd_pntr_bin_reg[3]\,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_23 is
  port (
    full : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_23 : entity is "wr_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_23 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gnxpm_cdc.rd_pntr_bin_reg[3]\,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[4]\(0),
      O => ram_full_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gnxpm_cdc.rd_pntr_bin_reg[3]\,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_glbl_clk_cnt is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    core_aresetn_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \s_level_out_bus_d4_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_glbl_clk_cnt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_glbl_clk_cnt is
begin
counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_42
     port map (
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => core_aresetn_0,
      \out\ => \out\,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      \s_level_out_bus_d4_reg[4]\(1 downto 0) => \s_level_out_bus_d4_reg[4]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_intr_sync is
  port (
    \out\ : out STD_LOGIC;
    Intr_In_sync : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_out_d1_cdc_to_reg : out STD_LOGIC;
    s_out_d1_cdc_to_reg_0 : out STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    p_in_d1_cdc_from_reg0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    p_in_d1_cdc_from_reg0_0 : in STD_LOGIC;
    p_in_d1_cdc_from_reg0_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_intr_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_intr_sync is
begin
\GEN_SYNC[0].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_44
     port map (
      Intr_In_sync(0) => Intr_In_sync(0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      \out\ => \out\,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[10].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_45
     port map (
      Intr_In_sync(0) => Intr_In_sync(10),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[11].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_46
     port map (
      Intr_In_sync(0) => Intr_In_sync(11),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[12].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_47
     port map (
      Intr_In_sync(0) => Intr_In_sync(12),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[1].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_48
     port map (
      Intr_In_sync(0) => Intr_In_sync(1),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      p_in_d1_cdc_from_reg0_0 => p_in_d1_cdc_from_reg0_0,
      s_axi_aclk => s_axi_aclk,
      s_out_d1_cdc_to_reg_0 => s_out_d1_cdc_to_reg
    );
\GEN_SYNC[2].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_49
     port map (
      Intr_In_sync(0) => Intr_In_sync(2),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[3].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_50
     port map (
      Intr_In_sync(0) => Intr_In_sync(3),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      p_in_d1_cdc_from_reg0_1 => p_in_d1_cdc_from_reg0_1,
      s_axi_aclk => s_axi_aclk,
      s_out_d1_cdc_to_reg_0 => s_out_d1_cdc_to_reg_0
    );
\GEN_SYNC[4].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_51
     port map (
      Intr_In_sync(0) => Intr_In_sync(4),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[5].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_52
     port map (
      Intr_In_sync(0) => Intr_In_sync(5),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[6].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_53
     port map (
      Intr_In_sync(0) => Intr_In_sync(6),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[7].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_54
     port map (
      Intr_In_sync(0) => Intr_In_sync(7),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[8].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_55
     port map (
      Intr_In_sync(0) => Intr_In_sync(8),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
\GEN_SYNC[9].cdc_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_56
     port map (
      Intr_In_sync(0) => Intr_In_sync(9),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_calc is
  port (
    F1_Rd_Data : out STD_LOGIC;
    F2_Rd_Data : out STD_LOGIC;
    Rd_Latency_Fifo_Empty : out STD_LOGIC;
    FBC_Rd_Data : out STD_LOGIC;
    FSWI_Rd_Data : out STD_LOGIC;
    rst_int_n : out STD_LOGIC;
    FBC_Rd_Vld : out STD_LOGIC;
    S0_Read_Byte_Cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0_Read_Byte_Cnt_En : out STD_LOGIC;
    rid_match_reg : out STD_LOGIC;
    Last_Read_reg : out STD_LOGIC;
    First_Read_reg : out STD_LOGIC;
    \F34_Rd_Vld_reg__0\ : out STD_LOGIC;
    F12_Rd_Vld : out STD_LOGIC;
    wid_match_reg : out STD_LOGIC;
    Write_Latency_En : out STD_LOGIC;
    FSWI_Rd_Vld : out STD_LOGIC;
    Mst_Rd_Idle_Cnt_En : out STD_LOGIC;
    Num_BValids_En : out STD_LOGIC;
    wr_latency_start_d1_reg_0 : out STD_LOGIC;
    ARID_reg : out STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0\ : out STD_LOGIC;
    S0_S_Null_Byte_Cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_max_Wr_Lat : out STD_LOGIC;
    update_min_Wr_Lat : out STD_LOGIC;
    No_Wr_Ready : out STD_LOGIC;
    Rd_Add_Issue_reg_0 : out STD_LOGIC;
    Rd_Latency_Fifo_Wr_En : out STD_LOGIC;
    Write_going_on : out STD_LOGIC;
    \wptr_reg[0]\ : out STD_LOGIC;
    \dout_reg[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[0]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Ext_Trig_Metric_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_reg[4]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_6\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_7\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[4]_8\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_Data : out STD_LOGIC;
    \rptr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_6\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_7\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rptr_reg[4]_8\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_latency_end_d1_reg_0 : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_reg\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]_1\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[2]_3\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_1\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \GEN_MUX_N_CNT.Add_in_Valid_reg_1\ : out STD_LOGIC;
    Read_going_on : out STD_LOGIC;
    S0_Read_Latency : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[61]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O366 : out STD_LOGIC;
    O367 : out STD_LOGIC;
    core_aclk : in STD_LOGIC;
    dout0_0 : in STD_LOGIC;
    dout0_1 : in STD_LOGIC;
    dout0_2 : in STD_LOGIC;
    dout0_3 : in STD_LOGIC;
    dout0_4 : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC;
    Wtrans_Cnt_En0 : in STD_LOGIC;
    Rtrans_Cnt_En0 : in STD_LOGIC;
    Read_Beat_Cnt_En0 : in STD_LOGIC;
    p_2_out0_out : in STD_LOGIC;
    p_40_in : in STD_LOGIC;
    First_Read : in STD_LOGIC;
    Read_Latency_One : in STD_LOGIC;
    Mst_Rd_Idle_Cnt_En0 : in STD_LOGIC;
    Num_BValids_En0 : in STD_LOGIC;
    Num_RLasts_En0 : in STD_LOGIC;
    \USE_MON_FIFO.fifo_rd_en_reg_reg\ : in STD_LOGIC;
    p_2_out3_out : in STD_LOGIC;
    Last_Write : in STD_LOGIC;
    Write_Beat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Rd_Add_Issue6_out : in STD_LOGIC;
    First_Write : in STD_LOGIC;
    wr_latency_end : in STD_LOGIC;
    wr_latency_start : in STD_LOGIC;
    Slot_0_Sync_Data_Valid : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    F34_Rd_Vld_reg_reg_0 : in STD_LOGIC;
    F34_Rd_Vld_reg_reg_1 : in STD_LOGIC;
    No_Wr_Ready_reg_0 : in STD_LOGIC;
    Rd_Lat_Start_CDC_reg : in STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[40]\ : in STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[42]\ : in STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[41]\ : in STD_LOGIC;
    Write_going_on_reg_0 : in STD_LOGIC;
    Write_iss_going_on_reg_0 : in STD_LOGIC;
    Write_iss_going_on : in STD_LOGIC;
    Wr_Idle : in STD_LOGIC;
    rd_latency_end : in STD_LOGIC;
    \RID_Mask_CDC_reg[0]\ : in STD_LOGIC;
    \ARID_reg_reg[0]_0\ : in STD_LOGIC;
    rd_latency_start : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Lat_Start : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    \s_level_out_bus_d4_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_Lat_Start : in STD_LOGIC;
    Wr_Lat_End : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[1]_0\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[1]_0\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\ : in STD_LOGIC;
    \Read_Latency_Int_reg[3]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[3]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[4]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[4]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[5]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[5]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[6]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[6]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[7]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[7]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[8]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[8]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[9]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[9]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[10]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[10]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[11]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[11]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[12]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[12]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[13]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[13]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[14]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[14]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[15]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[15]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[16]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[16]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[17]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[17]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[18]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[18]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[19]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[19]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[20]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[20]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[21]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[21]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[22]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[22]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[23]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[23]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[24]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[24]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[25]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[25]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[26]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[26]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[27]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[27]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[28]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[28]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[29]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[29]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[30]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[30]_0\ : in STD_LOGIC;
    \Read_Latency_Int_reg[31]_0\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[31]_0\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_2\ : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1\ : in STD_LOGIC;
    dout0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Count_Out_i_reg[31]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Rd_Latency_Fifo_Wr_Data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Beat_fifo_Wr_data_reg[61]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    UNCONN_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Read_Beat_Cnt_En1 : in STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\ : in STD_LOGIC;
    \RID_Mask_CDC_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_calc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_calc is
  signal Beat_fifo_Wr_data : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_2_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_3_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_4_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[35]_i_5_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[39]_i_2_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[39]_i_3_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[39]_i_4_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[39]_i_5_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[43]_i_2_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[43]_i_3_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[43]_i_4_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[43]_i_5_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[47]_i_2_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[47]_i_3_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[47]_i_4_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[47]_i_5_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[51]_i_2_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[51]_i_3_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[51]_i_4_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[51]_i_5_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[55]_i_2_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[55]_i_3_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[55]_i_4_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[55]_i_5_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[59]_i_2_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[59]_i_3_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[59]_i_4_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[59]_i_5_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[63]_i_3_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[63]_i_4_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[63]_i_5_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data[63]_i_6_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_4\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_5\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \Beat_fifo_Wr_data_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal Beat_fifo_Wr_en : STD_LOGIC;
  signal Data_valid_reg1 : STD_LOGIC;
  signal Data_valid_reg2 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ext_trig_metric_en\ : STD_LOGIC;
  signal Ext_Triggers_Sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Ext_Triggers_Sync_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal F12_Rd_En : STD_LOGIC;
  signal F1_Empty : STD_LOGIC;
  signal F2_Empty : STD_LOGIC;
  signal F34_Rd_En : STD_LOGIC;
  signal F34_Rd_Vld : STD_LOGIC;
  signal \^f34_rd_vld_reg__0\ : STD_LOGIC;
  signal F34_Rd_Vld_reg_d2 : STD_LOGIC;
  signal F3_Empty : STD_LOGIC;
  signal F3_Rd_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal F4_Empty : STD_LOGIC;
  signal F4_Rd_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal F4_WR_LAT_END_n_12 : STD_LOGIC;
  signal F4_WR_LAT_END_n_13 : STD_LOGIC;
  signal F4_WR_LAT_END_n_14 : STD_LOGIC;
  signal F4_WR_LAT_END_n_15 : STD_LOGIC;
  signal F4_WR_LAT_END_n_49 : STD_LOGIC;
  signal F4_WR_LAT_END_n_50 : STD_LOGIC;
  signal F4_WR_LAT_END_n_51 : STD_LOGIC;
  signal F4_WR_LAT_END_n_52 : STD_LOGIC;
  signal F4_WR_LAT_END_n_53 : STD_LOGIC;
  signal F4_WR_LAT_END_n_54 : STD_LOGIC;
  signal F4_WR_LAT_END_n_55 : STD_LOGIC;
  signal F4_WR_LAT_END_n_56 : STD_LOGIC;
  signal F4_WR_LAT_END_n_57 : STD_LOGIC;
  signal F4_WR_LAT_END_n_58 : STD_LOGIC;
  signal F4_WR_LAT_END_n_59 : STD_LOGIC;
  signal F4_WR_LAT_END_n_60 : STD_LOGIC;
  signal F4_WR_LAT_END_n_61 : STD_LOGIC;
  signal F4_WR_LAT_END_n_62 : STD_LOGIC;
  signal F4_WR_LAT_END_n_63 : STD_LOGIC;
  signal F4_WR_LAT_END_n_64 : STD_LOGIC;
  signal F4_WR_LAT_END_n_65 : STD_LOGIC;
  signal F4_WR_LAT_END_n_66 : STD_LOGIC;
  signal F4_WR_LAT_END_n_67 : STD_LOGIC;
  signal F4_WR_LAT_END_n_68 : STD_LOGIC;
  signal F4_WR_LAT_END_n_69 : STD_LOGIC;
  signal F4_WR_LAT_END_n_70 : STD_LOGIC;
  signal F4_WR_LAT_END_n_71 : STD_LOGIC;
  signal F4_WR_LAT_END_n_72 : STD_LOGIC;
  signal F4_WR_LAT_END_n_73 : STD_LOGIC;
  signal F4_WR_LAT_END_n_74 : STD_LOGIC;
  signal F4_WR_LAT_END_n_75 : STD_LOGIC;
  signal F4_WR_LAT_END_n_76 : STD_LOGIC;
  signal FBC1_Empty : STD_LOGIC;
  signal FBC_Empty : STD_LOGIC;
  signal FBC_Rd_En : STD_LOGIC;
  signal \^fbc_rd_vld\ : STD_LOGIC;
  signal FSWI1_Empty : STD_LOGIC;
  signal FSWI1_Rd_Data : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal FSWI_Empty : STD_LOGIC;
  signal FSWI_Rd_En : STD_LOGIC;
  signal \^fswi_rd_vld\ : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_47 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_48 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_49 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_50 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_51 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_52 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_53 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_54 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_55 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_56 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_57 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_58 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_59 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_60 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_61 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_62 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_63 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_64 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_65 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_66 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_67 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_68 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_69 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_70 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_71 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_72 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_73 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_74 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_75 : STD_LOGIC;
  signal FSWI_WR_LAST_CNT_n_76 : STD_LOGIC;
  signal FWL1_Empty : STD_LOGIC;
  signal FWL_Empty : STD_LOGIC;
  signal FWL_Rd_En : STD_LOGIC;
  signal FWL_Rd_Vld : STD_LOGIC;
  signal First_Write_d1 : STD_LOGIC;
  signal \^gen_mux_n_cnt.add_in_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_mux_n_cnt.add_in_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^gen_mux_n_cnt.add_in_reg[31]_1\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^gen_mux_n_cnt.add_in_reg[31]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Last_fifo_Wr_en : STD_LOGIC;
  signal Max_Read_Latency_Int0 : STD_LOGIC;
  signal Max_Read_Latency_Int1 : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_10_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_11_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_13_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_14_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_15_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_16_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_17_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_18_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_19_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_20_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_22_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_23_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_24_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_25_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_26_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_27_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_28_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_29_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_30_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_31_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_32_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_33_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_34_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_35_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_36_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_37_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_4_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_5_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_6_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_7_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_8_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_9_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal Max_Write_Latency_Int0 : STD_LOGIC;
  signal Min_Read_Latency_Int0 : STD_LOGIC;
  signal Min_Read_Latency_Int1 : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_10_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_11_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_13_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_14_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_15_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_16_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_17_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_18_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_19_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_20_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_22_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_23_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_24_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_25_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_26_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_27_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_28_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_29_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_30_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_31_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_32_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_33_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_34_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_35_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_36_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_37_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_4_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_5_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_6_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_7_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_8_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_9_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal Min_Write_Latency_Int0 : STD_LOGIC;
  signal Num_RLasts_En : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Rd_Latency_Fifo_Rd_Data_D1 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_D1 : STD_LOGIC;
  signal Read_Latency_Cnt_Out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Read_Latency_Cnt_Out_D1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Read_Latency_Cnt_Out_D2 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal Read_Latency_Cnt_Ovf : STD_LOGIC;
  signal Read_Latency_En : STD_LOGIC;
  signal Read_Latency_En_Int2_out : STD_LOGIC;
  signal Read_Latency_Int : STD_LOGIC_VECTOR ( 15 to 15 );
  signal Read_Latency_Int1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Read_Latency_Int[0]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_12_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_13_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_14_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_15_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_16_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_17_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_18_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_19_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_21_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_22_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_23_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_24_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_25_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_26_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_27_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_28_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_30_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_31_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_32_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_33_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_34_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_35_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_36_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_37_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_38_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_39_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_40_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_41_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_42_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_43_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_44_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_45_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal Read_Latency_One_D1 : STD_LOGIC;
  signal Read_Latency_One_D10 : STD_LOGIC;
  signal Read_Latency_One_reg_n_0 : STD_LOGIC;
  signal \^read_going_on\ : STD_LOGIC;
  signal Read_going_on_i_1_n_0 : STD_LOGIC;
  signal Rtrans_Cnt_En : STD_LOGIC;
  signal S0_Max_Read_Latency : STD_LOGIC_VECTOR ( 2 to 2 );
  signal S0_Min_Read_Latency : STD_LOGIC_VECTOR ( 2 to 2 );
  signal S0_Min_Write_Latency : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^s0_read_latency\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s0_s_null_byte_cnt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S0_Write_Latency : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \Slv_Wr_Idle_Cnt_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[0]_i_7_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i[8]_i_5_n_0\ : STD_LOGIC;
  signal Slv_Wr_Idle_Cnt_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal Wr_Lat_Cnt_Diff_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal Wr_cnt_ld : STD_LOGIC;
  signal \Write_Beat_Cnt_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i[8]_i_5_n_0\ : STD_LOGIC;
  signal Write_Beat_Cnt_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Beat_Cnt_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal Write_Beat_d1 : STD_LOGIC;
  signal Write_Byte_Cnt_i : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i[8]_i_5_n_0\ : STD_LOGIC;
  signal Write_Byte_Cnt_i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Write_Byte_Cnt_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal Write_Latency_En_Int : STD_LOGIC;
  signal Write_Latency_Int0 : STD_LOGIC;
  signal Wtrans_Cnt_En : STD_LOGIC;
  signal awid_match_d1 : STD_LOGIC;
  signal \empty2__0\ : STD_LOGIC;
  signal ext_trig_cdc_sync_n_2 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_1 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_2 : STD_LOGIC;
  signal \^rst_int_n\ : STD_LOGIC;
  signal \^update_max_wr_lat\ : STD_LOGIC;
  signal update_max_Wr_Lat_i_10_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_11_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_13_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_14_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_15_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_16_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_17_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_18_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_19_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_20_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_22_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_23_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_24_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_25_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_26_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_27_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_28_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_29_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_30_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_31_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_32_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_33_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_34_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_35_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_36_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_37_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_4_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_5_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_6_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_7_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_8_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_9_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_3 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_3 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_3 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_3 : STD_LOGIC;
  signal \^update_min_wr_lat\ : STD_LOGIC;
  signal update_min_Wr_Lat_i_10_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_11_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_13_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_14_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_15_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_16_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_17_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_18_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_19_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_20_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_22_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_23_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_24_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_25_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_26_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_27_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_28_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_29_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_30_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_31_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_32_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_33_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_34_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_35_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_36_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_37_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_4_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_5_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_6_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_7_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_8_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_9_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_3 : STD_LOGIC;
  signal \^wid_match_reg\ : STD_LOGIC;
  signal wid_match_reg_d2 : STD_LOGIC;
  signal \^wptr_reg[0]\ : STD_LOGIC;
  signal \wr_byte_cnt_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_byte_cnt_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_byte_cnt_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal wr_latency_end_d1 : STD_LOGIC;
  signal wr_latency_end_d2 : STD_LOGIC;
  signal wr_latency_start_d1 : STD_LOGIC;
  signal wr_latency_start_d2 : STD_LOGIC;
  signal \NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Write_Beat_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Write_Byte_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[35]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[39]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[43]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[47]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[51]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[55]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[59]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Beat_fifo_Wr_data_reg[63]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Slv_Wr_Idle_Cnt_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Beat_Cnt_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Write_Byte_Cnt_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute KEEP : string;
  attribute KEEP of rst_int_n_reg : label is "yes";
begin
  E(0) <= \^e\(0);
  Ext_Trig_Metric_en <= \^ext_trig_metric_en\;
  \F34_Rd_Vld_reg__0\ <= \^f34_rd_vld_reg__0\;
  FBC_Rd_Vld <= \^fbc_rd_vld\;
  FSWI_Rd_Vld <= \^fswi_rd_vld\;
  \GEN_MUX_N_CNT.Add_in_reg[0]_1\(0) <= \^gen_mux_n_cnt.add_in_reg[0]_1\(0);
  \GEN_MUX_N_CNT.Add_in_reg[31]_0\(30 downto 0) <= \^gen_mux_n_cnt.add_in_reg[31]_0\(30 downto 0);
  \GEN_MUX_N_CNT.Add_in_reg[31]_1\(30 downto 0) <= \^gen_mux_n_cnt.add_in_reg[31]_1\(30 downto 0);
  \GEN_MUX_N_CNT.Add_in_reg[31]_2\(31 downto 0) <= \^gen_mux_n_cnt.add_in_reg[31]_2\(31 downto 0);
  Read_going_on <= \^read_going_on\;
  S0_Read_Latency(31 downto 0) <= \^s0_read_latency\(31 downto 0);
  S0_S_Null_Byte_Cnt(0) <= \^s0_s_null_byte_cnt\(0);
  rst_int_n <= \^rst_int_n\;
  update_max_Wr_Lat <= \^update_max_wr_lat\;
  update_min_Wr_Lat <= \^update_min_wr_lat\;
  wid_match_reg <= \^wid_match_reg\;
  \wptr_reg[0]\ <= \^wptr_reg[0]\;
\ARID_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Q(1),
      Q => ARID_reg,
      R => Wr_cnt_ld
    );
BEAT_CNT_AWID_MATCH: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo
     port map (
      E(0) => FBC_Rd_En,
      FBC1_Empty => FBC1_Empty,
      FBC_Empty => FBC_Empty,
      FBC_Rd_Data => FBC_Rd_Data,
      FBC_Rd_Vld_reg => \^fbc_rd_vld\,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\(1 downto 0) => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(1 downto 0),
      \GEN_MUX_N_CNT.Add_in_Valid_reg\ => \GEN_MUX_N_CNT.Add_in_Valid_reg_0\,
      Q(4 downto 0) => \wptr_reg[4]_5\(4 downto 0),
      Read_Latency_En => Read_Latency_En,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      dout0_2 => dout0_2,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_0\(4 downto 0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]\(0)
    );
\Beat_fifo_Wr_data[35]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(3),
      O => \Beat_fifo_Wr_data[35]_i_2_n_0\
    );
\Beat_fifo_Wr_data[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(2),
      I1 => \wr_byte_cnt_d1_reg_n_0_[2]\,
      O => \Beat_fifo_Wr_data[35]_i_3_n_0\
    );
\Beat_fifo_Wr_data[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(1),
      I1 => \wr_byte_cnt_d1_reg_n_0_[1]\,
      O => \Beat_fifo_Wr_data[35]_i_4_n_0\
    );
\Beat_fifo_Wr_data[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(0),
      I1 => \wr_byte_cnt_d1_reg_n_0_[0]\,
      O => \Beat_fifo_Wr_data[35]_i_5_n_0\
    );
\Beat_fifo_Wr_data[39]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(7),
      O => \Beat_fifo_Wr_data[39]_i_2_n_0\
    );
\Beat_fifo_Wr_data[39]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(6),
      O => \Beat_fifo_Wr_data[39]_i_3_n_0\
    );
\Beat_fifo_Wr_data[39]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(5),
      O => \Beat_fifo_Wr_data[39]_i_4_n_0\
    );
\Beat_fifo_Wr_data[39]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(4),
      O => \Beat_fifo_Wr_data[39]_i_5_n_0\
    );
\Beat_fifo_Wr_data[43]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(11),
      O => \Beat_fifo_Wr_data[43]_i_2_n_0\
    );
\Beat_fifo_Wr_data[43]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(10),
      O => \Beat_fifo_Wr_data[43]_i_3_n_0\
    );
\Beat_fifo_Wr_data[43]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(9),
      O => \Beat_fifo_Wr_data[43]_i_4_n_0\
    );
\Beat_fifo_Wr_data[43]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(8),
      O => \Beat_fifo_Wr_data[43]_i_5_n_0\
    );
\Beat_fifo_Wr_data[47]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(15),
      O => \Beat_fifo_Wr_data[47]_i_2_n_0\
    );
\Beat_fifo_Wr_data[47]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(14),
      O => \Beat_fifo_Wr_data[47]_i_3_n_0\
    );
\Beat_fifo_Wr_data[47]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(13),
      O => \Beat_fifo_Wr_data[47]_i_4_n_0\
    );
\Beat_fifo_Wr_data[47]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(12),
      O => \Beat_fifo_Wr_data[47]_i_5_n_0\
    );
\Beat_fifo_Wr_data[51]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(19),
      O => \Beat_fifo_Wr_data[51]_i_2_n_0\
    );
\Beat_fifo_Wr_data[51]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(18),
      O => \Beat_fifo_Wr_data[51]_i_3_n_0\
    );
\Beat_fifo_Wr_data[51]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(17),
      O => \Beat_fifo_Wr_data[51]_i_4_n_0\
    );
\Beat_fifo_Wr_data[51]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(16),
      O => \Beat_fifo_Wr_data[51]_i_5_n_0\
    );
\Beat_fifo_Wr_data[55]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(23),
      O => \Beat_fifo_Wr_data[55]_i_2_n_0\
    );
\Beat_fifo_Wr_data[55]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(22),
      O => \Beat_fifo_Wr_data[55]_i_3_n_0\
    );
\Beat_fifo_Wr_data[55]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(21),
      O => \Beat_fifo_Wr_data[55]_i_4_n_0\
    );
\Beat_fifo_Wr_data[55]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(20),
      O => \Beat_fifo_Wr_data[55]_i_5_n_0\
    );
\Beat_fifo_Wr_data[59]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(27),
      O => \Beat_fifo_Wr_data[59]_i_2_n_0\
    );
\Beat_fifo_Wr_data[59]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(26),
      O => \Beat_fifo_Wr_data[59]_i_3_n_0\
    );
\Beat_fifo_Wr_data[59]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(25),
      O => \Beat_fifo_Wr_data[59]_i_4_n_0\
    );
\Beat_fifo_Wr_data[59]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(24),
      O => \Beat_fifo_Wr_data[59]_i_5_n_0\
    );
\Beat_fifo_Wr_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rst_int_n\,
      I1 => Last_fifo_Wr_en,
      O => Beat_fifo_Wr_data
    );
\Beat_fifo_Wr_data[63]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(31),
      O => \Beat_fifo_Wr_data[63]_i_3_n_0\
    );
\Beat_fifo_Wr_data[63]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(30),
      O => \Beat_fifo_Wr_data[63]_i_4_n_0\
    );
\Beat_fifo_Wr_data[63]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(29),
      O => \Beat_fifo_Wr_data[63]_i_5_n_0\
    );
\Beat_fifo_Wr_data[63]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(28),
      O => \Beat_fifo_Wr_data[63]_i_6_n_0\
    );
\Beat_fifo_Wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(0),
      Q => \dout_reg[61]\(0),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(10),
      Q => \dout_reg[61]\(10),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(11),
      Q => \dout_reg[61]\(11),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(12),
      Q => \dout_reg[61]\(12),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(13),
      Q => \dout_reg[61]\(13),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(14),
      Q => \dout_reg[61]\(14),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(15),
      Q => \dout_reg[61]\(15),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(16),
      Q => \dout_reg[61]\(16),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(17),
      Q => \dout_reg[61]\(17),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(18),
      Q => \dout_reg[61]\(18),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(19),
      Q => \dout_reg[61]\(19),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(1),
      Q => \dout_reg[61]\(1),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(20),
      Q => \dout_reg[61]\(20),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(21),
      Q => \dout_reg[61]\(21),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(22),
      Q => \dout_reg[61]\(22),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(23),
      Q => \dout_reg[61]\(23),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(24),
      Q => \dout_reg[61]\(24),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(25),
      Q => \dout_reg[61]\(25),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(26),
      Q => \dout_reg[61]\(26),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(27),
      Q => \dout_reg[61]\(27),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(28),
      Q => \dout_reg[61]\(28),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(29),
      Q => \dout_reg[61]\(29),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(2),
      Q => \dout_reg[61]\(2),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(30),
      Q => \dout_reg[61]\(30),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(31),
      Q => \dout_reg[61]\(31),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1_n_7\,
      Q => \dout_reg[61]\(32),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1_n_6\,
      Q => \dout_reg[61]\(33),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1_n_5\,
      Q => \dout_reg[61]\(34),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[35]_i_1_n_4\,
      Q => \dout_reg[61]\(35),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Beat_fifo_Wr_data_reg[35]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[35]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[35]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(3 downto 0),
      O(3) => \Beat_fifo_Wr_data_reg[35]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[35]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[35]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[35]_i_1_n_7\,
      S(3) => \Beat_fifo_Wr_data[35]_i_2_n_0\,
      S(2) => \Beat_fifo_Wr_data[35]_i_3_n_0\,
      S(1) => \Beat_fifo_Wr_data[35]_i_4_n_0\,
      S(0) => \Beat_fifo_Wr_data[35]_i_5_n_0\
    );
\Beat_fifo_Wr_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1_n_7\,
      Q => \dout_reg[61]\(36),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1_n_6\,
      Q => \dout_reg[61]\(37),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1_n_5\,
      Q => \dout_reg[61]\(38),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[39]_i_1_n_4\,
      Q => \dout_reg[61]\(39),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[35]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[39]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[39]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[39]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(7 downto 4),
      O(3) => \Beat_fifo_Wr_data_reg[39]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[39]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[39]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[39]_i_1_n_7\,
      S(3) => \Beat_fifo_Wr_data[39]_i_2_n_0\,
      S(2) => \Beat_fifo_Wr_data[39]_i_3_n_0\,
      S(1) => \Beat_fifo_Wr_data[39]_i_4_n_0\,
      S(0) => \Beat_fifo_Wr_data[39]_i_5_n_0\
    );
\Beat_fifo_Wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(3),
      Q => \dout_reg[61]\(3),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1_n_7\,
      Q => \dout_reg[61]\(40),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1_n_6\,
      Q => \dout_reg[61]\(41),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1_n_5\,
      Q => \dout_reg[61]\(42),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[43]_i_1_n_4\,
      Q => \dout_reg[61]\(43),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[39]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[43]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[43]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[43]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(11 downto 8),
      O(3) => \Beat_fifo_Wr_data_reg[43]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[43]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[43]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[43]_i_1_n_7\,
      S(3) => \Beat_fifo_Wr_data[43]_i_2_n_0\,
      S(2) => \Beat_fifo_Wr_data[43]_i_3_n_0\,
      S(1) => \Beat_fifo_Wr_data[43]_i_4_n_0\,
      S(0) => \Beat_fifo_Wr_data[43]_i_5_n_0\
    );
\Beat_fifo_Wr_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1_n_7\,
      Q => \dout_reg[61]\(44),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1_n_6\,
      Q => \dout_reg[61]\(45),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1_n_5\,
      Q => \dout_reg[61]\(46),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[47]_i_1_n_4\,
      Q => \dout_reg[61]\(47),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[43]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[47]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[47]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[47]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(15 downto 12),
      O(3) => \Beat_fifo_Wr_data_reg[47]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[47]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[47]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[47]_i_1_n_7\,
      S(3) => \Beat_fifo_Wr_data[47]_i_2_n_0\,
      S(2) => \Beat_fifo_Wr_data[47]_i_3_n_0\,
      S(1) => \Beat_fifo_Wr_data[47]_i_4_n_0\,
      S(0) => \Beat_fifo_Wr_data[47]_i_5_n_0\
    );
\Beat_fifo_Wr_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1_n_7\,
      Q => \dout_reg[61]\(48),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1_n_6\,
      Q => \dout_reg[61]\(49),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(4),
      Q => \dout_reg[61]\(4),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1_n_5\,
      Q => \dout_reg[61]\(50),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[51]_i_1_n_4\,
      Q => \dout_reg[61]\(51),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[47]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[51]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[51]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[51]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(19 downto 16),
      O(3) => \Beat_fifo_Wr_data_reg[51]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[51]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[51]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[51]_i_1_n_7\,
      S(3) => \Beat_fifo_Wr_data[51]_i_2_n_0\,
      S(2) => \Beat_fifo_Wr_data[51]_i_3_n_0\,
      S(1) => \Beat_fifo_Wr_data[51]_i_4_n_0\,
      S(0) => \Beat_fifo_Wr_data[51]_i_5_n_0\
    );
\Beat_fifo_Wr_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1_n_7\,
      Q => \dout_reg[61]\(52),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1_n_6\,
      Q => \dout_reg[61]\(53),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1_n_5\,
      Q => \dout_reg[61]\(54),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[55]_i_1_n_4\,
      Q => \dout_reg[61]\(55),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[51]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[55]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[55]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[55]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(23 downto 20),
      O(3) => \Beat_fifo_Wr_data_reg[55]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[55]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[55]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[55]_i_1_n_7\,
      S(3) => \Beat_fifo_Wr_data[55]_i_2_n_0\,
      S(2) => \Beat_fifo_Wr_data[55]_i_3_n_0\,
      S(1) => \Beat_fifo_Wr_data[55]_i_4_n_0\,
      S(0) => \Beat_fifo_Wr_data[55]_i_5_n_0\
    );
\Beat_fifo_Wr_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1_n_7\,
      Q => \dout_reg[61]\(56),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1_n_6\,
      Q => \dout_reg[61]\(57),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1_n_5\,
      Q => \dout_reg[61]\(58),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[59]_i_1_n_4\,
      Q => \dout_reg[61]\(59),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[55]_i_1_n_0\,
      CO(3) => \Beat_fifo_Wr_data_reg[59]_i_1_n_0\,
      CO(2) => \Beat_fifo_Wr_data_reg[59]_i_1_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[59]_i_1_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Write_Byte_Cnt_i_reg(27 downto 24),
      O(3) => \Beat_fifo_Wr_data_reg[59]_i_1_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[59]_i_1_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[59]_i_1_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[59]_i_1_n_7\,
      S(3) => \Beat_fifo_Wr_data[59]_i_2_n_0\,
      S(2) => \Beat_fifo_Wr_data[59]_i_3_n_0\,
      S(1) => \Beat_fifo_Wr_data[59]_i_4_n_0\,
      S(0) => \Beat_fifo_Wr_data[59]_i_5_n_0\
    );
\Beat_fifo_Wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(5),
      Q => \dout_reg[61]\(5),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2_n_7\,
      Q => \dout_reg[61]\(60),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2_n_6\,
      Q => \dout_reg[61]\(61),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2_n_5\,
      Q => \dout_reg[61]\(62),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => \Beat_fifo_Wr_data_reg[63]_i_2_n_4\,
      Q => \dout_reg[61]\(63),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Beat_fifo_Wr_data_reg[59]_i_1_n_0\,
      CO(3) => \NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Beat_fifo_Wr_data_reg[63]_i_2_n_1\,
      CO(1) => \Beat_fifo_Wr_data_reg[63]_i_2_n_2\,
      CO(0) => \Beat_fifo_Wr_data_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Write_Byte_Cnt_i_reg(30 downto 28),
      O(3) => \Beat_fifo_Wr_data_reg[63]_i_2_n_4\,
      O(2) => \Beat_fifo_Wr_data_reg[63]_i_2_n_5\,
      O(1) => \Beat_fifo_Wr_data_reg[63]_i_2_n_6\,
      O(0) => \Beat_fifo_Wr_data_reg[63]_i_2_n_7\,
      S(3) => \Beat_fifo_Wr_data[63]_i_3_n_0\,
      S(2) => \Beat_fifo_Wr_data[63]_i_4_n_0\,
      S(1) => \Beat_fifo_Wr_data[63]_i_5_n_0\,
      S(0) => \Beat_fifo_Wr_data[63]_i_6_n_0\
    );
\Beat_fifo_Wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(6),
      Q => \dout_reg[61]\(6),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(7),
      Q => \dout_reg[61]\(7),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(8),
      Q => \dout_reg[61]\(8),
      R => '0'
    );
\Beat_fifo_Wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Beat_fifo_Wr_data,
      D => Write_Beat_Cnt_i_reg(9),
      Q => \dout_reg[61]\(9),
      R => '0'
    );
Beat_fifo_Wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_fifo_Wr_en,
      Q => Beat_fifo_Wr_en,
      R => Wr_cnt_ld
    );
Data_valid_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rst_int_n\,
      D => \^s0_s_null_byte_cnt\(0),
      Q => Data_valid_reg1,
      R => '0'
    );
Data_valid_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rst_int_n\,
      D => Data_valid_reg1,
      Q => Data_valid_reg2,
      R => '0'
    );
Ext_Trig_Metric_en_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => ext_trig_cdc_sync_n_2,
      Q => \^ext_trig_metric_en\,
      R => '0'
    );
\Ext_Triggers_Sync_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(0),
      Q => Ext_Triggers_Sync_d1(0),
      R => Wr_cnt_ld
    );
\Ext_Triggers_Sync_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(1),
      Q => Ext_Triggers_Sync_d1(1),
      R => Wr_cnt_ld
    );
F12_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F12_Rd_En,
      Q => F12_Rd_Vld,
      R => Wr_cnt_ld
    );
F1_AWID_MATCH: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_36
     port map (
      E(0) => F12_Rd_En,
      F1_Empty => F1_Empty,
      F1_Rd_Data => F1_Rd_Data,
      F2_Empty => F2_Empty,
      Q(4 downto 0) => \wptr_reg[4]\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      dout0_0 => dout0_0,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_8\(4 downto 0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]\(0)
    );
F2_FIRST_WRITE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_37
     port map (
      E(0) => \wptr_reg[0]_3\(0),
      Ext_Trig_Metric_en_reg => \^ext_trig_metric_en\,
      F1_Empty => F1_Empty,
      F2_Empty => F2_Empty,
      F2_Rd_Data => F2_Rd_Data,
      Q(4 downto 0) => \wptr_reg[4]_0\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      Slot_0_Sync_Data_Valid => Slot_0_Sync_Data_Valid,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[37]\(0) => Q(2),
      Write_iss_going_on_reg => \^wptr_reg[0]\,
      core_aclk => core_aclk,
      dout0_1 => dout0_1,
      empty_reg_0(0) => F12_Rd_En,
      \out\(1) => \out\(2),
      \out\(0) => \out\(0),
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_7\(4 downto 0)
    );
F34_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_En,
      Q => F34_Rd_Vld,
      R => Wr_cnt_ld
    );
F34_Rd_Vld_reg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rst_int_n\,
      D => \^f34_rd_vld_reg__0\,
      Q => F34_Rd_Vld_reg_d2,
      R => '0'
    );
F34_Rd_Vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_Vld,
      Q => \^f34_rd_vld_reg__0\,
      R => Wr_cnt_ld
    );
F3_WR_LAT_START: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized0\
     port map (
      D(31 downto 0) => Wr_Lat_Cnt_Diff_reg(31 downto 0),
      E(0) => \wptr_reg[0]_2\(0),
      Ext_Trig_Metric_en_reg => \^ext_trig_metric_en\,
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Q(4 downto 0) => \wptr_reg[4]_2\(4 downto 0),
      S(3) => F4_WR_LAT_END_n_12,
      S(2) => F4_WR_LAT_END_n_13,
      S(1) => F4_WR_LAT_END_n_14,
      S(0) => F4_WR_LAT_END_n_15,
      SR(0) => Wr_cnt_ld,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(31 downto 0) => F3_Rd_Data(31 downto 0),
      core_aclk => core_aclk,
      dout0(32 downto 0) => dout0(32 downto 0),
      \dout_reg[11]_0\(3) => F4_WR_LAT_END_n_53,
      \dout_reg[11]_0\(2) => F4_WR_LAT_END_n_54,
      \dout_reg[11]_0\(1) => F4_WR_LAT_END_n_55,
      \dout_reg[11]_0\(0) => F4_WR_LAT_END_n_56,
      \dout_reg[15]_0\(3) => F4_WR_LAT_END_n_57,
      \dout_reg[15]_0\(2) => F4_WR_LAT_END_n_58,
      \dout_reg[15]_0\(1) => F4_WR_LAT_END_n_59,
      \dout_reg[15]_0\(0) => F4_WR_LAT_END_n_60,
      \dout_reg[19]_0\(3) => F4_WR_LAT_END_n_61,
      \dout_reg[19]_0\(2) => F4_WR_LAT_END_n_62,
      \dout_reg[19]_0\(1) => F4_WR_LAT_END_n_63,
      \dout_reg[19]_0\(0) => F4_WR_LAT_END_n_64,
      \dout_reg[23]_0\(3) => F4_WR_LAT_END_n_65,
      \dout_reg[23]_0\(2) => F4_WR_LAT_END_n_66,
      \dout_reg[23]_0\(1) => F4_WR_LAT_END_n_67,
      \dout_reg[23]_0\(0) => F4_WR_LAT_END_n_68,
      \dout_reg[27]_0\(3) => F4_WR_LAT_END_n_69,
      \dout_reg[27]_0\(2) => F4_WR_LAT_END_n_70,
      \dout_reg[27]_0\(1) => F4_WR_LAT_END_n_71,
      \dout_reg[27]_0\(0) => F4_WR_LAT_END_n_72,
      \dout_reg[31]_0\(3) => F4_WR_LAT_END_n_73,
      \dout_reg[31]_0\(2) => F4_WR_LAT_END_n_74,
      \dout_reg[31]_0\(1) => F4_WR_LAT_END_n_75,
      \dout_reg[31]_0\(0) => F4_WR_LAT_END_n_76,
      \dout_reg[32]_0\(32 downto 0) => F4_Rd_Data(32 downto 0),
      \dout_reg[7]_0\(3) => F4_WR_LAT_END_n_49,
      \dout_reg[7]_0\(2) => F4_WR_LAT_END_n_50,
      \dout_reg[7]_0\(1) => F4_WR_LAT_END_n_51,
      \dout_reg[7]_0\(0) => F4_WR_LAT_END_n_52,
      \out\(1) => \out\(2),
      \out\(0) => \out\(0),
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_6\(4 downto 0),
      \rptr_reg[5]_0\(0) => F34_Rd_En,
      wr_latency_start_d2 => wr_latency_start_d2
    );
F4_WR_LAT_END: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized1\
     port map (
      \Count_Out_i_reg[31]\(32 downto 0) => \Count_Out_i_reg[31]\(32 downto 0),
      E(0) => \wptr_reg[0]_1\(0),
      Ext_Trig_Metric_en_reg => \^ext_trig_metric_en\,
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Q(4 downto 0) => \wptr_reg[4]_3\(4 downto 0),
      S(3) => F4_WR_LAT_END_n_12,
      S(2) => F4_WR_LAT_END_n_13,
      S(1) => F4_WR_LAT_END_n_14,
      S(0) => F4_WR_LAT_END_n_15,
      SR(0) => Wr_cnt_ld,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(3) => F4_WR_LAT_END_n_53,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(2) => F4_WR_LAT_END_n_54,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(1) => F4_WR_LAT_END_n_55,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(0) => F4_WR_LAT_END_n_56,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(3) => F4_WR_LAT_END_n_57,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(2) => F4_WR_LAT_END_n_58,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(1) => F4_WR_LAT_END_n_59,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(0) => F4_WR_LAT_END_n_60,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(3) => F4_WR_LAT_END_n_61,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(2) => F4_WR_LAT_END_n_62,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(1) => F4_WR_LAT_END_n_63,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(0) => F4_WR_LAT_END_n_64,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(3) => F4_WR_LAT_END_n_65,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(2) => F4_WR_LAT_END_n_66,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(1) => F4_WR_LAT_END_n_67,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(0) => F4_WR_LAT_END_n_68,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(3) => F4_WR_LAT_END_n_69,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(2) => F4_WR_LAT_END_n_70,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(1) => F4_WR_LAT_END_n_71,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(0) => F4_WR_LAT_END_n_72,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(3) => F4_WR_LAT_END_n_73,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(2) => F4_WR_LAT_END_n_74,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(1) => F4_WR_LAT_END_n_75,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(0) => F4_WR_LAT_END_n_76,
      \Wr_Lat_Cnt_Diff_reg_reg[3]\(32 downto 0) => F4_Rd_Data(32 downto 0),
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(3) => F4_WR_LAT_END_n_49,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(2) => F4_WR_LAT_END_n_50,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(1) => F4_WR_LAT_END_n_51,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(0) => F4_WR_LAT_END_n_52,
      core_aclk => core_aclk,
      \dout_reg[31]_0\(31 downto 0) => F3_Rd_Data(31 downto 0),
      empty_reg_0(0) => F34_Rd_En,
      \out\(1) => \out\(2),
      \out\(0) => \out\(0),
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_5\(4 downto 0),
      wr_latency_end_d2 => wr_latency_end_d2
    );
FBC_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => FBC_Rd_En,
      Q => \^fbc_rd_vld\,
      R => Wr_cnt_ld
    );
FBC_WR_BEAT_CNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized3\
     port map (
      \Beat_fifo_Wr_data_reg[61]\(63 downto 0) => \Beat_fifo_Wr_data_reg[61]_0\(63 downto 0),
      Beat_fifo_Wr_en => Beat_fifo_Wr_en,
      D(30 downto 0) => D(30 downto 0),
      E(0) => \wptr_reg[0]_0\(0),
      Ext_Trig_Metric_en_reg => \^ext_trig_metric_en\,
      FBC1_Empty => FBC1_Empty,
      FBC_Empty => FBC_Empty,
      FBC_Rd_Vld_reg => \^fbc_rd_vld\,
      FSWI_Rd_Vld_reg => \^fswi_rd_vld\,
      FSWI_Rd_Vld_reg_0 => FSWI_WR_LAST_CNT_n_47,
      FSWI_Rd_Vld_reg_1 => FSWI_WR_LAST_CNT_n_48,
      FSWI_Rd_Vld_reg_10 => FSWI_WR_LAST_CNT_n_57,
      FSWI_Rd_Vld_reg_11 => FSWI_WR_LAST_CNT_n_58,
      FSWI_Rd_Vld_reg_12 => FSWI_WR_LAST_CNT_n_59,
      FSWI_Rd_Vld_reg_13 => FSWI_WR_LAST_CNT_n_60,
      FSWI_Rd_Vld_reg_14 => FSWI_WR_LAST_CNT_n_61,
      FSWI_Rd_Vld_reg_15 => FSWI_WR_LAST_CNT_n_62,
      FSWI_Rd_Vld_reg_16 => FSWI_WR_LAST_CNT_n_63,
      FSWI_Rd_Vld_reg_17 => FSWI_WR_LAST_CNT_n_64,
      FSWI_Rd_Vld_reg_18 => FSWI_WR_LAST_CNT_n_65,
      FSWI_Rd_Vld_reg_19 => FSWI_WR_LAST_CNT_n_66,
      FSWI_Rd_Vld_reg_2 => FSWI_WR_LAST_CNT_n_49,
      FSWI_Rd_Vld_reg_20 => FSWI_WR_LAST_CNT_n_67,
      FSWI_Rd_Vld_reg_21 => FSWI_WR_LAST_CNT_n_68,
      FSWI_Rd_Vld_reg_22 => FSWI_WR_LAST_CNT_n_69,
      FSWI_Rd_Vld_reg_23 => FSWI_WR_LAST_CNT_n_70,
      FSWI_Rd_Vld_reg_24 => FSWI_WR_LAST_CNT_n_71,
      FSWI_Rd_Vld_reg_25 => FSWI_WR_LAST_CNT_n_72,
      FSWI_Rd_Vld_reg_26 => FSWI_WR_LAST_CNT_n_73,
      FSWI_Rd_Vld_reg_27 => FSWI_WR_LAST_CNT_n_74,
      FSWI_Rd_Vld_reg_28 => FSWI_WR_LAST_CNT_n_75,
      FSWI_Rd_Vld_reg_29 => FSWI_WR_LAST_CNT_n_76,
      FSWI_Rd_Vld_reg_3 => FSWI_WR_LAST_CNT_n_50,
      FSWI_Rd_Vld_reg_4 => FSWI_WR_LAST_CNT_n_51,
      FSWI_Rd_Vld_reg_5 => FSWI_WR_LAST_CNT_n_52,
      FSWI_Rd_Vld_reg_6 => FSWI_WR_LAST_CNT_n_53,
      FSWI_Rd_Vld_reg_7 => FSWI_WR_LAST_CNT_n_54,
      FSWI_Rd_Vld_reg_8 => FSWI_WR_LAST_CNT_n_55,
      FSWI_Rd_Vld_reg_9 => FSWI_WR_LAST_CNT_n_56,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[0]\ => \GEN_MUX_N_CNT.Add_in_reg[0]\,
      \GEN_MUX_N_CNT.Add_in_reg[2]\(2 downto 0) => \GEN_MUX_N_CNT.Add_in_reg[2]\(2 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[2]_0\ => \GEN_MUX_N_CNT.Add_in_reg[2]_0\,
      \GEN_MUX_N_CNT.Add_in_reg[31]\(29 downto 0) => \GEN_MUX_N_CNT.Add_in_reg[31]\(29 downto 0),
      \Max_Write_Latency_Int_reg[10]\ => \Max_Write_Latency_Int_reg[10]_0\,
      \Max_Write_Latency_Int_reg[11]\ => \Max_Write_Latency_Int_reg[11]_0\,
      \Max_Write_Latency_Int_reg[12]\ => \Max_Write_Latency_Int_reg[12]_0\,
      \Max_Write_Latency_Int_reg[13]\ => \Max_Write_Latency_Int_reg[13]_0\,
      \Max_Write_Latency_Int_reg[14]\ => \Max_Write_Latency_Int_reg[14]_0\,
      \Max_Write_Latency_Int_reg[15]\ => \Max_Write_Latency_Int_reg[15]_0\,
      \Max_Write_Latency_Int_reg[16]\ => \Max_Write_Latency_Int_reg[16]_0\,
      \Max_Write_Latency_Int_reg[17]\ => \Max_Write_Latency_Int_reg[17]_0\,
      \Max_Write_Latency_Int_reg[18]\ => \Max_Write_Latency_Int_reg[18]_0\,
      \Max_Write_Latency_Int_reg[19]\ => \Max_Write_Latency_Int_reg[19]_0\,
      \Max_Write_Latency_Int_reg[1]\ => \Max_Write_Latency_Int_reg[1]_0\,
      \Max_Write_Latency_Int_reg[20]\ => \Max_Write_Latency_Int_reg[20]_0\,
      \Max_Write_Latency_Int_reg[21]\ => \Max_Write_Latency_Int_reg[21]_0\,
      \Max_Write_Latency_Int_reg[22]\ => \Max_Write_Latency_Int_reg[22]_0\,
      \Max_Write_Latency_Int_reg[23]\ => \Max_Write_Latency_Int_reg[23]_0\,
      \Max_Write_Latency_Int_reg[24]\ => \Max_Write_Latency_Int_reg[24]_0\,
      \Max_Write_Latency_Int_reg[25]\ => \Max_Write_Latency_Int_reg[25]_0\,
      \Max_Write_Latency_Int_reg[26]\ => \Max_Write_Latency_Int_reg[26]_0\,
      \Max_Write_Latency_Int_reg[27]\ => \Max_Write_Latency_Int_reg[27]_0\,
      \Max_Write_Latency_Int_reg[28]\ => \Max_Write_Latency_Int_reg[28]_0\,
      \Max_Write_Latency_Int_reg[29]\ => \Max_Write_Latency_Int_reg[29]_0\,
      \Max_Write_Latency_Int_reg[30]\ => \Max_Write_Latency_Int_reg[30]_0\,
      \Max_Write_Latency_Int_reg[31]\ => \Max_Write_Latency_Int_reg[31]_0\,
      \Max_Write_Latency_Int_reg[3]\ => \Max_Write_Latency_Int_reg[3]_0\,
      \Max_Write_Latency_Int_reg[4]\ => \Max_Write_Latency_Int_reg[4]_0\,
      \Max_Write_Latency_Int_reg[5]\ => \Max_Write_Latency_Int_reg[5]_0\,
      \Max_Write_Latency_Int_reg[6]\ => \Max_Write_Latency_Int_reg[6]_0\,
      \Max_Write_Latency_Int_reg[7]\ => \Max_Write_Latency_Int_reg[7]_0\,
      \Max_Write_Latency_Int_reg[8]\ => \Max_Write_Latency_Int_reg[8]_0\,
      \Max_Write_Latency_Int_reg[9]\ => \Max_Write_Latency_Int_reg[9]_0\,
      \Min_Write_Latency_Int_reg[31]\(29 downto 1) => S0_Min_Write_Latency(31 downto 3),
      \Min_Write_Latency_Int_reg[31]\(0) => S0_Min_Write_Latency(1),
      Q(4 downto 0) => \wptr_reg[4]_4\(4 downto 0),
      \Read_Latency_Int_reg[10]\ => \Read_Latency_Int_reg[10]_0\,
      \Read_Latency_Int_reg[11]\ => \Read_Latency_Int_reg[11]_0\,
      \Read_Latency_Int_reg[12]\ => \Read_Latency_Int_reg[12]_0\,
      \Read_Latency_Int_reg[13]\ => \Read_Latency_Int_reg[13]_0\,
      \Read_Latency_Int_reg[14]\ => \Read_Latency_Int_reg[14]_0\,
      \Read_Latency_Int_reg[15]\ => \Read_Latency_Int_reg[15]_0\,
      \Read_Latency_Int_reg[16]\ => \Read_Latency_Int_reg[16]_0\,
      \Read_Latency_Int_reg[17]\ => \Read_Latency_Int_reg[17]_0\,
      \Read_Latency_Int_reg[18]\ => \Read_Latency_Int_reg[18]_0\,
      \Read_Latency_Int_reg[19]\ => \Read_Latency_Int_reg[19]_0\,
      \Read_Latency_Int_reg[1]\ => \Read_Latency_Int_reg[1]_0\,
      \Read_Latency_Int_reg[20]\ => \Read_Latency_Int_reg[20]_0\,
      \Read_Latency_Int_reg[21]\ => \Read_Latency_Int_reg[21]_0\,
      \Read_Latency_Int_reg[22]\ => \Read_Latency_Int_reg[22]_0\,
      \Read_Latency_Int_reg[23]\ => \Read_Latency_Int_reg[23]_0\,
      \Read_Latency_Int_reg[24]\ => \Read_Latency_Int_reg[24]_0\,
      \Read_Latency_Int_reg[25]\ => \Read_Latency_Int_reg[25]_0\,
      \Read_Latency_Int_reg[26]\ => \Read_Latency_Int_reg[26]_0\,
      \Read_Latency_Int_reg[27]\ => \Read_Latency_Int_reg[27]_0\,
      \Read_Latency_Int_reg[28]\ => \Read_Latency_Int_reg[28]_0\,
      \Read_Latency_Int_reg[29]\ => \Read_Latency_Int_reg[29]_0\,
      \Read_Latency_Int_reg[30]\ => \Read_Latency_Int_reg[30]_0\,
      \Read_Latency_Int_reg[31]\ => \Read_Latency_Int_reg[31]_0\,
      \Read_Latency_Int_reg[3]\ => \Read_Latency_Int_reg[3]_0\,
      \Read_Latency_Int_reg[4]\ => \Read_Latency_Int_reg[4]_0\,
      \Read_Latency_Int_reg[5]\ => \Read_Latency_Int_reg[5]_0\,
      \Read_Latency_Int_reg[6]\ => \Read_Latency_Int_reg[6]_0\,
      \Read_Latency_Int_reg[7]\ => \Read_Latency_Int_reg[7]_0\,
      \Read_Latency_Int_reg[8]\ => \Read_Latency_Int_reg[8]_0\,
      \Read_Latency_Int_reg[9]\ => \Read_Latency_Int_reg[9]_0\,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \dout_reg[31]_0\(30 downto 0) => FSWI1_Rd_Data(31 downto 1),
      \out\(1) => \out\(2),
      \out\(0) => \out\(0),
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_1\(4 downto 0),
      \rptr_reg[5]_0\(0) => FBC_Rd_En
    );
FSWI_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => FSWI_Rd_En,
      Q => \^fswi_rd_vld\,
      R => Wr_cnt_ld
    );
FSWI_WR_LAST_CNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized4\
     port map (
      E(0) => \^e\(0),
      Ext_Trig_Metric_en_reg => \^ext_trig_metric_en\,
      FSWI1_Empty => FSWI1_Empty,
      FSWI_Empty => FSWI_Empty,
      FSWI_Rd_Vld_reg => \^fswi_rd_vld\,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[10]\ => FSWI_WR_LAST_CNT_n_55,
      \GEN_MUX_N_CNT.Add_in_reg[11]\ => FSWI_WR_LAST_CNT_n_56,
      \GEN_MUX_N_CNT.Add_in_reg[12]\ => FSWI_WR_LAST_CNT_n_57,
      \GEN_MUX_N_CNT.Add_in_reg[13]\ => FSWI_WR_LAST_CNT_n_58,
      \GEN_MUX_N_CNT.Add_in_reg[14]\ => FSWI_WR_LAST_CNT_n_59,
      \GEN_MUX_N_CNT.Add_in_reg[15]\ => FSWI_WR_LAST_CNT_n_60,
      \GEN_MUX_N_CNT.Add_in_reg[16]\ => FSWI_WR_LAST_CNT_n_61,
      \GEN_MUX_N_CNT.Add_in_reg[17]\ => FSWI_WR_LAST_CNT_n_62,
      \GEN_MUX_N_CNT.Add_in_reg[18]\ => FSWI_WR_LAST_CNT_n_63,
      \GEN_MUX_N_CNT.Add_in_reg[19]\ => FSWI_WR_LAST_CNT_n_64,
      \GEN_MUX_N_CNT.Add_in_reg[1]\ => FSWI_WR_LAST_CNT_n_47,
      \GEN_MUX_N_CNT.Add_in_reg[20]\ => FSWI_WR_LAST_CNT_n_65,
      \GEN_MUX_N_CNT.Add_in_reg[21]\ => FSWI_WR_LAST_CNT_n_66,
      \GEN_MUX_N_CNT.Add_in_reg[22]\ => FSWI_WR_LAST_CNT_n_67,
      \GEN_MUX_N_CNT.Add_in_reg[23]\ => FSWI_WR_LAST_CNT_n_68,
      \GEN_MUX_N_CNT.Add_in_reg[24]\ => FSWI_WR_LAST_CNT_n_69,
      \GEN_MUX_N_CNT.Add_in_reg[25]\ => FSWI_WR_LAST_CNT_n_70,
      \GEN_MUX_N_CNT.Add_in_reg[26]\ => FSWI_WR_LAST_CNT_n_71,
      \GEN_MUX_N_CNT.Add_in_reg[27]\ => FSWI_WR_LAST_CNT_n_72,
      \GEN_MUX_N_CNT.Add_in_reg[28]\ => FSWI_WR_LAST_CNT_n_73,
      \GEN_MUX_N_CNT.Add_in_reg[29]\ => FSWI_WR_LAST_CNT_n_74,
      \GEN_MUX_N_CNT.Add_in_reg[2]\ => \GEN_MUX_N_CNT.Add_in_reg[2]_1\,
      \GEN_MUX_N_CNT.Add_in_reg[30]\ => FSWI_WR_LAST_CNT_n_75,
      \GEN_MUX_N_CNT.Add_in_reg[31]\ => FSWI_WR_LAST_CNT_n_76,
      \GEN_MUX_N_CNT.Add_in_reg[3]\ => FSWI_WR_LAST_CNT_n_48,
      \GEN_MUX_N_CNT.Add_in_reg[4]\ => FSWI_WR_LAST_CNT_n_49,
      \GEN_MUX_N_CNT.Add_in_reg[5]\ => FSWI_WR_LAST_CNT_n_50,
      \GEN_MUX_N_CNT.Add_in_reg[6]\ => FSWI_WR_LAST_CNT_n_51,
      \GEN_MUX_N_CNT.Add_in_reg[7]\ => FSWI_WR_LAST_CNT_n_52,
      \GEN_MUX_N_CNT.Add_in_reg[8]\ => FSWI_WR_LAST_CNT_n_53,
      \GEN_MUX_N_CNT.Add_in_reg[9]\ => FSWI_WR_LAST_CNT_n_54,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\ => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\,
      Last_fifo_Wr_en => Last_fifo_Wr_en,
      \Min_Write_Latency_Int_reg[2]\(0) => S0_Min_Write_Latency(2),
      Q(31 downto 1) => FSWI1_Rd_Data(31 downto 1),
      Q(0) => \GEN_MUX_N_CNT.Add_in_reg[0]_0\(0),
      SR(0) => Wr_cnt_ld,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(31 downto 0) => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(31 downto 0),
      \Write_Latency_Int_reg[31]\(29 downto 1) => S0_Write_Latency(31 downto 3),
      \Write_Latency_Int_reg[31]\(0) => S0_Write_Latency(1),
      core_aclk => core_aclk,
      \empty2__0\ => \empty2__0\,
      \out\(1) => \out\(2),
      \out\(0) => \out\(0),
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_3\(4 downto 0),
      \rptr_reg[5]_0\(0) => FSWI_Rd_En,
      \wptr_reg[4]_0\(4 downto 0) => \wptr_reg[4]_7\(4 downto 0)
    );
FWL_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => FWL_Rd_En,
      Q => FWL_Rd_Vld,
      R => Wr_cnt_ld
    );
FWL_WR_LAST_CNT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_38
     port map (
      E(0) => FWL_Rd_En,
      Ext_Trig_Metric_en_reg => \^ext_trig_metric_en\,
      Ext_Trig_Metric_en_reg_0(0) => \^e\(0),
      FWL1_Empty => FWL1_Empty,
      FWL_Empty => FWL_Empty,
      Last_fifo_Wr_en => Last_fifo_Wr_en,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \empty2__0\ => \empty2__0\,
      \out\(1) => \out\(2),
      \out\(0) => \out\(0)
    );
First_Read_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => First_Read,
      Q => First_Read_reg,
      R => Wr_cnt_ld
    );
First_Write_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => First_Write,
      Q => First_Write_d1,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_F1.Mst_Rd_Idle_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Mst_Rd_Idle_Cnt_En0,
      Q => Mst_Rd_Idle_Cnt_En,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_F1.Num_BValids_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Num_BValids_En0,
      Q => Num_BValids_En,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_F1.Num_RLasts_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Num_RLasts_En0,
      Q => Num_RLasts_En,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_F1.Read_Beat_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Beat_Cnt_En0,
      Q => S0_Read_Byte_Cnt_En,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_F1.Read_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => '1',
      Q => S0_Read_Byte_Cnt(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_F1.Rtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rtrans_Cnt_En0,
      Q => Rtrans_Cnt_En,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_F1.Wtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Wtrans_Cnt_En0,
      Q => Wtrans_Cnt_En,
      R => Wr_cnt_ld
    );
\GEN_MUX_N_CNT.Add_in[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => S0_Max_Read_Latency(2),
      I1 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_2\,
      I2 => S0_Min_Read_Latency(2),
      I3 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1\,
      O => \GEN_MUX_N_CNT.Add_in_reg[2]_3\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Rtrans_Cnt_En,
      I1 => Wtrans_Cnt_En,
      I2 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(0),
      I3 => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_reg_1\
    );
IDLE_CNT_AWID_MATCH: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_39
     port map (
      E(0) => FSWI_Rd_En,
      F1_Wr_Data => F1_Wr_Data,
      FSWI1_Empty => FSWI1_Empty,
      FSWI_Empty => FSWI_Empty,
      FSWI_Rd_Data => FSWI_Rd_Data,
      Q(4 downto 0) => \wptr_reg[4]_8\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      awid_match_d1 => awid_match_d1,
      core_aclk => core_aclk,
      dout0_4 => dout0_4,
      \out\(0) => \out\(1),
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_2\(4 downto 0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]\(0)
    );
LAST_CNT_AWID_MATCH: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo_40
     port map (
      E(0) => FWL_Rd_En,
      FWL1_Empty => FWL1_Empty,
      FWL_Empty => FWL_Empty,
      FWL_Rd_Vld => FWL_Rd_Vld,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(1) => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(2),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(0) => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(0),
      \GEN_MUX_N_CNT.Add_in_Valid_reg\ => \GEN_MUX_N_CNT.Add_in_Valid_reg\,
      Num_RLasts_En => Num_RLasts_En,
      Q(4 downto 0) => \wptr_reg[4]_6\(4 downto 0),
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      dout0_3 => dout0_3,
      \rptr_reg[4]_0\(4 downto 0) => \rptr_reg[4]_4\(4 downto 0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]\(0)
    );
Last_Read_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_40_in,
      Q => Last_Read_reg,
      R => Wr_cnt_ld
    );
Last_Write_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_Write,
      Q => Last_fifo_Wr_en,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Max_Read_Latency_Int1,
      I1 => Read_Latency_En,
      O => Max_Read_Latency_Int0
    );
\Max_Read_Latency_Int[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(26),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(25),
      I2 => \^s0_read_latency\(27),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(26),
      O => \Max_Read_Latency_Int[31]_i_10_n_0\
    );
\Max_Read_Latency_Int[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(24),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(23),
      I2 => \^s0_read_latency\(25),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(24),
      O => \Max_Read_Latency_Int[31]_i_11_n_0\
    );
\Max_Read_Latency_Int[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(22),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(21),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(22),
      I3 => \^s0_read_latency\(23),
      O => \Max_Read_Latency_Int[31]_i_13_n_0\
    );
\Max_Read_Latency_Int[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(20),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(19),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(20),
      I3 => \^s0_read_latency\(21),
      O => \Max_Read_Latency_Int[31]_i_14_n_0\
    );
\Max_Read_Latency_Int[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(18),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(17),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(18),
      I3 => \^s0_read_latency\(19),
      O => \Max_Read_Latency_Int[31]_i_15_n_0\
    );
\Max_Read_Latency_Int[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(16),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(15),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(16),
      I3 => \^s0_read_latency\(17),
      O => \Max_Read_Latency_Int[31]_i_16_n_0\
    );
\Max_Read_Latency_Int[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(22),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(21),
      I2 => \^s0_read_latency\(23),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(22),
      O => \Max_Read_Latency_Int[31]_i_17_n_0\
    );
\Max_Read_Latency_Int[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(20),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(19),
      I2 => \^s0_read_latency\(21),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(20),
      O => \Max_Read_Latency_Int[31]_i_18_n_0\
    );
\Max_Read_Latency_Int[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(18),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(17),
      I2 => \^s0_read_latency\(19),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(18),
      O => \Max_Read_Latency_Int[31]_i_19_n_0\
    );
\Max_Read_Latency_Int[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(16),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(15),
      I2 => \^s0_read_latency\(17),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(16),
      O => \Max_Read_Latency_Int[31]_i_20_n_0\
    );
\Max_Read_Latency_Int[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(14),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(13),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(14),
      I3 => \^s0_read_latency\(15),
      O => \Max_Read_Latency_Int[31]_i_22_n_0\
    );
\Max_Read_Latency_Int[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(12),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(11),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(12),
      I3 => \^s0_read_latency\(13),
      O => \Max_Read_Latency_Int[31]_i_23_n_0\
    );
\Max_Read_Latency_Int[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(10),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(9),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(10),
      I3 => \^s0_read_latency\(11),
      O => \Max_Read_Latency_Int[31]_i_24_n_0\
    );
\Max_Read_Latency_Int[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(8),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(7),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(8),
      I3 => \^s0_read_latency\(9),
      O => \Max_Read_Latency_Int[31]_i_25_n_0\
    );
\Max_Read_Latency_Int[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(14),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(13),
      I2 => \^s0_read_latency\(15),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(14),
      O => \Max_Read_Latency_Int[31]_i_26_n_0\
    );
\Max_Read_Latency_Int[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(12),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(11),
      I2 => \^s0_read_latency\(13),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(12),
      O => \Max_Read_Latency_Int[31]_i_27_n_0\
    );
\Max_Read_Latency_Int[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(10),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(9),
      I2 => \^s0_read_latency\(11),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(10),
      O => \Max_Read_Latency_Int[31]_i_28_n_0\
    );
\Max_Read_Latency_Int[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(8),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(7),
      I2 => \^s0_read_latency\(9),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(8),
      O => \Max_Read_Latency_Int[31]_i_29_n_0\
    );
\Max_Read_Latency_Int[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(6),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(5),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(6),
      I3 => \^s0_read_latency\(7),
      O => \Max_Read_Latency_Int[31]_i_30_n_0\
    );
\Max_Read_Latency_Int[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(4),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(3),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(4),
      I3 => \^s0_read_latency\(5),
      O => \Max_Read_Latency_Int[31]_i_31_n_0\
    );
\Max_Read_Latency_Int[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(2),
      I1 => S0_Max_Read_Latency(2),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(2),
      I3 => \^s0_read_latency\(3),
      O => \Max_Read_Latency_Int[31]_i_32_n_0\
    );
\Max_Read_Latency_Int[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(0),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(0),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(1),
      I3 => \^s0_read_latency\(1),
      O => \Max_Read_Latency_Int[31]_i_33_n_0\
    );
\Max_Read_Latency_Int[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(6),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(5),
      I2 => \^s0_read_latency\(7),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(6),
      O => \Max_Read_Latency_Int[31]_i_34_n_0\
    );
\Max_Read_Latency_Int[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(4),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(3),
      I2 => \^s0_read_latency\(5),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(4),
      O => \Max_Read_Latency_Int[31]_i_35_n_0\
    );
\Max_Read_Latency_Int[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(2),
      I1 => S0_Max_Read_Latency(2),
      I2 => \^s0_read_latency\(3),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(2),
      O => \Max_Read_Latency_Int[31]_i_36_n_0\
    );
\Max_Read_Latency_Int[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(0),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(0),
      I2 => \^s0_read_latency\(1),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(1),
      O => \Max_Read_Latency_Int[31]_i_37_n_0\
    );
\Max_Read_Latency_Int[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(30),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(29),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(30),
      I3 => \^s0_read_latency\(31),
      O => \Max_Read_Latency_Int[31]_i_4_n_0\
    );
\Max_Read_Latency_Int[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(28),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(27),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(28),
      I3 => \^s0_read_latency\(29),
      O => \Max_Read_Latency_Int[31]_i_5_n_0\
    );
\Max_Read_Latency_Int[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(26),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(25),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(26),
      I3 => \^s0_read_latency\(27),
      O => \Max_Read_Latency_Int[31]_i_6_n_0\
    );
\Max_Read_Latency_Int[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^s0_read_latency\(24),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(23),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_0\(24),
      I3 => \^s0_read_latency\(25),
      O => \Max_Read_Latency_Int[31]_i_7_n_0\
    );
\Max_Read_Latency_Int[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(30),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(29),
      I2 => \^s0_read_latency\(31),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(30),
      O => \Max_Read_Latency_Int[31]_i_8_n_0\
    );
\Max_Read_Latency_Int[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s0_read_latency\(28),
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_0\(27),
      I2 => \^s0_read_latency\(29),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_0\(28),
      O => \Max_Read_Latency_Int[31]_i_9_n_0\
    );
\Max_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(0),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(0),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(10),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(9),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(11),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(10),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(12),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(11),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(13),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(12),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(14),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(13),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(15),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(14),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(16),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(15),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(17),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(16),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(18),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(17),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(19),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(18),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(1),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(1),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(20),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(19),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(21),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(20),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(22),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(21),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(23),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(22),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(24),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(23),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(25),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(24),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(26),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(25),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(27),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(26),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(28),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(27),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(29),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(28),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(2),
      Q => S0_Max_Read_Latency(2),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(30),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(29),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(31),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(30),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_12_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_12_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_22_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_23_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_24_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_25_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_26_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_27_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_28_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_29_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(3) => Max_Read_Latency_Int1,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_2_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_2_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_4_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_5_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_6_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_7_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_8_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_9_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_10_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_11_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_21_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_21_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_30_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_31_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_32_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_34_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_35_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_36_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_37_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_3_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_3_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_13_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_14_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_15_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_16_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_17_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_18_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_19_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_20_n_0\
    );
\Max_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(3),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(2),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(4),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(3),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(5),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(4),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(6),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(5),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(7),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(6),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(8),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(7),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^s0_read_latency\(9),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_0\(8),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => F34_Rd_Vld_reg_d2,
      I1 => wid_match_reg_d2,
      I2 => \^update_max_wr_lat\,
      O => Max_Write_Latency_Int0
    );
\Max_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(0),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(10),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(11),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(12),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(13),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(14),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(15),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(16),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(17),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(18),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(19),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(1),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(20),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(21),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(22),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(23),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(24),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(25),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(26),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(27),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(28),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(29),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(2),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(30),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(31),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(3),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(4),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(5),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(6),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(7),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(8),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^gen_mux_n_cnt.add_in_reg[31]_2\(9),
      R => Wr_cnt_ld
    );
\Min_Read_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Min_Read_Latency_Int1,
      I1 => Read_Latency_En,
      O => Min_Read_Latency_Int0
    );
\Min_Read_Latency_Int[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(25),
      I1 => \^s0_read_latency\(26),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(26),
      I3 => \^s0_read_latency\(27),
      O => \Min_Read_Latency_Int[31]_i_10_n_0\
    );
\Min_Read_Latency_Int[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(23),
      I1 => \^s0_read_latency\(24),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(24),
      I3 => \^s0_read_latency\(25),
      O => \Min_Read_Latency_Int[31]_i_11_n_0\
    );
\Min_Read_Latency_Int[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(21),
      I1 => \^s0_read_latency\(22),
      I2 => \^s0_read_latency\(23),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(22),
      O => \Min_Read_Latency_Int[31]_i_13_n_0\
    );
\Min_Read_Latency_Int[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(19),
      I1 => \^s0_read_latency\(20),
      I2 => \^s0_read_latency\(21),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(20),
      O => \Min_Read_Latency_Int[31]_i_14_n_0\
    );
\Min_Read_Latency_Int[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(17),
      I1 => \^s0_read_latency\(18),
      I2 => \^s0_read_latency\(19),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(18),
      O => \Min_Read_Latency_Int[31]_i_15_n_0\
    );
\Min_Read_Latency_Int[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(15),
      I1 => \^s0_read_latency\(16),
      I2 => \^s0_read_latency\(17),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(16),
      O => \Min_Read_Latency_Int[31]_i_16_n_0\
    );
\Min_Read_Latency_Int[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(21),
      I1 => \^s0_read_latency\(22),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(22),
      I3 => \^s0_read_latency\(23),
      O => \Min_Read_Latency_Int[31]_i_17_n_0\
    );
\Min_Read_Latency_Int[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(19),
      I1 => \^s0_read_latency\(20),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(20),
      I3 => \^s0_read_latency\(21),
      O => \Min_Read_Latency_Int[31]_i_18_n_0\
    );
\Min_Read_Latency_Int[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(17),
      I1 => \^s0_read_latency\(18),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(18),
      I3 => \^s0_read_latency\(19),
      O => \Min_Read_Latency_Int[31]_i_19_n_0\
    );
\Min_Read_Latency_Int[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(15),
      I1 => \^s0_read_latency\(16),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(16),
      I3 => \^s0_read_latency\(17),
      O => \Min_Read_Latency_Int[31]_i_20_n_0\
    );
\Min_Read_Latency_Int[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(13),
      I1 => \^s0_read_latency\(14),
      I2 => \^s0_read_latency\(15),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(14),
      O => \Min_Read_Latency_Int[31]_i_22_n_0\
    );
\Min_Read_Latency_Int[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(11),
      I1 => \^s0_read_latency\(12),
      I2 => \^s0_read_latency\(13),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(12),
      O => \Min_Read_Latency_Int[31]_i_23_n_0\
    );
\Min_Read_Latency_Int[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(9),
      I1 => \^s0_read_latency\(10),
      I2 => \^s0_read_latency\(11),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(10),
      O => \Min_Read_Latency_Int[31]_i_24_n_0\
    );
\Min_Read_Latency_Int[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(7),
      I1 => \^s0_read_latency\(8),
      I2 => \^s0_read_latency\(9),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(8),
      O => \Min_Read_Latency_Int[31]_i_25_n_0\
    );
\Min_Read_Latency_Int[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(13),
      I1 => \^s0_read_latency\(14),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(14),
      I3 => \^s0_read_latency\(15),
      O => \Min_Read_Latency_Int[31]_i_26_n_0\
    );
\Min_Read_Latency_Int[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(11),
      I1 => \^s0_read_latency\(12),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(12),
      I3 => \^s0_read_latency\(13),
      O => \Min_Read_Latency_Int[31]_i_27_n_0\
    );
\Min_Read_Latency_Int[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(9),
      I1 => \^s0_read_latency\(10),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(10),
      I3 => \^s0_read_latency\(11),
      O => \Min_Read_Latency_Int[31]_i_28_n_0\
    );
\Min_Read_Latency_Int[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(7),
      I1 => \^s0_read_latency\(8),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(8),
      I3 => \^s0_read_latency\(9),
      O => \Min_Read_Latency_Int[31]_i_29_n_0\
    );
\Min_Read_Latency_Int[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(5),
      I1 => \^s0_read_latency\(6),
      I2 => \^s0_read_latency\(7),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(6),
      O => \Min_Read_Latency_Int[31]_i_30_n_0\
    );
\Min_Read_Latency_Int[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(3),
      I1 => \^s0_read_latency\(4),
      I2 => \^s0_read_latency\(5),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(4),
      O => \Min_Read_Latency_Int[31]_i_31_n_0\
    );
\Min_Read_Latency_Int[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Read_Latency(2),
      I1 => \^s0_read_latency\(2),
      I2 => \^s0_read_latency\(3),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(2),
      O => \Min_Read_Latency_Int[31]_i_32_n_0\
    );
\Min_Read_Latency_Int[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(0),
      I1 => \^s0_read_latency\(0),
      I2 => \^s0_read_latency\(1),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(1),
      O => \Min_Read_Latency_Int[31]_i_33_n_0\
    );
\Min_Read_Latency_Int[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(5),
      I1 => \^s0_read_latency\(6),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(6),
      I3 => \^s0_read_latency\(7),
      O => \Min_Read_Latency_Int[31]_i_34_n_0\
    );
\Min_Read_Latency_Int[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(3),
      I1 => \^s0_read_latency\(4),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(4),
      I3 => \^s0_read_latency\(5),
      O => \Min_Read_Latency_Int[31]_i_35_n_0\
    );
\Min_Read_Latency_Int[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Read_Latency(2),
      I1 => \^s0_read_latency\(2),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(2),
      I3 => \^s0_read_latency\(3),
      O => \Min_Read_Latency_Int[31]_i_36_n_0\
    );
\Min_Read_Latency_Int[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(0),
      I1 => \^s0_read_latency\(0),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(1),
      I3 => \^s0_read_latency\(1),
      O => \Min_Read_Latency_Int[31]_i_37_n_0\
    );
\Min_Read_Latency_Int[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(29),
      I1 => \^s0_read_latency\(30),
      I2 => \^s0_read_latency\(31),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(30),
      O => \Min_Read_Latency_Int[31]_i_4_n_0\
    );
\Min_Read_Latency_Int[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(27),
      I1 => \^s0_read_latency\(28),
      I2 => \^s0_read_latency\(29),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(28),
      O => \Min_Read_Latency_Int[31]_i_5_n_0\
    );
\Min_Read_Latency_Int[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(25),
      I1 => \^s0_read_latency\(26),
      I2 => \^s0_read_latency\(27),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(26),
      O => \Min_Read_Latency_Int[31]_i_6_n_0\
    );
\Min_Read_Latency_Int[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(23),
      I1 => \^s0_read_latency\(24),
      I2 => \^s0_read_latency\(25),
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_1\(24),
      O => \Min_Read_Latency_Int[31]_i_7_n_0\
    );
\Min_Read_Latency_Int[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(29),
      I1 => \^s0_read_latency\(30),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(30),
      I3 => \^s0_read_latency\(31),
      O => \Min_Read_Latency_Int[31]_i_8_n_0\
    );
\Min_Read_Latency_Int[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[31]_1\(27),
      I1 => \^s0_read_latency\(28),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_1\(28),
      I3 => \^s0_read_latency\(29),
      O => \Min_Read_Latency_Int[31]_i_9_n_0\
    );
\Min_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(0),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(0),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(10),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(9),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(11),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(10),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(12),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(11),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(13),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(12),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(14),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(13),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(15),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(14),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(16),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(15),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(17),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(16),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(18),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(17),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(19),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(18),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(1),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(1),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(20),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(19),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(21),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(20),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(22),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(21),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(23),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(22),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(24),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(23),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(25),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(24),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(26),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(25),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(27),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(26),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(28),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(27),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(29),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(28),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(2),
      Q => S0_Min_Read_Latency(2),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(30),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(29),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(31),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(30),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_12_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_12_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_22_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_23_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_24_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_25_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_26_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_27_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_28_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_29_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(3) => Min_Read_Latency_Int1,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_2_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_2_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_4_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_5_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_6_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_7_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_8_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_9_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_10_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_11_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_21_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_21_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_30_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_31_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_32_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_34_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_35_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_36_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_37_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_3_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_3_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_13_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_14_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_15_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_16_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_17_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_18_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_19_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_20_n_0\
    );
\Min_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(3),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(2),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(4),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(3),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(5),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(4),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(6),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(5),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(7),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(6),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(8),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(7),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^s0_read_latency\(9),
      Q => \^gen_mux_n_cnt.add_in_reg[31]_1\(8),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => F34_Rd_Vld_reg_d2,
      I1 => wid_match_reg_d2,
      I2 => \^update_min_wr_lat\,
      O => Min_Write_Latency_Int0
    );
\Min_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^gen_mux_n_cnt.add_in_reg[0]_1\(0),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => S0_Min_Write_Latency(10),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => S0_Min_Write_Latency(11),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => S0_Min_Write_Latency(12),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => S0_Min_Write_Latency(13),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => S0_Min_Write_Latency(14),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => S0_Min_Write_Latency(15),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => S0_Min_Write_Latency(16),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => S0_Min_Write_Latency(17),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => S0_Min_Write_Latency(18),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => S0_Min_Write_Latency(19),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => S0_Min_Write_Latency(1),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => S0_Min_Write_Latency(20),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => S0_Min_Write_Latency(21),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => S0_Min_Write_Latency(22),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => S0_Min_Write_Latency(23),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => S0_Min_Write_Latency(24),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => S0_Min_Write_Latency(25),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => S0_Min_Write_Latency(26),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => S0_Min_Write_Latency(27),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => S0_Min_Write_Latency(28),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => S0_Min_Write_Latency(29),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => S0_Min_Write_Latency(2),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => S0_Min_Write_Latency(30),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => S0_Min_Write_Latency(31),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => S0_Min_Write_Latency(3),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => S0_Min_Write_Latency(4),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => S0_Min_Write_Latency(5),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => S0_Min_Write_Latency(6),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => S0_Min_Write_Latency(7),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => S0_Min_Write_Latency(8),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => S0_Min_Write_Latency(9),
      S => Wr_cnt_ld
    );
No_Rd_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Lat_Start_CDC_reg,
      Q => Rd_Add_Issue_reg_0,
      R => '0'
    );
No_Wr_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => No_Wr_Ready_reg_0,
      Q => No_Wr_Ready,
      R => '0'
    );
Rd_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Add_Issue6_out,
      Q => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(0),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(10),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(11),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(12),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(13),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(14),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(15),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(16),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(17),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(18),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(19),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(1),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(20),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(21),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(22),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(23),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(24),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(25),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(26),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(27),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(28),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(29),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(2),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(30),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(31),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(32),
      Q => Rd_Latency_Fifo_Rd_Data_D1(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(3),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(4),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(5),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(6),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(7),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(8),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_Data(9),
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_En,
      Q => Rd_Latency_Fifo_Rd_En_D1,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_1,
      Q => Rd_Latency_Fifo_Rd_En,
      R => '0'
    );
\Rd_Latency_Fifo_Wr_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(0),
      Q => \dout_reg[31]_0\(0),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(10),
      Q => \dout_reg[31]_0\(10),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(11),
      Q => \dout_reg[31]_0\(11),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(12),
      Q => \dout_reg[31]_0\(12),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(13),
      Q => \dout_reg[31]_0\(13),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(14),
      Q => \dout_reg[31]_0\(14),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(15),
      Q => \dout_reg[31]_0\(15),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(16),
      Q => \dout_reg[31]_0\(16),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(17),
      Q => \dout_reg[31]_0\(17),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(18),
      Q => \dout_reg[31]_0\(18),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(19),
      Q => \dout_reg[31]_0\(19),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(1),
      Q => \dout_reg[31]_0\(1),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(20),
      Q => \dout_reg[31]_0\(20),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(21),
      Q => \dout_reg[31]_0\(21),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(22),
      Q => \dout_reg[31]_0\(22),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(23),
      Q => \dout_reg[31]_0\(23),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(24),
      Q => \dout_reg[31]_0\(24),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(25),
      Q => \dout_reg[31]_0\(25),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(26),
      Q => \dout_reg[31]_0\(26),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(27),
      Q => \dout_reg[31]_0\(27),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(28),
      Q => \dout_reg[31]_0\(28),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(29),
      Q => \dout_reg[31]_0\(29),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(2),
      Q => \dout_reg[31]_0\(2),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(30),
      Q => \dout_reg[31]_0\(30),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(31),
      Q => \dout_reg[31]_0\(31),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Ovf,
      Q => \dout_reg[31]_0\(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(3),
      Q => \dout_reg[31]_0\(3),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(4),
      Q => \dout_reg[31]_0\(4),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(5),
      Q => \dout_reg[31]_0\(5),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(6),
      Q => \dout_reg[31]_0\(6),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(7),
      Q => \dout_reg[31]_0\(7),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(8),
      Q => \dout_reg[31]_0\(8),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \RID_Mask_CDC_reg[0]_0\(0),
      D => Read_Latency_Cnt_Out(9),
      Q => \dout_reg[31]_0\(9),
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Wr_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_2,
      Q => Rd_Latency_Fifo_Wr_En,
      R => '0'
    );
\Read_Latency_Cnt_Out_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(0),
      Q => Read_Latency_Cnt_Out_D1(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(10),
      Q => Read_Latency_Cnt_Out_D1(10),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(11),
      Q => Read_Latency_Cnt_Out_D1(11),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(12),
      Q => Read_Latency_Cnt_Out_D1(12),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(13),
      Q => Read_Latency_Cnt_Out_D1(13),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(14),
      Q => Read_Latency_Cnt_Out_D1(14),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(15),
      Q => Read_Latency_Cnt_Out_D1(15),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(16),
      Q => Read_Latency_Cnt_Out_D1(16),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(17),
      Q => Read_Latency_Cnt_Out_D1(17),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(18),
      Q => Read_Latency_Cnt_Out_D1(18),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(19),
      Q => Read_Latency_Cnt_Out_D1(19),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(1),
      Q => Read_Latency_Cnt_Out_D1(1),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(20),
      Q => Read_Latency_Cnt_Out_D1(20),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(21),
      Q => Read_Latency_Cnt_Out_D1(21),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(22),
      Q => Read_Latency_Cnt_Out_D1(22),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(23),
      Q => Read_Latency_Cnt_Out_D1(23),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(24),
      Q => Read_Latency_Cnt_Out_D1(24),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(25),
      Q => Read_Latency_Cnt_Out_D1(25),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(26),
      Q => Read_Latency_Cnt_Out_D1(26),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(27),
      Q => Read_Latency_Cnt_Out_D1(27),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(28),
      Q => Read_Latency_Cnt_Out_D1(28),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(29),
      Q => Read_Latency_Cnt_Out_D1(29),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(2),
      Q => Read_Latency_Cnt_Out_D1(2),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(30),
      Q => Read_Latency_Cnt_Out_D1(30),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(31),
      Q => Read_Latency_Cnt_Out_D1(31),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Ovf,
      Q => Read_Latency_Cnt_Out_D1(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(3),
      Q => Read_Latency_Cnt_Out_D1(3),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(4),
      Q => Read_Latency_Cnt_Out_D1(4),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(5),
      Q => Read_Latency_Cnt_Out_D1(5),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(6),
      Q => Read_Latency_Cnt_Out_D1(6),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(7),
      Q => Read_Latency_Cnt_Out_D1(7),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(8),
      Q => Read_Latency_Cnt_Out_D1(8),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out(9),
      Q => Read_Latency_Cnt_Out_D1(9),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(0),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(10),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(11),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(12),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(13),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(14),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(15),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(16),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(17),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(18),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(19),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(1),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(20),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(21),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(22),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(23),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(24),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(25),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(26),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(27),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(28),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(29),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(2),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(30),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(31),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(32),
      Q => Read_Latency_Cnt_Out_D2(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(3),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(4),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(5),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(6),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(7),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(8),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(9),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Read_Latency_En_Int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8000000A800"
    )
        port map (
      I0 => \^rst_int_n\,
      I1 => Rd_Latency_Fifo_Rd_En_D1,
      I2 => Read_Latency_One_D1,
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \^ext_trig_metric_en\,
      O => Read_Latency_En_Int2_out
    );
Read_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_En_Int2_out,
      Q => Read_Latency_En,
      R => '0'
    );
\Read_Latency_Int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => Read_Latency_Int1_in(0),
      I1 => Rd_Latency_Fifo_Rd_En_D1,
      I2 => Read_Latency_One_D1,
      I3 => \^s0_read_latency\(0),
      O => \Read_Latency_Int[0]_i_1_n_0\
    );
\Read_Latency_Int[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_2_n_0\
    );
\Read_Latency_Int[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_3_n_0\
    );
\Read_Latency_Int[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_4_n_0\
    );
\Read_Latency_Int[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_5_n_0\
    );
\Read_Latency_Int[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_6_n_0\
    );
\Read_Latency_Int[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_7_n_0\
    );
\Read_Latency_Int[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_8_n_0\
    );
\Read_Latency_Int[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_9_n_0\
    );
\Read_Latency_Int[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_2_n_0\
    );
\Read_Latency_Int[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_3_n_0\
    );
\Read_Latency_Int[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_4_n_0\
    );
\Read_Latency_Int[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_5_n_0\
    );
\Read_Latency_Int[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_6_n_0\
    );
\Read_Latency_Int[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_7_n_0\
    );
\Read_Latency_Int[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_8_n_0\
    );
\Read_Latency_Int[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_9_n_0\
    );
\Read_Latency_Int[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_2_n_0\
    );
\Read_Latency_Int[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_3_n_0\
    );
\Read_Latency_Int[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_4_n_0\
    );
\Read_Latency_Int[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_5_n_0\
    );
\Read_Latency_Int[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_6_n_0\
    );
\Read_Latency_Int[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_7_n_0\
    );
\Read_Latency_Int[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_8_n_0\
    );
\Read_Latency_Int[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_9_n_0\
    );
\Read_Latency_Int[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_2_n_0\
    );
\Read_Latency_Int[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_3_n_0\
    );
\Read_Latency_Int[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_4_n_0\
    );
\Read_Latency_Int[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_5_n_0\
    );
\Read_Latency_Int[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_6_n_0\
    );
\Read_Latency_Int[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_7_n_0\
    );
\Read_Latency_Int[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_8_n_0\
    );
\Read_Latency_Int[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_9_n_0\
    );
\Read_Latency_Int[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_2_n_0\
    );
\Read_Latency_Int[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_3_n_0\
    );
\Read_Latency_Int[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_4_n_0\
    );
\Read_Latency_Int[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_5_n_0\
    );
\Read_Latency_Int[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_6_n_0\
    );
\Read_Latency_Int[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_7_n_0\
    );
\Read_Latency_Int[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_8_n_0\
    );
\Read_Latency_Int[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_9_n_0\
    );
\Read_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Read_Latency_One_D1,
      I1 => \^rst_int_n\,
      O => Read_Latency_Int(15)
    );
\Read_Latency_Int[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_12_n_0\
    );
\Read_Latency_Int[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_13_n_0\
    );
\Read_Latency_Int[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_14_n_0\
    );
\Read_Latency_Int[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_15_n_0\
    );
\Read_Latency_Int[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_16_n_0\
    );
\Read_Latency_Int[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_17_n_0\
    );
\Read_Latency_Int[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_18_n_0\
    );
\Read_Latency_Int[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_19_n_0\
    );
\Read_Latency_Int[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_21_n_0\
    );
\Read_Latency_Int[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_22_n_0\
    );
\Read_Latency_Int[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_23_n_0\
    );
\Read_Latency_Int[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_24_n_0\
    );
\Read_Latency_Int[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_25_n_0\
    );
\Read_Latency_Int[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_26_n_0\
    );
\Read_Latency_Int[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_27_n_0\
    );
\Read_Latency_Int[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_28_n_0\
    );
\Read_Latency_Int[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_3_n_0\
    );
\Read_Latency_Int[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_30_n_0\
    );
\Read_Latency_Int[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_31_n_0\
    );
\Read_Latency_Int[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_32_n_0\
    );
\Read_Latency_Int[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_33_n_0\
    );
\Read_Latency_Int[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_34_n_0\
    );
\Read_Latency_Int[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_35_n_0\
    );
\Read_Latency_Int[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_36_n_0\
    );
\Read_Latency_Int[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_37_n_0\
    );
\Read_Latency_Int[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_38_n_0\
    );
\Read_Latency_Int[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_39_n_0\
    );
\Read_Latency_Int[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_4_n_0\
    );
\Read_Latency_Int[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_40_n_0\
    );
\Read_Latency_Int[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_41_n_0\
    );
\Read_Latency_Int[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_42_n_0\
    );
\Read_Latency_Int[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_43_n_0\
    );
\Read_Latency_Int[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_44_n_0\
    );
\Read_Latency_Int[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_45_n_0\
    );
\Read_Latency_Int[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_5_n_0\
    );
\Read_Latency_Int[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_6_n_0\
    );
\Read_Latency_Int[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_7_n_0\
    );
\Read_Latency_Int[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_8_n_0\
    );
\Read_Latency_Int[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_9_n_0\
    );
\Read_Latency_Int[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_2_n_0\
    );
\Read_Latency_Int[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_3_n_0\
    );
\Read_Latency_Int[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_4_n_0\
    );
\Read_Latency_Int[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_5_n_0\
    );
\Read_Latency_Int[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_6_n_0\
    );
\Read_Latency_Int[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_7_n_0\
    );
\Read_Latency_Int[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_8_n_0\
    );
\Read_Latency_Int[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_9_n_0\
    );
\Read_Latency_Int[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_2_n_0\
    );
\Read_Latency_Int[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_3_n_0\
    );
\Read_Latency_Int[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_4_n_0\
    );
\Read_Latency_Int[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_5_n_0\
    );
\Read_Latency_Int[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_6_n_0\
    );
\Read_Latency_Int[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_7_n_0\
    );
\Read_Latency_Int[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_8_n_0\
    );
\Read_Latency_Int[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_9_n_0\
    );
\Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Read_Latency_Int[0]_i_1_n_0\,
      Q => \^s0_read_latency\(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(10),
      Q => \^s0_read_latency\(10),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(11),
      Q => \^s0_read_latency\(11),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[7]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[11]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[11]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[11]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[11]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[11]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[11]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[11]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(11 downto 8),
      S(3) => \Read_Latency_Int[11]_i_6_n_0\,
      S(2) => \Read_Latency_Int[11]_i_7_n_0\,
      S(1) => \Read_Latency_Int[11]_i_8_n_0\,
      S(0) => \Read_Latency_Int[11]_i_9_n_0\
    );
\Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(12),
      Q => \^s0_read_latency\(12),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(13),
      Q => \^s0_read_latency\(13),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(14),
      Q => \^s0_read_latency\(14),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(15),
      Q => \^s0_read_latency\(15),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[11]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[15]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[15]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[15]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[15]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[15]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[15]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[15]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(15 downto 12),
      S(3) => \Read_Latency_Int[15]_i_6_n_0\,
      S(2) => \Read_Latency_Int[15]_i_7_n_0\,
      S(1) => \Read_Latency_Int[15]_i_8_n_0\,
      S(0) => \Read_Latency_Int[15]_i_9_n_0\
    );
\Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(16),
      Q => \^s0_read_latency\(16),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(17),
      Q => \^s0_read_latency\(17),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(18),
      Q => \^s0_read_latency\(18),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(19),
      Q => \^s0_read_latency\(19),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[15]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[19]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[19]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[19]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[19]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[19]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[19]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[19]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(19 downto 16),
      S(3) => \Read_Latency_Int[19]_i_6_n_0\,
      S(2) => \Read_Latency_Int[19]_i_7_n_0\,
      S(1) => \Read_Latency_Int[19]_i_8_n_0\,
      S(0) => \Read_Latency_Int[19]_i_9_n_0\
    );
\Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(1),
      Q => \^s0_read_latency\(1),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(20),
      Q => \^s0_read_latency\(20),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(21),
      Q => \^s0_read_latency\(21),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(22),
      Q => \^s0_read_latency\(22),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(23),
      Q => \^s0_read_latency\(23),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[19]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[23]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[23]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[23]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[23]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[23]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[23]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[23]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(23 downto 20),
      S(3) => \Read_Latency_Int[23]_i_6_n_0\,
      S(2) => \Read_Latency_Int[23]_i_7_n_0\,
      S(1) => \Read_Latency_Int[23]_i_8_n_0\,
      S(0) => \Read_Latency_Int[23]_i_9_n_0\
    );
\Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(24),
      Q => \^s0_read_latency\(24),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(25),
      Q => \^s0_read_latency\(25),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(26),
      Q => \^s0_read_latency\(26),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(27),
      Q => \^s0_read_latency\(27),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[23]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[27]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[27]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[27]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[27]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[27]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[27]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[27]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(27 downto 24),
      S(3) => \Read_Latency_Int[27]_i_6_n_0\,
      S(2) => \Read_Latency_Int[27]_i_7_n_0\,
      S(1) => \Read_Latency_Int[27]_i_8_n_0\,
      S(0) => \Read_Latency_Int[27]_i_9_n_0\
    );
\Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(28),
      Q => \^s0_read_latency\(28),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(29),
      Q => \^s0_read_latency\(29),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(2),
      Q => \^s0_read_latency\(2),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(30),
      Q => \^s0_read_latency\(30),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(31),
      Q => \^s0_read_latency\(31),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_11_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_10_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_10_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_10_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_12_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_13_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_14_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_15_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_16_n_0\,
      S(2) => \Read_Latency_Int[31]_i_17_n_0\,
      S(1) => \Read_Latency_Int[31]_i_18_n_0\,
      S(0) => \Read_Latency_Int[31]_i_19_n_0\
    );
\Read_Latency_Int_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_20_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_11_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_11_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_11_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_21_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_22_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_23_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_24_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_25_n_0\,
      S(2) => \Read_Latency_Int[31]_i_26_n_0\,
      S(1) => \Read_Latency_Int[31]_i_27_n_0\,
      S(0) => \Read_Latency_Int[31]_i_28_n_0\
    );
\Read_Latency_Int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Read_Latency_Int_reg[31]_i_2_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_2_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Read_Latency_Int[31]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(31 downto 28),
      S(3) => \Read_Latency_Int[31]_i_6_n_0\,
      S(2) => \Read_Latency_Int[31]_i_7_n_0\,
      S(1) => \Read_Latency_Int[31]_i_8_n_0\,
      S(0) => \Read_Latency_Int[31]_i_9_n_0\
    );
\Read_Latency_Int_reg[31]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_29_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_20_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_20_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_20_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_30_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_31_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_32_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_34_n_0\,
      S(2) => \Read_Latency_Int[31]_i_35_n_0\,
      S(1) => \Read_Latency_Int[31]_i_36_n_0\,
      S(0) => \Read_Latency_Int[31]_i_37_n_0\
    );
\Read_Latency_Int_reg[31]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[31]_i_29_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_29_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_29_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_38_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_39_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_40_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_41_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_42_n_0\,
      S(2) => \Read_Latency_Int[31]_i_43_n_0\,
      S(1) => \Read_Latency_Int[31]_i_44_n_0\,
      S(0) => \Read_Latency_Int[31]_i_45_n_0\
    );
\Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(3),
      Q => \^s0_read_latency\(3),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[3]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[3]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[3]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Read_Latency_Int[3]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[3]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[3]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[3]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(3 downto 0),
      S(3) => \Read_Latency_Int[3]_i_6_n_0\,
      S(2) => \Read_Latency_Int[3]_i_7_n_0\,
      S(1) => \Read_Latency_Int[3]_i_8_n_0\,
      S(0) => \Read_Latency_Int[3]_i_9_n_0\
    );
\Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(4),
      Q => \^s0_read_latency\(4),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(5),
      Q => \^s0_read_latency\(5),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(6),
      Q => \^s0_read_latency\(6),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(7),
      Q => \^s0_read_latency\(7),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[3]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[7]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[7]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[7]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[7]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[7]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[7]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[7]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(7 downto 4),
      S(3) => \Read_Latency_Int[7]_i_6_n_0\,
      S(2) => \Read_Latency_Int[7]_i_7_n_0\,
      S(1) => \Read_Latency_Int[7]_i_8_n_0\,
      S(0) => \Read_Latency_Int[7]_i_9_n_0\
    );
\Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(8),
      Q => \^s0_read_latency\(8),
      R => Read_Latency_Int(15)
    );
\Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(9),
      Q => \^s0_read_latency\(9),
      R => Read_Latency_Int(15)
    );
Read_Latency_One_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_One_D10,
      Q => Read_Latency_One_D1,
      R => Wr_cnt_ld
    );
Read_Latency_One_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_One,
      Q => Read_Latency_One_reg_n_0,
      R => Wr_cnt_ld
    );
Read_going_on_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C888888"
    )
        port map (
      I0 => \^read_going_on\,
      I1 => \^rst_int_n\,
      I2 => Q(0),
      I3 => Read_Beat_Cnt_En1,
      I4 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\,
      O => Read_going_on_i_1_n_0
    );
Read_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_going_on_i_1_n_0,
      Q => \^read_going_on\,
      R => '0'
    );
\S_Null_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Slot_0_Sync_Data_Valid,
      Q => \^s0_s_null_byte_cnt\(0),
      R => Wr_cnt_ld
    );
\Slv_Wr_Idle_Cnt_i[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(3),
      O => \Slv_Wr_Idle_Cnt_i[0]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(2),
      O => \Slv_Wr_Idle_Cnt_i[0]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(1),
      O => \Slv_Wr_Idle_Cnt_i[0]_i_6_n_0\
    );
\Slv_Wr_Idle_Cnt_i[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(0),
      O => \Slv_Wr_Idle_Cnt_i[0]_i_7_n_0\
    );
\Slv_Wr_Idle_Cnt_i[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(15),
      O => \Slv_Wr_Idle_Cnt_i[12]_i_2_n_0\
    );
\Slv_Wr_Idle_Cnt_i[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(14),
      O => \Slv_Wr_Idle_Cnt_i[12]_i_3_n_0\
    );
\Slv_Wr_Idle_Cnt_i[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(13),
      O => \Slv_Wr_Idle_Cnt_i[12]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(12),
      O => \Slv_Wr_Idle_Cnt_i[12]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(19),
      O => \Slv_Wr_Idle_Cnt_i[16]_i_2_n_0\
    );
\Slv_Wr_Idle_Cnt_i[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(18),
      O => \Slv_Wr_Idle_Cnt_i[16]_i_3_n_0\
    );
\Slv_Wr_Idle_Cnt_i[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(17),
      O => \Slv_Wr_Idle_Cnt_i[16]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(16),
      O => \Slv_Wr_Idle_Cnt_i[16]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(23),
      O => \Slv_Wr_Idle_Cnt_i[20]_i_2_n_0\
    );
\Slv_Wr_Idle_Cnt_i[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(22),
      O => \Slv_Wr_Idle_Cnt_i[20]_i_3_n_0\
    );
\Slv_Wr_Idle_Cnt_i[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(21),
      O => \Slv_Wr_Idle_Cnt_i[20]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(20),
      O => \Slv_Wr_Idle_Cnt_i[20]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(27),
      O => \Slv_Wr_Idle_Cnt_i[24]_i_2_n_0\
    );
\Slv_Wr_Idle_Cnt_i[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(26),
      O => \Slv_Wr_Idle_Cnt_i[24]_i_3_n_0\
    );
\Slv_Wr_Idle_Cnt_i[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(25),
      O => \Slv_Wr_Idle_Cnt_i[24]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(24),
      O => \Slv_Wr_Idle_Cnt_i[24]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(31),
      O => \Slv_Wr_Idle_Cnt_i[28]_i_2_n_0\
    );
\Slv_Wr_Idle_Cnt_i[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(30),
      O => \Slv_Wr_Idle_Cnt_i[28]_i_3_n_0\
    );
\Slv_Wr_Idle_Cnt_i[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(29),
      O => \Slv_Wr_Idle_Cnt_i[28]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(28),
      O => \Slv_Wr_Idle_Cnt_i[28]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(7),
      O => \Slv_Wr_Idle_Cnt_i[4]_i_2_n_0\
    );
\Slv_Wr_Idle_Cnt_i[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(6),
      O => \Slv_Wr_Idle_Cnt_i[4]_i_3_n_0\
    );
\Slv_Wr_Idle_Cnt_i[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(5),
      O => \Slv_Wr_Idle_Cnt_i[4]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(4),
      O => \Slv_Wr_Idle_Cnt_i[4]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(11),
      O => \Slv_Wr_Idle_Cnt_i[8]_i_2_n_0\
    );
\Slv_Wr_Idle_Cnt_i[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(10),
      O => \Slv_Wr_Idle_Cnt_i[8]_i_3_n_0\
    );
\Slv_Wr_Idle_Cnt_i[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(9),
      O => \Slv_Wr_Idle_Cnt_i[8]_i_4_n_0\
    );
\Slv_Wr_Idle_Cnt_i[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Slv_Wr_Idle_Cnt_i_reg(8),
      O => \Slv_Wr_Idle_Cnt_i[8]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(0),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_7\,
      S(3) => \Slv_Wr_Idle_Cnt_i[0]_i_4_n_0\,
      S(2) => \Slv_Wr_Idle_Cnt_i[0]_i_5_n_0\,
      S(1) => \Slv_Wr_Idle_Cnt_i[0]_i_6_n_0\,
      S(0) => \Slv_Wr_Idle_Cnt_i[0]_i_7_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(10),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(11),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(12),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_7\,
      S(3) => \Slv_Wr_Idle_Cnt_i[12]_i_2_n_0\,
      S(2) => \Slv_Wr_Idle_Cnt_i[12]_i_3_n_0\,
      S(1) => \Slv_Wr_Idle_Cnt_i[12]_i_4_n_0\,
      S(0) => \Slv_Wr_Idle_Cnt_i[12]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(13),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(14),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(15),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(16),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7\,
      S(3) => \Slv_Wr_Idle_Cnt_i[16]_i_2_n_0\,
      S(2) => \Slv_Wr_Idle_Cnt_i[16]_i_3_n_0\,
      S(1) => \Slv_Wr_Idle_Cnt_i[16]_i_4_n_0\,
      S(0) => \Slv_Wr_Idle_Cnt_i[16]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(17),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(18),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(19),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(1),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(20),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_7\,
      S(3) => \Slv_Wr_Idle_Cnt_i[20]_i_2_n_0\,
      S(2) => \Slv_Wr_Idle_Cnt_i[20]_i_3_n_0\,
      S(1) => \Slv_Wr_Idle_Cnt_i[20]_i_4_n_0\,
      S(0) => \Slv_Wr_Idle_Cnt_i[20]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(21),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(22),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(23),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(24),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7\,
      S(3) => \Slv_Wr_Idle_Cnt_i[24]_i_2_n_0\,
      S(2) => \Slv_Wr_Idle_Cnt_i[24]_i_3_n_0\,
      S(1) => \Slv_Wr_Idle_Cnt_i[24]_i_4_n_0\,
      S(0) => \Slv_Wr_Idle_Cnt_i[24]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(25),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(26),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(27),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(28),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_7\,
      S(3) => \Slv_Wr_Idle_Cnt_i[28]_i_2_n_0\,
      S(2) => \Slv_Wr_Idle_Cnt_i[28]_i_3_n_0\,
      S(1) => \Slv_Wr_Idle_Cnt_i[28]_i_4_n_0\,
      S(0) => \Slv_Wr_Idle_Cnt_i[28]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(29),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(2),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(30),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(31),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(3),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(4),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_7\,
      S(3) => \Slv_Wr_Idle_Cnt_i[4]_i_2_n_0\,
      S(2) => \Slv_Wr_Idle_Cnt_i[4]_i_3_n_0\,
      S(1) => \Slv_Wr_Idle_Cnt_i[4]_i_4_n_0\,
      S(0) => \Slv_Wr_Idle_Cnt_i[4]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(5),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_5\,
      Q => Slv_Wr_Idle_Cnt_i_reg(6),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_4\,
      Q => Slv_Wr_Idle_Cnt_i_reg(7),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7\,
      Q => Slv_Wr_Idle_Cnt_i_reg(8),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_0\,
      CO(3) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0\,
      CO(2) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1\,
      CO(1) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2\,
      CO(0) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4\,
      O(2) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5\,
      O(1) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6\,
      O(0) => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7\,
      S(3) => \Slv_Wr_Idle_Cnt_i[8]_i_2_n_0\,
      S(2) => \Slv_Wr_Idle_Cnt_i[8]_i_3_n_0\,
      S(1) => \Slv_Wr_Idle_Cnt_i[8]_i_4_n_0\,
      S(0) => \Slv_Wr_Idle_Cnt_i[8]_i_5_n_0\
    );
\Slv_Wr_Idle_Cnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Wr_Idle,
      D => \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6\,
      Q => Slv_Wr_Idle_Cnt_i_reg(9),
      R => Write_iss_going_on
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(0),
      Q => \dout_reg[31]_1\(0),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(10),
      Q => \dout_reg[31]_1\(10),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(11),
      Q => \dout_reg[31]_1\(11),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(12),
      Q => \dout_reg[31]_1\(12),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(13),
      Q => \dout_reg[31]_1\(13),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(14),
      Q => \dout_reg[31]_1\(14),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(15),
      Q => \dout_reg[31]_1\(15),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(16),
      Q => \dout_reg[31]_1\(16),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(17),
      Q => \dout_reg[31]_1\(17),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(18),
      Q => \dout_reg[31]_1\(18),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(19),
      Q => \dout_reg[31]_1\(19),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(1),
      Q => \dout_reg[31]_1\(1),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(20),
      Q => \dout_reg[31]_1\(20),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(21),
      Q => \dout_reg[31]_1\(21),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(22),
      Q => \dout_reg[31]_1\(22),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(23),
      Q => \dout_reg[31]_1\(23),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(24),
      Q => \dout_reg[31]_1\(24),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(25),
      Q => \dout_reg[31]_1\(25),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(26),
      Q => \dout_reg[31]_1\(26),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(27),
      Q => \dout_reg[31]_1\(27),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(28),
      Q => \dout_reg[31]_1\(28),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(29),
      Q => \dout_reg[31]_1\(29),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(2),
      Q => \dout_reg[31]_1\(2),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(30),
      Q => \dout_reg[31]_1\(30),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(31),
      Q => \dout_reg[31]_1\(31),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(3),
      Q => \dout_reg[31]_1\(3),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(4),
      Q => \dout_reg[31]_1\(4),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(5),
      Q => \dout_reg[31]_1\(5),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(6),
      Q => \dout_reg[31]_1\(6),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(7),
      Q => \dout_reg[31]_1\(7),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(8),
      Q => \dout_reg[31]_1\(8),
      R => '0'
    );
\Slv_Wr_Idle_Fifo_Wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0),
      D => Slv_Wr_Idle_Cnt_i_reg(9),
      Q => \dout_reg[31]_1\(9),
      R => '0'
    );
Wr_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \USE_MON_FIFO.fifo_rd_en_reg_reg\,
      Q => wr_latency_start_d1_reg_0,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(0),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(10),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(11),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(12),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(13),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(14),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(15),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(16),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(17),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(18),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(19),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(1),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(20),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(21),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(22),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(23),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(24),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(25),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(26),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(27),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(28),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(29),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(2),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(30),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(31),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(3),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(4),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(5),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(6),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(7),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(8),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(9),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Write_Beat_Cnt_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Last_fifo_Wr_en,
      I1 => \^rst_int_n\,
      O => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(3),
      O => \Write_Beat_Cnt_i[0]_i_3_n_0\
    );
\Write_Beat_Cnt_i[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(2),
      O => \Write_Beat_Cnt_i[0]_i_4_n_0\
    );
\Write_Beat_Cnt_i[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(1),
      O => \Write_Beat_Cnt_i[0]_i_5_n_0\
    );
\Write_Beat_Cnt_i[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(0),
      O => \Write_Beat_Cnt_i[0]_i_6_n_0\
    );
\Write_Beat_Cnt_i[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(15),
      O => \Write_Beat_Cnt_i[12]_i_2_n_0\
    );
\Write_Beat_Cnt_i[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(14),
      O => \Write_Beat_Cnt_i[12]_i_3_n_0\
    );
\Write_Beat_Cnt_i[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(13),
      O => \Write_Beat_Cnt_i[12]_i_4_n_0\
    );
\Write_Beat_Cnt_i[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(12),
      O => \Write_Beat_Cnt_i[12]_i_5_n_0\
    );
\Write_Beat_Cnt_i[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(19),
      O => \Write_Beat_Cnt_i[16]_i_2_n_0\
    );
\Write_Beat_Cnt_i[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(18),
      O => \Write_Beat_Cnt_i[16]_i_3_n_0\
    );
\Write_Beat_Cnt_i[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(17),
      O => \Write_Beat_Cnt_i[16]_i_4_n_0\
    );
\Write_Beat_Cnt_i[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(16),
      O => \Write_Beat_Cnt_i[16]_i_5_n_0\
    );
\Write_Beat_Cnt_i[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(23),
      O => \Write_Beat_Cnt_i[20]_i_2_n_0\
    );
\Write_Beat_Cnt_i[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(22),
      O => \Write_Beat_Cnt_i[20]_i_3_n_0\
    );
\Write_Beat_Cnt_i[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(21),
      O => \Write_Beat_Cnt_i[20]_i_4_n_0\
    );
\Write_Beat_Cnt_i[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(20),
      O => \Write_Beat_Cnt_i[20]_i_5_n_0\
    );
\Write_Beat_Cnt_i[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(27),
      O => \Write_Beat_Cnt_i[24]_i_2_n_0\
    );
\Write_Beat_Cnt_i[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(26),
      O => \Write_Beat_Cnt_i[24]_i_3_n_0\
    );
\Write_Beat_Cnt_i[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(25),
      O => \Write_Beat_Cnt_i[24]_i_4_n_0\
    );
\Write_Beat_Cnt_i[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(24),
      O => \Write_Beat_Cnt_i[24]_i_5_n_0\
    );
\Write_Beat_Cnt_i[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(31),
      O => \Write_Beat_Cnt_i[28]_i_2_n_0\
    );
\Write_Beat_Cnt_i[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(30),
      O => \Write_Beat_Cnt_i[28]_i_3_n_0\
    );
\Write_Beat_Cnt_i[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(29),
      O => \Write_Beat_Cnt_i[28]_i_4_n_0\
    );
\Write_Beat_Cnt_i[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(28),
      O => \Write_Beat_Cnt_i[28]_i_5_n_0\
    );
\Write_Beat_Cnt_i[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(7),
      O => \Write_Beat_Cnt_i[4]_i_2_n_0\
    );
\Write_Beat_Cnt_i[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(6),
      O => \Write_Beat_Cnt_i[4]_i_3_n_0\
    );
\Write_Beat_Cnt_i[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(5),
      O => \Write_Beat_Cnt_i[4]_i_4_n_0\
    );
\Write_Beat_Cnt_i[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(4),
      O => \Write_Beat_Cnt_i[4]_i_5_n_0\
    );
\Write_Beat_Cnt_i[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(11),
      O => \Write_Beat_Cnt_i[8]_i_2_n_0\
    );
\Write_Beat_Cnt_i[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(10),
      O => \Write_Beat_Cnt_i[8]_i_3_n_0\
    );
\Write_Beat_Cnt_i[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(9),
      O => \Write_Beat_Cnt_i[8]_i_4_n_0\
    );
\Write_Beat_Cnt_i[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Beat_Cnt_i_reg(8),
      O => \Write_Beat_Cnt_i[8]_i_5_n_0\
    );
\Write_Beat_Cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2_n_7\,
      Q => Write_Beat_Cnt_i_reg(0),
      S => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Write_Beat_Cnt_i_reg[0]_i_2_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[0]_i_2_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[0]_i_2_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Write_Beat_Cnt_i_reg[0]_i_2_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[0]_i_2_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[0]_i_2_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[0]_i_2_n_7\,
      S(3) => \Write_Beat_Cnt_i[0]_i_3_n_0\,
      S(2) => \Write_Beat_Cnt_i[0]_i_4_n_0\,
      S(1) => \Write_Beat_Cnt_i[0]_i_5_n_0\,
      S(0) => \Write_Beat_Cnt_i[0]_i_6_n_0\
    );
\Write_Beat_Cnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(10),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(11),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(12),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[8]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[12]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[12]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[12]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[12]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[12]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[12]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[12]_i_1_n_7\,
      S(3) => \Write_Beat_Cnt_i[12]_i_2_n_0\,
      S(2) => \Write_Beat_Cnt_i[12]_i_3_n_0\,
      S(1) => \Write_Beat_Cnt_i[12]_i_4_n_0\,
      S(0) => \Write_Beat_Cnt_i[12]_i_5_n_0\
    );
\Write_Beat_Cnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(13),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(14),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[12]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(15),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(16),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[12]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[16]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[16]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[16]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[16]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[16]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[16]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[16]_i_1_n_7\,
      S(3) => \Write_Beat_Cnt_i[16]_i_2_n_0\,
      S(2) => \Write_Beat_Cnt_i[16]_i_3_n_0\,
      S(1) => \Write_Beat_Cnt_i[16]_i_4_n_0\,
      S(0) => \Write_Beat_Cnt_i[16]_i_5_n_0\
    );
\Write_Beat_Cnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(17),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(18),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[16]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(19),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2_n_6\,
      Q => Write_Beat_Cnt_i_reg(1),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(20),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[16]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[20]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[20]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[20]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[20]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[20]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[20]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[20]_i_1_n_7\,
      S(3) => \Write_Beat_Cnt_i[20]_i_2_n_0\,
      S(2) => \Write_Beat_Cnt_i[20]_i_3_n_0\,
      S(1) => \Write_Beat_Cnt_i[20]_i_4_n_0\,
      S(0) => \Write_Beat_Cnt_i[20]_i_5_n_0\
    );
\Write_Beat_Cnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(21),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(22),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[20]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(23),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(24),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[20]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[24]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[24]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[24]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[24]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[24]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[24]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[24]_i_1_n_7\,
      S(3) => \Write_Beat_Cnt_i[24]_i_2_n_0\,
      S(2) => \Write_Beat_Cnt_i[24]_i_3_n_0\,
      S(1) => \Write_Beat_Cnt_i[24]_i_4_n_0\,
      S(0) => \Write_Beat_Cnt_i[24]_i_5_n_0\
    );
\Write_Beat_Cnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(25),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(26),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[24]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(27),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(28),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_Write_Beat_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Write_Beat_Cnt_i_reg[28]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[28]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[28]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[28]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[28]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[28]_i_1_n_7\,
      S(3) => \Write_Beat_Cnt_i[28]_i_2_n_0\,
      S(2) => \Write_Beat_Cnt_i[28]_i_3_n_0\,
      S(1) => \Write_Beat_Cnt_i[28]_i_4_n_0\,
      S(0) => \Write_Beat_Cnt_i[28]_i_5_n_0\
    );
\Write_Beat_Cnt_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(29),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2_n_5\,
      Q => Write_Beat_Cnt_i_reg(2),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(30),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[28]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(31),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[0]_i_2_n_4\,
      Q => Write_Beat_Cnt_i_reg(3),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(4),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[0]_i_2_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[4]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[4]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[4]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[4]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[4]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[4]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[4]_i_1_n_7\,
      S(3) => \Write_Beat_Cnt_i[4]_i_2_n_0\,
      S(2) => \Write_Beat_Cnt_i[4]_i_3_n_0\,
      S(1) => \Write_Beat_Cnt_i[4]_i_4_n_0\,
      S(0) => \Write_Beat_Cnt_i[4]_i_5_n_0\
    );
\Write_Beat_Cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(5),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1_n_5\,
      Q => Write_Beat_Cnt_i_reg(6),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[4]_i_1_n_4\,
      Q => Write_Beat_Cnt_i_reg(7),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1_n_7\,
      Q => Write_Beat_Cnt_i_reg(8),
      R => Write_Byte_Cnt_i
    );
\Write_Beat_Cnt_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Beat_Cnt_i_reg[4]_i_1_n_0\,
      CO(3) => \Write_Beat_Cnt_i_reg[8]_i_1_n_0\,
      CO(2) => \Write_Beat_Cnt_i_reg[8]_i_1_n_1\,
      CO(1) => \Write_Beat_Cnt_i_reg[8]_i_1_n_2\,
      CO(0) => \Write_Beat_Cnt_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Beat_Cnt_i_reg[8]_i_1_n_4\,
      O(2) => \Write_Beat_Cnt_i_reg[8]_i_1_n_5\,
      O(1) => \Write_Beat_Cnt_i_reg[8]_i_1_n_6\,
      O(0) => \Write_Beat_Cnt_i_reg[8]_i_1_n_7\,
      S(3) => \Write_Beat_Cnt_i[8]_i_2_n_0\,
      S(2) => \Write_Beat_Cnt_i[8]_i_3_n_0\,
      S(1) => \Write_Beat_Cnt_i[8]_i_4_n_0\,
      S(0) => \Write_Beat_Cnt_i[8]_i_5_n_0\
    );
\Write_Beat_Cnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Beat_Cnt_i_reg[8]_i_1_n_6\,
      Q => Write_Beat_Cnt_i_reg(9),
      R => Write_Byte_Cnt_i
    );
Write_Beat_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Beat,
      Q => Write_Beat_d1,
      R => Wr_cnt_ld
    );
\Write_Byte_Cnt_i[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(3),
      O => \Write_Byte_Cnt_i[0]_i_2_n_0\
    );
\Write_Byte_Cnt_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_byte_cnt_d1_reg_n_0_[2]\,
      I1 => Write_Byte_Cnt_i_reg(2),
      O => \Write_Byte_Cnt_i[0]_i_3_n_0\
    );
\Write_Byte_Cnt_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_byte_cnt_d1_reg_n_0_[1]\,
      I1 => Write_Byte_Cnt_i_reg(1),
      O => \Write_Byte_Cnt_i[0]_i_4_n_0\
    );
\Write_Byte_Cnt_i[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_byte_cnt_d1_reg_n_0_[0]\,
      I1 => Write_Byte_Cnt_i_reg(0),
      O => \Write_Byte_Cnt_i[0]_i_5_n_0\
    );
\Write_Byte_Cnt_i[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(15),
      O => \Write_Byte_Cnt_i[12]_i_2_n_0\
    );
\Write_Byte_Cnt_i[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(14),
      O => \Write_Byte_Cnt_i[12]_i_3_n_0\
    );
\Write_Byte_Cnt_i[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(13),
      O => \Write_Byte_Cnt_i[12]_i_4_n_0\
    );
\Write_Byte_Cnt_i[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(12),
      O => \Write_Byte_Cnt_i[12]_i_5_n_0\
    );
\Write_Byte_Cnt_i[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(19),
      O => \Write_Byte_Cnt_i[16]_i_2_n_0\
    );
\Write_Byte_Cnt_i[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(18),
      O => \Write_Byte_Cnt_i[16]_i_3_n_0\
    );
\Write_Byte_Cnt_i[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(17),
      O => \Write_Byte_Cnt_i[16]_i_4_n_0\
    );
\Write_Byte_Cnt_i[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(16),
      O => \Write_Byte_Cnt_i[16]_i_5_n_0\
    );
\Write_Byte_Cnt_i[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(23),
      O => \Write_Byte_Cnt_i[20]_i_2_n_0\
    );
\Write_Byte_Cnt_i[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(22),
      O => \Write_Byte_Cnt_i[20]_i_3_n_0\
    );
\Write_Byte_Cnt_i[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(21),
      O => \Write_Byte_Cnt_i[20]_i_4_n_0\
    );
\Write_Byte_Cnt_i[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(20),
      O => \Write_Byte_Cnt_i[20]_i_5_n_0\
    );
\Write_Byte_Cnt_i[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(27),
      O => \Write_Byte_Cnt_i[24]_i_2_n_0\
    );
\Write_Byte_Cnt_i[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(26),
      O => \Write_Byte_Cnt_i[24]_i_3_n_0\
    );
\Write_Byte_Cnt_i[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(25),
      O => \Write_Byte_Cnt_i[24]_i_4_n_0\
    );
\Write_Byte_Cnt_i[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(24),
      O => \Write_Byte_Cnt_i[24]_i_5_n_0\
    );
\Write_Byte_Cnt_i[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(31),
      O => \Write_Byte_Cnt_i[28]_i_2_n_0\
    );
\Write_Byte_Cnt_i[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(30),
      O => \Write_Byte_Cnt_i[28]_i_3_n_0\
    );
\Write_Byte_Cnt_i[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(29),
      O => \Write_Byte_Cnt_i[28]_i_4_n_0\
    );
\Write_Byte_Cnt_i[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(28),
      O => \Write_Byte_Cnt_i[28]_i_5_n_0\
    );
\Write_Byte_Cnt_i[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(7),
      O => \Write_Byte_Cnt_i[4]_i_2_n_0\
    );
\Write_Byte_Cnt_i[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(6),
      O => \Write_Byte_Cnt_i[4]_i_3_n_0\
    );
\Write_Byte_Cnt_i[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(5),
      O => \Write_Byte_Cnt_i[4]_i_4_n_0\
    );
\Write_Byte_Cnt_i[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(4),
      O => \Write_Byte_Cnt_i[4]_i_5_n_0\
    );
\Write_Byte_Cnt_i[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(11),
      O => \Write_Byte_Cnt_i[8]_i_2_n_0\
    );
\Write_Byte_Cnt_i[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(10),
      O => \Write_Byte_Cnt_i[8]_i_3_n_0\
    );
\Write_Byte_Cnt_i[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(9),
      O => \Write_Byte_Cnt_i[8]_i_4_n_0\
    );
\Write_Byte_Cnt_i[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Write_Byte_Cnt_i_reg(8),
      O => \Write_Byte_Cnt_i[8]_i_5_n_0\
    );
\Write_Byte_Cnt_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(0),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Write_Byte_Cnt_i_reg[0]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[0]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[0]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \wr_byte_cnt_d1_reg_n_0_[2]\,
      DI(1) => \wr_byte_cnt_d1_reg_n_0_[1]\,
      DI(0) => \wr_byte_cnt_d1_reg_n_0_[0]\,
      O(3) => \Write_Byte_Cnt_i_reg[0]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[0]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[0]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[0]_i_1_n_7\,
      S(3) => \Write_Byte_Cnt_i[0]_i_2_n_0\,
      S(2) => \Write_Byte_Cnt_i[0]_i_3_n_0\,
      S(1) => \Write_Byte_Cnt_i[0]_i_4_n_0\,
      S(0) => \Write_Byte_Cnt_i[0]_i_5_n_0\
    );
\Write_Byte_Cnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(10),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(11),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(12),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[8]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[12]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[12]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[12]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[12]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[12]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[12]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[12]_i_1_n_7\,
      S(3) => \Write_Byte_Cnt_i[12]_i_2_n_0\,
      S(2) => \Write_Byte_Cnt_i[12]_i_3_n_0\,
      S(1) => \Write_Byte_Cnt_i[12]_i_4_n_0\,
      S(0) => \Write_Byte_Cnt_i[12]_i_5_n_0\
    );
\Write_Byte_Cnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(13),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(14),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[12]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(15),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(16),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[12]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[16]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[16]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[16]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[16]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[16]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[16]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[16]_i_1_n_7\,
      S(3) => \Write_Byte_Cnt_i[16]_i_2_n_0\,
      S(2) => \Write_Byte_Cnt_i[16]_i_3_n_0\,
      S(1) => \Write_Byte_Cnt_i[16]_i_4_n_0\,
      S(0) => \Write_Byte_Cnt_i[16]_i_5_n_0\
    );
\Write_Byte_Cnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(17),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(18),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[16]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(19),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(1),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(20),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[16]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[20]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[20]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[20]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[20]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[20]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[20]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[20]_i_1_n_7\,
      S(3) => \Write_Byte_Cnt_i[20]_i_2_n_0\,
      S(2) => \Write_Byte_Cnt_i[20]_i_3_n_0\,
      S(1) => \Write_Byte_Cnt_i[20]_i_4_n_0\,
      S(0) => \Write_Byte_Cnt_i[20]_i_5_n_0\
    );
\Write_Byte_Cnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(21),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(22),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[20]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(23),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(24),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[20]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[24]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[24]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[24]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[24]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[24]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[24]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[24]_i_1_n_7\,
      S(3) => \Write_Byte_Cnt_i[24]_i_2_n_0\,
      S(2) => \Write_Byte_Cnt_i[24]_i_3_n_0\,
      S(1) => \Write_Byte_Cnt_i[24]_i_4_n_0\,
      S(0) => \Write_Byte_Cnt_i[24]_i_5_n_0\
    );
\Write_Byte_Cnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(25),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(26),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[24]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(27),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(28),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_Write_Byte_Cnt_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Write_Byte_Cnt_i_reg[28]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[28]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[28]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[28]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[28]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[28]_i_1_n_7\,
      S(3) => \Write_Byte_Cnt_i[28]_i_2_n_0\,
      S(2) => \Write_Byte_Cnt_i[28]_i_3_n_0\,
      S(1) => \Write_Byte_Cnt_i[28]_i_4_n_0\,
      S(0) => \Write_Byte_Cnt_i[28]_i_5_n_0\
    );
\Write_Byte_Cnt_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(29),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(2),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(30),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[28]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(31),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[0]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(3),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(4),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[0]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[4]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[4]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[4]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[4]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[4]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[4]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[4]_i_1_n_7\,
      S(3) => \Write_Byte_Cnt_i[4]_i_2_n_0\,
      S(2) => \Write_Byte_Cnt_i[4]_i_3_n_0\,
      S(1) => \Write_Byte_Cnt_i[4]_i_4_n_0\,
      S(0) => \Write_Byte_Cnt_i[4]_i_5_n_0\
    );
\Write_Byte_Cnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(5),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1_n_5\,
      Q => Write_Byte_Cnt_i_reg(6),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[4]_i_1_n_4\,
      Q => Write_Byte_Cnt_i_reg(7),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1_n_7\,
      Q => Write_Byte_Cnt_i_reg(8),
      R => Write_Byte_Cnt_i
    );
\Write_Byte_Cnt_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Write_Byte_Cnt_i_reg[4]_i_1_n_0\,
      CO(3) => \Write_Byte_Cnt_i_reg[8]_i_1_n_0\,
      CO(2) => \Write_Byte_Cnt_i_reg[8]_i_1_n_1\,
      CO(1) => \Write_Byte_Cnt_i_reg[8]_i_1_n_2\,
      CO(0) => \Write_Byte_Cnt_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Write_Byte_Cnt_i_reg[8]_i_1_n_4\,
      O(2) => \Write_Byte_Cnt_i_reg[8]_i_1_n_5\,
      O(1) => \Write_Byte_Cnt_i_reg[8]_i_1_n_6\,
      O(0) => \Write_Byte_Cnt_i_reg[8]_i_1_n_7\,
      S(3) => \Write_Byte_Cnt_i[8]_i_2_n_0\,
      S(2) => \Write_Byte_Cnt_i[8]_i_3_n_0\,
      S(1) => \Write_Byte_Cnt_i[8]_i_4_n_0\,
      S(0) => \Write_Byte_Cnt_i[8]_i_5_n_0\
    );
\Write_Byte_Cnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Beat_d1,
      D => \Write_Byte_Cnt_i_reg[8]_i_1_n_6\,
      Q => Write_Byte_Cnt_i_reg(9),
      R => Write_Byte_Cnt_i
    );
Write_Latency_En_Int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000008000"
    )
        port map (
      I0 => \^rst_int_n\,
      I1 => wid_match_reg_d2,
      I2 => F34_Rd_Vld_reg_d2,
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \^ext_trig_metric_en\,
      O => Write_Latency_En_Int
    );
Write_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Latency_En_Int,
      Q => Write_Latency_En,
      R => '0'
    );
\Write_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wid_match_reg_d2,
      I1 => F34_Rd_Vld_reg_d2,
      O => Write_Latency_Int0
    );
\Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \GEN_MUX_N_CNT.Add_in_reg[2]_2\(0),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => S0_Write_Latency(10),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => S0_Write_Latency(11),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => S0_Write_Latency(12),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => S0_Write_Latency(13),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => S0_Write_Latency(14),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => S0_Write_Latency(15),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => S0_Write_Latency(16),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => S0_Write_Latency(17),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => S0_Write_Latency(18),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => S0_Write_Latency(19),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => S0_Write_Latency(1),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => S0_Write_Latency(20),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => S0_Write_Latency(21),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => S0_Write_Latency(22),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => S0_Write_Latency(23),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => S0_Write_Latency(24),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => S0_Write_Latency(25),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => S0_Write_Latency(26),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => S0_Write_Latency(27),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => S0_Write_Latency(28),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => S0_Write_Latency(29),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \GEN_MUX_N_CNT.Add_in_reg[2]_2\(1),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => S0_Write_Latency(30),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => S0_Write_Latency(31),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => S0_Write_Latency(3),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => S0_Write_Latency(4),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => S0_Write_Latency(5),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => S0_Write_Latency(6),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => S0_Write_Latency(7),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => S0_Write_Latency(8),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => S0_Write_Latency(9),
      R => Wr_cnt_ld
    );
Write_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_going_on_reg_0,
      Q => Write_going_on,
      R => '0'
    );
Write_iss_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_iss_going_on_reg_0,
      Q => \^wptr_reg[0]\,
      R => '0'
    );
awid_match_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_2_out3_out,
      Q => awid_match_d1,
      R => Wr_cnt_ld
    );
ext_trig_cdc_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized5\
     port map (
      D(1 downto 0) => Ext_Triggers_Sync(1 downto 0),
      Ext_Trig_Metric_en_reg => ext_trig_cdc_sync_n_2,
      Ext_Trig_Metric_en_reg_0 => \^ext_trig_metric_en\,
      Q(1 downto 0) => Ext_Triggers_Sync_d1(1 downto 0),
      SR(0) => Wr_cnt_ld,
      UNCONN_IN(1 downto 0) => UNCONN_IN(1 downto 0),
      core_aclk => core_aclk,
      \out\(0) => \out\(2),
      rst_int_n_reg => \^rst_int_n\
    );
rd_latency_cnt_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_ovf
     port map (
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      Q(32) => Read_Latency_Cnt_Ovf,
      Q(31 downto 0) => Read_Latency_Cnt_Out(31 downto 0),
      Rd_Lat_Start => Rd_Lat_Start,
      S0_S_Null_Byte_Cnt(0) => \^s0_s_null_byte_cnt\(0),
      SR(0) => Wr_cnt_ld,
      Slot_0_Sync_Data_Valid => Slot_0_Sync_Data_Valid,
      core_aclk => core_aclk,
      rst_int_n_reg => \^rst_int_n\
    );
rd_latency_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_sync_fifo__parameterized2\
     port map (
      \ARID_reg_reg[0]\ => \ARID_reg_reg[0]_0\,
      Q(4 downto 0) => \rptr_reg[4]\(4 downto 0),
      \RID_Mask_CDC_reg[0]\ => \RID_Mask_CDC_reg[0]\,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(32 downto 0) => Rd_Latency_Fifo_Rd_Data(32 downto 0),
      Rd_Latency_Fifo_Rd_En => Rd_Latency_Fifo_Rd_En,
      Rd_Latency_Fifo_Rd_En_reg => rd_latency_fifo_inst_n_1,
      \Rd_Latency_Fifo_Wr_Data_reg[31]\(32 downto 0) => \Rd_Latency_Fifo_Wr_Data_reg[31]_0\(32 downto 0),
      Rd_Latency_Fifo_Wr_En_reg => rd_latency_fifo_inst_n_2,
      Read_Latency_One_D1 => Read_Latency_One_D1,
      Read_Latency_One_D10 => Read_Latency_One_D10,
      Read_Latency_One_D1_reg => Rd_Latency_Fifo_Empty,
      Read_Latency_One_reg => Read_Latency_One_reg_n_0,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      rd_latency_end => rd_latency_end,
      rd_latency_start => rd_latency_start,
      rst_int_n_reg => \^rst_int_n\,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_0\(0),
      \wptr_reg[4]_0\(4 downto 0) => \wptr_reg[4]_1\(4 downto 0)
    );
rid_match_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_2_out0_out,
      Q => rid_match_reg,
      R => Wr_cnt_ld
    );
rst_int_n_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \s_level_out_bus_d4_reg[1]\,
      Q => \^rst_int_n\,
      R => '0'
    );
update_max_Wr_Lat_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(26),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(27),
      O => update_max_Wr_Lat_i_10_n_0
    );
update_max_Wr_Lat_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(24),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(25),
      O => update_max_Wr_Lat_i_11_n_0
    );
update_max_Wr_Lat_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(22),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => update_max_Wr_Lat_i_13_n_0
    );
update_max_Wr_Lat_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(20),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => update_max_Wr_Lat_i_14_n_0
    );
update_max_Wr_Lat_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(18),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => update_max_Wr_Lat_i_15_n_0
    );
update_max_Wr_Lat_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(16),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => update_max_Wr_Lat_i_16_n_0
    );
update_max_Wr_Lat_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(22),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(23),
      O => update_max_Wr_Lat_i_17_n_0
    );
update_max_Wr_Lat_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(20),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(21),
      O => update_max_Wr_Lat_i_18_n_0
    );
update_max_Wr_Lat_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(18),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(19),
      O => update_max_Wr_Lat_i_19_n_0
    );
update_max_Wr_Lat_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(16),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(17),
      O => update_max_Wr_Lat_i_20_n_0
    );
update_max_Wr_Lat_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(14),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => update_max_Wr_Lat_i_22_n_0
    );
update_max_Wr_Lat_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(12),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => update_max_Wr_Lat_i_23_n_0
    );
update_max_Wr_Lat_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(10),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => update_max_Wr_Lat_i_24_n_0
    );
update_max_Wr_Lat_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(8),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => update_max_Wr_Lat_i_25_n_0
    );
update_max_Wr_Lat_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(14),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(15),
      O => update_max_Wr_Lat_i_26_n_0
    );
update_max_Wr_Lat_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(12),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(13),
      O => update_max_Wr_Lat_i_27_n_0
    );
update_max_Wr_Lat_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(10),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(11),
      O => update_max_Wr_Lat_i_28_n_0
    );
update_max_Wr_Lat_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(8),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(9),
      O => update_max_Wr_Lat_i_29_n_0
    );
update_max_Wr_Lat_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(6),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => update_max_Wr_Lat_i_30_n_0
    );
update_max_Wr_Lat_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(4),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => update_max_Wr_Lat_i_31_n_0
    );
update_max_Wr_Lat_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(2),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => update_max_Wr_Lat_i_32_n_0
    );
update_max_Wr_Lat_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(0),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => update_max_Wr_Lat_i_33_n_0
    );
update_max_Wr_Lat_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(6),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(7),
      O => update_max_Wr_Lat_i_34_n_0
    );
update_max_Wr_Lat_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(4),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(5),
      O => update_max_Wr_Lat_i_35_n_0
    );
update_max_Wr_Lat_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(2),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(3),
      O => update_max_Wr_Lat_i_36_n_0
    );
update_max_Wr_Lat_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(0),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(1),
      O => update_max_Wr_Lat_i_37_n_0
    );
update_max_Wr_Lat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(30),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => update_max_Wr_Lat_i_4_n_0
    );
update_max_Wr_Lat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(28),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => update_max_Wr_Lat_i_5_n_0
    );
update_max_Wr_Lat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(26),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => update_max_Wr_Lat_i_6_n_0
    );
update_max_Wr_Lat_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(24),
      I2 => \^gen_mux_n_cnt.add_in_reg[31]_2\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => update_max_Wr_Lat_i_7_n_0
    );
update_max_Wr_Lat_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(30),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(31),
      O => update_max_Wr_Lat_i_8_n_0
    );
update_max_Wr_Lat_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \^gen_mux_n_cnt.add_in_reg[31]_2\(28),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \^gen_mux_n_cnt.add_in_reg[31]_2\(29),
      O => update_max_Wr_Lat_i_9_n_0
    );
update_max_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_Vld_reg_reg_0,
      Q => \^update_max_wr_lat\,
      R => Wr_cnt_ld
    );
update_max_Wr_Lat_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => update_max_Wr_Lat_reg_i_21_n_0,
      CO(3) => update_max_Wr_Lat_reg_i_12_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_12_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_12_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_22_n_0,
      DI(2) => update_max_Wr_Lat_i_23_n_0,
      DI(1) => update_max_Wr_Lat_i_24_n_0,
      DI(0) => update_max_Wr_Lat_i_25_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_26_n_0,
      S(2) => update_max_Wr_Lat_i_27_n_0,
      S(1) => update_max_Wr_Lat_i_28_n_0,
      S(0) => update_max_Wr_Lat_i_29_n_0
    );
update_max_Wr_Lat_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => update_max_Wr_Lat_reg_i_3_n_0,
      CO(3) => O366,
      CO(2) => update_max_Wr_Lat_reg_i_2_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_2_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_4_n_0,
      DI(2) => update_max_Wr_Lat_i_5_n_0,
      DI(1) => update_max_Wr_Lat_i_6_n_0,
      DI(0) => update_max_Wr_Lat_i_7_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_8_n_0,
      S(2) => update_max_Wr_Lat_i_9_n_0,
      S(1) => update_max_Wr_Lat_i_10_n_0,
      S(0) => update_max_Wr_Lat_i_11_n_0
    );
update_max_Wr_Lat_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => update_max_Wr_Lat_reg_i_21_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_21_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_21_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_30_n_0,
      DI(2) => update_max_Wr_Lat_i_31_n_0,
      DI(1) => update_max_Wr_Lat_i_32_n_0,
      DI(0) => update_max_Wr_Lat_i_33_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_34_n_0,
      S(2) => update_max_Wr_Lat_i_35_n_0,
      S(1) => update_max_Wr_Lat_i_36_n_0,
      S(0) => update_max_Wr_Lat_i_37_n_0
    );
update_max_Wr_Lat_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => update_max_Wr_Lat_reg_i_12_n_0,
      CO(3) => update_max_Wr_Lat_reg_i_3_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_3_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_3_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_13_n_0,
      DI(2) => update_max_Wr_Lat_i_14_n_0,
      DI(1) => update_max_Wr_Lat_i_15_n_0,
      DI(0) => update_max_Wr_Lat_i_16_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_17_n_0,
      S(2) => update_max_Wr_Lat_i_18_n_0,
      S(1) => update_max_Wr_Lat_i_19_n_0,
      S(0) => update_max_Wr_Lat_i_20_n_0
    );
update_min_Wr_Lat_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => S0_Min_Write_Latency(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => update_min_Wr_Lat_i_10_n_0
    );
update_min_Wr_Lat_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => S0_Min_Write_Latency(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => update_min_Wr_Lat_i_11_n_0
    );
update_min_Wr_Lat_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => S0_Min_Write_Latency(23),
      O => update_min_Wr_Lat_i_13_n_0
    );
update_min_Wr_Lat_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => S0_Min_Write_Latency(21),
      O => update_min_Wr_Lat_i_14_n_0
    );
update_min_Wr_Lat_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => S0_Min_Write_Latency(19),
      O => update_min_Wr_Lat_i_15_n_0
    );
update_min_Wr_Lat_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => S0_Min_Write_Latency(17),
      O => update_min_Wr_Lat_i_16_n_0
    );
update_min_Wr_Lat_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(22),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => S0_Min_Write_Latency(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => update_min_Wr_Lat_i_17_n_0
    );
update_min_Wr_Lat_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(20),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => S0_Min_Write_Latency(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => update_min_Wr_Lat_i_18_n_0
    );
update_min_Wr_Lat_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(18),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => S0_Min_Write_Latency(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => update_min_Wr_Lat_i_19_n_0
    );
update_min_Wr_Lat_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(16),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => S0_Min_Write_Latency(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => update_min_Wr_Lat_i_20_n_0
    );
update_min_Wr_Lat_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => S0_Min_Write_Latency(15),
      O => update_min_Wr_Lat_i_22_n_0
    );
update_min_Wr_Lat_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => S0_Min_Write_Latency(13),
      O => update_min_Wr_Lat_i_23_n_0
    );
update_min_Wr_Lat_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => S0_Min_Write_Latency(11),
      O => update_min_Wr_Lat_i_24_n_0
    );
update_min_Wr_Lat_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => S0_Min_Write_Latency(9),
      O => update_min_Wr_Lat_i_25_n_0
    );
update_min_Wr_Lat_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => S0_Min_Write_Latency(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => update_min_Wr_Lat_i_26_n_0
    );
update_min_Wr_Lat_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => S0_Min_Write_Latency(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => update_min_Wr_Lat_i_27_n_0
    );
update_min_Wr_Lat_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => S0_Min_Write_Latency(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => update_min_Wr_Lat_i_28_n_0
    );
update_min_Wr_Lat_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => S0_Min_Write_Latency(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => update_min_Wr_Lat_i_29_n_0
    );
update_min_Wr_Lat_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => S0_Min_Write_Latency(7),
      O => update_min_Wr_Lat_i_30_n_0
    );
update_min_Wr_Lat_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => S0_Min_Write_Latency(5),
      O => update_min_Wr_Lat_i_31_n_0
    );
update_min_Wr_Lat_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => S0_Min_Write_Latency(3),
      O => update_min_Wr_Lat_i_32_n_0
    );
update_min_Wr_Lat_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[0]_1\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => S0_Min_Write_Latency(1),
      O => update_min_Wr_Lat_i_33_n_0
    );
update_min_Wr_Lat_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => S0_Min_Write_Latency(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => update_min_Wr_Lat_i_34_n_0
    );
update_min_Wr_Lat_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => S0_Min_Write_Latency(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => update_min_Wr_Lat_i_35_n_0
    );
update_min_Wr_Lat_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => S0_Min_Write_Latency(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => update_min_Wr_Lat_i_36_n_0
    );
update_min_Wr_Lat_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[0]_1\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => S0_Min_Write_Latency(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => update_min_Wr_Lat_i_37_n_0
    );
update_min_Wr_Lat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => S0_Min_Write_Latency(31),
      O => update_min_Wr_Lat_i_4_n_0
    );
update_min_Wr_Lat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => S0_Min_Write_Latency(29),
      O => update_min_Wr_Lat_i_5_n_0
    );
update_min_Wr_Lat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(26),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => S0_Min_Write_Latency(27),
      O => update_min_Wr_Lat_i_6_n_0
    );
update_min_Wr_Lat_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => S0_Min_Write_Latency(24),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => S0_Min_Write_Latency(25),
      O => update_min_Wr_Lat_i_7_n_0
    );
update_min_Wr_Lat_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(30),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => S0_Min_Write_Latency(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => update_min_Wr_Lat_i_8_n_0
    );
update_min_Wr_Lat_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => S0_Min_Write_Latency(28),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => S0_Min_Write_Latency(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => update_min_Wr_Lat_i_9_n_0
    );
update_min_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_Vld_reg_reg_1,
      Q => \^update_min_wr_lat\,
      R => Wr_cnt_ld
    );
update_min_Wr_Lat_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => update_min_Wr_Lat_reg_i_21_n_0,
      CO(3) => update_min_Wr_Lat_reg_i_12_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_12_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_12_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_22_n_0,
      DI(2) => update_min_Wr_Lat_i_23_n_0,
      DI(1) => update_min_Wr_Lat_i_24_n_0,
      DI(0) => update_min_Wr_Lat_i_25_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_26_n_0,
      S(2) => update_min_Wr_Lat_i_27_n_0,
      S(1) => update_min_Wr_Lat_i_28_n_0,
      S(0) => update_min_Wr_Lat_i_29_n_0
    );
update_min_Wr_Lat_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => update_min_Wr_Lat_reg_i_3_n_0,
      CO(3) => O367,
      CO(2) => update_min_Wr_Lat_reg_i_2_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_2_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_4_n_0,
      DI(2) => update_min_Wr_Lat_i_5_n_0,
      DI(1) => update_min_Wr_Lat_i_6_n_0,
      DI(0) => update_min_Wr_Lat_i_7_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_8_n_0,
      S(2) => update_min_Wr_Lat_i_9_n_0,
      S(1) => update_min_Wr_Lat_i_10_n_0,
      S(0) => update_min_Wr_Lat_i_11_n_0
    );
update_min_Wr_Lat_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => update_min_Wr_Lat_reg_i_21_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_21_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_21_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_30_n_0,
      DI(2) => update_min_Wr_Lat_i_31_n_0,
      DI(1) => update_min_Wr_Lat_i_32_n_0,
      DI(0) => update_min_Wr_Lat_i_33_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_34_n_0,
      S(2) => update_min_Wr_Lat_i_35_n_0,
      S(1) => update_min_Wr_Lat_i_36_n_0,
      S(0) => update_min_Wr_Lat_i_37_n_0
    );
update_min_Wr_Lat_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => update_min_Wr_Lat_reg_i_12_n_0,
      CO(3) => update_min_Wr_Lat_reg_i_3_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_3_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_3_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_13_n_0,
      DI(2) => update_min_Wr_Lat_i_14_n_0,
      DI(1) => update_min_Wr_Lat_i_15_n_0,
      DI(0) => update_min_Wr_Lat_i_16_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_17_n_0,
      S(2) => update_min_Wr_Lat_i_18_n_0,
      S(1) => update_min_Wr_Lat_i_19_n_0,
      S(0) => update_min_Wr_Lat_i_20_n_0
    );
wid_match_reg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^rst_int_n\,
      D => \^wid_match_reg\,
      Q => wid_match_reg_d2,
      R => '0'
    );
wid_match_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \dout_reg[0]\,
      Q => \^wid_match_reg\,
      R => Wr_cnt_ld
    );
\wr_byte_cnt_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[41]\,
      Q => \wr_byte_cnt_d1_reg_n_0_[0]\,
      R => '0'
    );
\wr_byte_cnt_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[42]\,
      Q => \wr_byte_cnt_d1_reg_n_0_[1]\,
      R => '0'
    );
\wr_byte_cnt_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[40]\,
      Q => \wr_byte_cnt_d1_reg_n_0_[2]\,
      R => '0'
    );
wr_latency_cnt_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_ovf_41
     port map (
      Data_valid_reg1 => Data_valid_reg1,
      Data_valid_reg2 => Data_valid_reg2,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      SR(0) => Wr_cnt_ld,
      Wr_Lat_Start => Wr_Lat_Start,
      core_aclk => core_aclk,
      \dout_reg[31]\(32 downto 0) => \dout_reg[31]\(32 downto 0),
      rst_int_n_reg => \^rst_int_n\
    );
wr_latency_end_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => First_Write_d1,
      I1 => Wr_Lat_End,
      I2 => Last_fifo_Wr_en,
      I3 => Wr_Lat_Start,
      O => wr_latency_end_d1_reg_0
    );
wr_latency_end_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_end,
      Q => wr_latency_end_d1,
      R => Wr_cnt_ld
    );
wr_latency_end_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_end_d1,
      Q => wr_latency_end_d2,
      R => Wr_cnt_ld
    );
wr_latency_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_start,
      Q => wr_latency_start_d1,
      R => Wr_cnt_ld
    );
wr_latency_start_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_start_d1,
      Q => wr_latency_start_d2,
      R => Wr_cnt_ld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_sel_n_cnt is
  port (
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aresetn_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Add_in_Valid : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]\ : in STD_LOGIC;
    p_in_d1_cdc_from_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    core_aresetn : in STD_LOGIC;
    \Metrics_Cnt_Reset_Final__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FBC_Rd_Vld_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_sel_n_cnt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_sel_n_cnt is
  signal \GEN_MUX_N_CNT.Add_in_Valid_reg_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accumulate : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\GEN_MUX_N_CNT.Add_in_Valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Add_in_Valid,
      Q => \GEN_MUX_N_CNT.Add_in_Valid_reg_n_0\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(15),
      Q => \^q\(15),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(16),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(17),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(18),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(19),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(20),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(21),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(22),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(23),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(24),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(25),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(26),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(27),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(28),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(29),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(30),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(31),
      Q => \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.Add_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.acc_n_incr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_acc_n_incr
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(15 downto 0) => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(15 downto 0),
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\(3 downto 0) => \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\(3 downto 0),
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(3 downto 0) => \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(3 downto 0),
      \GEN_MUX_N_CNT.Add_in_Valid_reg\ => \GEN_MUX_N_CNT.Add_in_Valid_reg_n_0\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(31) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(30) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(29) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(28) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(27) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(26) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(25) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(24) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(23) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(22) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(21) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(20) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(19) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(18) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(17) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(16) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(15) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(14) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(13) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(12) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(11) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(10) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(9) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(8) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(7) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(6) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(5) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(4) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(3) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(2) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(1) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\(0) => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\,
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(31 downto 0),
      \Metrics_Cnt_Reset_Final__0\ => \Metrics_Cnt_Reset_Final__0\,
      Q(31) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[31]\,
      Q(30) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[30]\,
      Q(29) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[29]\,
      Q(28) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[28]\,
      Q(27) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[27]\,
      Q(26) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[26]\,
      Q(25) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[25]\,
      Q(24) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[24]\,
      Q(23) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[23]\,
      Q(22) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[22]\,
      Q(21) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[21]\,
      Q(20) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[20]\,
      Q(19) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[19]\,
      Q(18) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[18]\,
      Q(17) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[17]\,
      Q(16) => \GEN_MUX_N_CNT.Add_in_reg_n_0_[16]\,
      Q(15 downto 0) => \^q\(15 downto 0),
      S(3 downto 0) => S(3 downto 0),
      accumulate => accumulate,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => core_aresetn_0,
      \out\(0) => \out\(0),
      p_in_d1_cdc_from_reg => p_in_d1_cdc_from_reg,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      \s_level_out_bus_d4_reg[2]\(0) => \s_level_out_bus_d4_reg[2]\(0)
    );
\GEN_MUX_N_CNT.accumulate_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]\,
      Q => accumulate,
      R => core_aresetn_0
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(0),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(10),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(11),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(12),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(13),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(14),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(15),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(16),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(17),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(18),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(19),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(1),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(20),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(21),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(22),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(23),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(24),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(25),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(26),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(27),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(28),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(29),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(2),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(30),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(31),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(3),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(4),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(5),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(6),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(7),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(8),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8]\,
      R => '0'
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => core_aresetn,
      D => FBC_Rd_Vld_reg(9),
      Q => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_register_module is
  port (
    \out\ : out STD_LOGIC;
    s_out_d5_reg : out STD_LOGIC;
    s_out_d6_reg : out STD_LOGIC;
    \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\ : out STD_LOGIC;
    s_out_d1_cdc_to_reg : out STD_LOGIC;
    s_out_d5_reg_0 : out STD_LOGIC;
    s_out_d6_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Wr_Lat_Start : out STD_LOGIC;
    Wr_Lat_End : out STD_LOGIC;
    Rd_Lat_Start : out STD_LOGIC;
    \IP2Bus_Data_sampled_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Lat_Sample_Reg_Rd_En_d3 : out STD_LOGIC;
    Global_Intr_En : out STD_LOGIC;
    \s_level_out_bus_d1_cdc_to_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rvalid_reg : out STD_LOGIC;
    \Accum_i_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Read_Latency_One : out STD_LOGIC;
    p_2_out0_out : out STD_LOGIC;
    rd_latency_end : out STD_LOGIC;
    rid_match_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Rd_En_reg : out STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Wr_En_reg : out STD_LOGIC;
    wr_latency_end : out STD_LOGIC;
    p_2_out3_out : out STD_LOGIC;
    awid_match_d1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Incr_by_1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Incr_by_1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Add_in_Valid : out STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUX_N_CNT.accumulate_reg\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUX_N_CNT.Add_in_reg[0]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[0]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[2]_1\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[3]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[4]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[5]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[6]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[7]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[8]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[9]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[10]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[11]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[12]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[13]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[14]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]_1\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[1]_2\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[3]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[4]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[5]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[6]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[7]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[8]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[9]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[10]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[11]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[12]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[13]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[14]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[16]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[17]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[18]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[19]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[20]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[21]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[22]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[23]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[24]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[25]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[26]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[27]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[28]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[29]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[30]_0\ : out STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[31]_1\ : out STD_LOGIC;
    \IP2Bus_Data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_sampled_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    Bus2IP_RdCE : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    core_aresetn_0 : in STD_LOGIC;
    s_out_re : in STD_LOGIC;
    p_in_d1_cdc_from_reg0 : in STD_LOGIC;
    s_out_re_0 : in STD_LOGIC;
    Global_Clk_Cnt_MSB_Rd_En : in STD_LOGIC;
    Global_Clk_Cnt_LSB_Rd_En : in STD_LOGIC;
    Incr_Reg_Set_Rd_En : in STD_LOGIC;
    Samp_Metric_Cnt_Reg_Set_Rd_En : in STD_LOGIC;
    Samp_Incr_Reg_Set_Rd_En : in STD_LOGIC;
    Metric_Cnt_Reg_Set_Rd_En : in STD_LOGIC;
    Control_Set_Wr_En : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Addr_3downto0_is_0xC : in STD_LOGIC;
    Addr_3downto0_is_0x8 : in STD_LOGIC;
    Addr_3downto0_is_0x4 : in STD_LOGIC;
    Metric_Sel_Reg_0_Rd_En : in STD_LOGIC;
    Sel_Reg_Set_Rd_En : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    Global_Clk_Cnt_Set_Rd_En : in STD_LOGIC;
    Event_Log_Set_Rd_En : in STD_LOGIC;
    \bus2ip_addr_i_reg[1]\ : in STD_LOGIC;
    Addr_7downto4_is_0x0 : in STD_LOGIC;
    Rng_Reg_Set_Rd_En : in STD_LOGIC;
    \bus2ip_addr_i_reg[1]_0\ : in STD_LOGIC;
    \bus2ip_addr_i_reg[3]\ : in STD_LOGIC;
    \bus2ip_addr_i_reg[3]_0\ : in STD_LOGIC;
    Intr_Reg_Set_Rd_En : in STD_LOGIC;
    ID_Mask_Rd_En : in STD_LOGIC;
    Latency_ID_Rd_En : in STD_LOGIC;
    Control_Set_Rd_En : in STD_LOGIC;
    \bus2ip_addr_i_reg[6]\ : in STD_LOGIC;
    \bus2ip_addr_i_reg[6]_0\ : in STD_LOGIC;
    Status_Reg_Set_Rd_En : in STD_LOGIC;
    Global_Intr_En_reg_0 : in STD_LOGIC;
    Interval_Cnt_En_reg_0 : in STD_LOGIC;
    Interval_Cnt_Ld_reg_0 : in STD_LOGIC;
    Reset_On_Sample_Int_Lapse_reg_0 : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rvalid_reg_0 : in STD_LOGIC;
    \s_level_out_bus_d4_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sample_Interval_Cnt_Lapse : in STD_LOGIC;
    \s_level_out_bus_d4_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    core_aresetn : in STD_LOGIC;
    Rd_Latency_Fifo_Empty : in STD_LOGIC;
    rid_match_reg : in STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Last_Read_reg : in STD_LOGIC;
    First_Read_reg : in STD_LOGIC;
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\ : in STD_LOGIC;
    ARID_reg : in STD_LOGIC;
    rd_latency_start : in STD_LOGIC;
    Read_going_on : in STD_LOGIC;
    Write_Beat : in STD_LOGIC;
    Write_going_on : in STD_LOGIC;
    First_Write_d1_reg : in STD_LOGIC;
    \GEN_MUX_N_CNT.Add_in_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_ARSIZE_F1.Num_RLasts_En_reg\ : in STD_LOGIC;
    Write_Beat_Cnt_En : in STD_LOGIC;
    \GEN_ARSIZE_F1.Rtrans_Cnt_En_reg\ : in STD_LOGIC;
    Num_BValids_En : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    Write_Latency_En : in STD_LOGIC;
    FSWI_Rd_Data : in STD_LOGIC;
    FSWI_Rd_Vld : in STD_LOGIC;
    FSWI_Rd_Vld_reg : in STD_LOGIC;
    S0_Read_Byte_Cnt_En : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Mst_Rd_Idle_Cnt_En : in STD_LOGIC;
    External_Event_Cnt_En : in STD_LOGIC;
    \Min_Read_Latency_Int_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    FBC_Rd_Vld_reg : in STD_LOGIC;
    \Min_Write_Latency_Int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Write_Latency_Int_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[34]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    FBC_Rd_Vld : in STD_LOGIC;
    \Min_Write_Latency_Int_reg[2]\ : in STD_LOGIC;
    \Max_Write_Latency_Int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Max_Read_Latency_Int_reg[2]\ : in STD_LOGIC;
    S0_Read_Byte_Cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    FBC_Rd_Vld_reg_0 : in STD_LOGIC;
    S0_Read_Latency : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Max_Read_Latency_Int_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S0_S_Null_Byte_Cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Incrementer_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    write_req_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \IER_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Intr_Reg_ISR : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_register_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_register_module is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[0]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[2]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_14_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.Add_in_Valid_i_9_n_0\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.add_in_reg[0]\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.add_in_reg[0]_0\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.add_in_reg[1]_1\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.add_in_reg[1]_2\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.add_in_reg[2]_0\ : STD_LOGIC;
  signal \^gen_mux_n_cnt.add_in_reg[2]_1\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0\ : STD_LOGIC;
  signal \^global_intr_en\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_16_n_0\ : STD_LOGIC;
  signal \^ip2bus_data_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ip2bus_data_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ip2bus_data_sampled_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Lat_Addr_3downto0_is_0x4 : STD_LOGIC;
  signal Lat_Addr_3downto0_is_0x8 : STD_LOGIC;
  signal Lat_Addr_3downto0_is_0xC : STD_LOGIC;
  signal Lat_Addr_7downto4_is_0x0 : STD_LOGIC;
  signal Lat_Addr_9downto2_CDC : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Lat_Control_Set_Rd_En : STD_LOGIC;
  signal Lat_Enlog_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Event_Log_Set_Rd_En : STD_LOGIC;
  signal Lat_Global_Clk_Cnt_LSB_CDCR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Lat_Global_Clk_Cnt_LSB_Rd_En : STD_LOGIC;
  signal Lat_Global_Clk_Cnt_MSB_Rd_En : STD_LOGIC;
  signal Lat_Global_Clk_Cnt_Set_Rd_En : STD_LOGIC;
  signal Lat_ID_Mask_Rd_En : STD_LOGIC;
  signal Lat_Incr_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_GIE_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_IER_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_ISR_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Latency_ID_Rd_En : STD_LOGIC;
  signal Lat_Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Metric_Sel_Reg_0_Rd_En : STD_LOGIC;
  signal Lat_Rng_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Samp_Incr_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Samp_Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Sample_Interval_Rd_En : STD_LOGIC;
  signal Lat_Sample_Reg_Rd_En : STD_LOGIC;
  signal \^lat_sample_reg_rd_en_d3\ : STD_LOGIC;
  signal Lat_Sel_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Status_Reg_FOC_Rd_En : STD_LOGIC;
  signal Lat_Status_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Status_Reg_WIF_Rd_En : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[0]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \Latency_RID_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[0]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \Latency_WID_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal Metric_Sel_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Metric_ram_Out_Reg_CDCR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RID_Mask_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \RID_Mask_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal RValid : STD_LOGIC;
  signal Range_Reg_0 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal Rd_Lat_End : STD_LOGIC;
  signal \^rd_lat_start\ : STD_LOGIC;
  signal Read_Latency_One_i_3_n_0 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Sample_Reg_Rd_First : STD_LOGIC;
  signal Sample_Time_Diff : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Sample_Time_Diff_Reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \WID_Mask_CDC_reg_n_0_[10]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[11]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[12]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[13]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[14]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[15]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[1]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[2]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[3]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[4]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[5]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[6]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[7]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[8]\ : STD_LOGIC;
  signal \WID_Mask_CDC_reg_n_0_[9]\ : STD_LOGIC;
  signal \^wr_lat_end\ : STD_LOGIC;
  signal \^wr_lat_start\ : STD_LOGIC;
  signal \^awid_match_d1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cdc_sync_inst2_n_36 : STD_LOGIC;
  signal cdc_sync_inst2_n_37 : STD_LOGIC;
  signal cdc_sync_inst2_n_4 : STD_LOGIC;
  signal cdc_sync_inst2_n_5 : STD_LOGIC;
  signal cdc_sync_inst2_n_6 : STD_LOGIC;
  signal \metric_ram_data_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^p_2_out0_out\ : STD_LOGIC;
  signal \^rd_latency_end\ : STD_LOGIC;
  signal \^rid_match_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_level_out_bus_d1_cdc_to_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sync_eventlog_cur_cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "GEN_METRIC_RAM.Metric_ram_CDCR";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 255;
  attribute bram_ext_slice_begin : integer;
  attribute bram_ext_slice_begin of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 18;
  attribute bram_ext_slice_end : integer;
  attribute bram_ext_slice_end of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_10\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_13\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[0]_i_8\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[10]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[11]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[12]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[13]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[14]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[15]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[16]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[17]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[18]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[19]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[1]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[20]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[21]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[22]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[23]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[24]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[25]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[26]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[27]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[28]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[29]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[2]_i_9\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[30]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[31]_i_10\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[31]_i_11\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[31]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[31]_i_5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[31]_i_7\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[31]_i_8\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[3]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[4]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[5]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[6]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[7]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[8]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in[9]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_10\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_11\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_12\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_14\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.Add_in_Valid_i_9\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.accumulate_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2\ : label is "soft_lutpair151";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : label is "no";
  attribute SOFT_HLUTNM of Rd_Latency_Fifo_Rd_En_i_2 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of rid_match_reg_i_1 : label is "soft_lutpair150";
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\ <= \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\;
  \GEN_MUX_N_CNT.Add_in_reg[0]\ <= \^gen_mux_n_cnt.add_in_reg[0]\;
  \GEN_MUX_N_CNT.Add_in_reg[0]_0\ <= \^gen_mux_n_cnt.add_in_reg[0]_0\;
  \GEN_MUX_N_CNT.Add_in_reg[1]_1\ <= \^gen_mux_n_cnt.add_in_reg[1]_1\;
  \GEN_MUX_N_CNT.Add_in_reg[1]_2\ <= \^gen_mux_n_cnt.add_in_reg[1]_2\;
  \GEN_MUX_N_CNT.Add_in_reg[2]_0\ <= \^gen_mux_n_cnt.add_in_reg[2]_0\;
  \GEN_MUX_N_CNT.Add_in_reg[2]_1\ <= \^gen_mux_n_cnt.add_in_reg[2]_1\;
  Global_Intr_En <= \^global_intr_en\;
  \IP2Bus_Data_reg[15]_0\(15 downto 0) <= \^ip2bus_data_reg[15]_0\(15 downto 0);
  \IP2Bus_Data_reg[31]_0\(31 downto 0) <= \^ip2bus_data_reg[31]_0\(31 downto 0);
  \IP2Bus_Data_sampled_reg[31]\(0) <= \^ip2bus_data_sampled_reg[31]\(0);
  Lat_Sample_Reg_Rd_En_d3 <= \^lat_sample_reg_rd_en_d3\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  Rd_Lat_Start <= \^rd_lat_start\;
  SR(0) <= \^sr\(0);
  Wr_Lat_End <= \^wr_lat_end\;
  Wr_Lat_Start <= \^wr_lat_start\;
  awid_match_d1_reg(0) <= \^awid_match_d1_reg\(0);
  \out\ <= \^out\;
  p_2_out0_out <= \^p_2_out0_out\;
  rd_latency_end <= \^rd_latency_end\;
  rid_match_reg_reg(0) <= \^rid_match_reg_reg\(0);
  \s_level_out_bus_d1_cdc_to_reg[2]\(2 downto 0) <= \^s_level_out_bus_d1_cdc_to_reg[2]\(2 downto 0);
En_Id_Based_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(3),
      Q => \^d\(5),
      R => \^sr\(0)
    );
Event_Log_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(8),
      Q => \^d\(2),
      R => \^sr\(0)
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(0),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(0),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(10),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(10),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(11),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(11),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(12),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(12),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(13),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(13),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(14),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(14),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(15),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(15),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(16),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(16),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(17),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(17),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(18),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(18),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(19),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(19),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(1),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(1),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(20),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(20),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(21),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(21),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(22),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(22),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(23),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(23),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(24),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(24),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(25),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(25),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(26),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(26),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(27),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(27),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(28),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(28),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(29),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(29),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(2),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(2),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(30),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(30),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(31),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(31),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(3),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(3),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(4),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(4),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(5),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(5),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(6),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(6),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(7),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(7),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(8),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(8),
      R => core_aresetn_0
    );
\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      D => \Count_Out_i_reg[31]\(9),
      Q => Lat_Global_Clk_Cnt_LSB_CDCR(9),
      R => core_aresetn_0
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[7]\(0),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[7]\(0),
      D => s_axi_wdata(1),
      Q => Metric_Sel_0(1),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[7]\(0),
      D => s_axi_wdata(2),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[7]\(0),
      D => s_axi_wdata(3),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[7]\(0),
      D => s_axi_wdata(4),
      Q => Metric_Sel_0(4),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[7]\(0),
      D => s_axi_wdata(5),
      Q => Metric_Sel_0(5),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[7]\(0),
      D => s_axi_wdata(6),
      Q => Metric_Sel_0(6),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[7]\(0),
      D => s_axi_wdata(7),
      Q => Metric_Sel_0(7),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(0),
      Q => \^ip2bus_data_reg[15]_0\(0),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(10),
      Q => \^ip2bus_data_reg[15]_0\(10),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(11),
      Q => \^ip2bus_data_reg[15]_0\(11),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(12),
      Q => \^ip2bus_data_reg[15]_0\(12),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(13),
      Q => \^ip2bus_data_reg[15]_0\(13),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(14),
      Q => \^ip2bus_data_reg[15]_0\(14),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(15),
      Q => \^ip2bus_data_reg[15]_0\(15),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(16),
      Q => Range_Reg_0(16),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(17),
      Q => Range_Reg_0(17),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(18),
      Q => Range_Reg_0(18),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(19),
      Q => Range_Reg_0(19),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(1),
      Q => \^ip2bus_data_reg[15]_0\(1),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(20),
      Q => Range_Reg_0(20),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(21),
      Q => Range_Reg_0(21),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(22),
      Q => Range_Reg_0(22),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(23),
      Q => Range_Reg_0(23),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(24),
      Q => Range_Reg_0(24),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(25),
      Q => Range_Reg_0(25),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(26),
      Q => Range_Reg_0(26),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(27),
      Q => Range_Reg_0(27),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(28),
      Q => Range_Reg_0(28),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(29),
      Q => Range_Reg_0(29),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(2),
      Q => \^ip2bus_data_reg[15]_0\(2),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(30),
      Q => Range_Reg_0(30),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(31),
      Q => Range_Reg_0(31),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(3),
      Q => \^ip2bus_data_reg[15]_0\(3),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(4),
      Q => \^ip2bus_data_reg[15]_0\(4),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(5),
      Q => \^ip2bus_data_reg[15]_0\(5),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(6),
      Q => \^ip2bus_data_reg[15]_0\(6),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(7),
      Q => \^ip2bus_data_reg[15]_0\(7),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(8),
      Q => \^ip2bus_data_reg[15]_0\(8),
      R => \^sr\(0)
    );
\GEN_METRIC_0.Range_Reg_0_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(9),
      Q => \^ip2bus_data_reg[15]_0\(9),
      R => \^sr\(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => Lat_Addr_9downto2_CDC(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => Lat_Addr_9downto2_CDC(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => core_aclk,
      CLKBWRCLK => core_aclk,
      DIADI(15 downto 0) => \metric_ram_data_in__0\(15 downto 0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13 downto 0) => \metric_ram_data_in__0\(31 downto 18),
      DIPADIP(1 downto 0) => \metric_ram_data_in__0\(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => Metric_ram_Out_Reg_CDCR(15 downto 0),
      DOBDO(15 downto 14) => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED\(15 downto 14),
      DOBDO(13 downto 0) => Metric_ram_Out_Reg_CDCR(31 downto 18),
      DOPADOP(1 downto 0) => Metric_ram_Out_Reg_CDCR(17 downto 16),
      DOPBDOP(1 downto 0) => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      WEA(0) => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      WEBWE(0) => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(15),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(15),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(15)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(6),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(6),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(6)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(5),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(5),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(5)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(4),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(4),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(4)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(3),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(3),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(3)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(2),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(2),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(2)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(1),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(1),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(1)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(0),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(0),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFEAE00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0\,
      I1 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(31),
      I2 => Lat_Addr_9downto2_CDC(0),
      I3 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(31),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      O => \metric_ram_data_in__0\(31)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(30),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(30),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(30)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(29),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(29),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(29)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(14),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(14),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(14)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(28),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(28),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(28)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(27),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(27),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(27)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(26),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(26),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(26)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(25),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(25),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(25)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(24),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(24),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(24)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(23),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(23),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(23)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(22),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(22),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(22)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(21),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(21),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(21)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(20),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(20),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(20)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(19),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(19),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(19)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(13),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(13),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(13)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(18),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(18),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(18)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(17),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(17),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(17)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(16),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(16),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(16)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Lat_Addr_9downto2_CDC(5),
      I1 => Lat_Addr_9downto2_CDC(4),
      I2 => Lat_Addr_9downto2_CDC(2),
      I3 => Lat_Addr_9downto2_CDC(1),
      I4 => Lat_Addr_9downto2_CDC(3),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(15),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(15),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Lat_Addr_9downto2_CDC(6),
      I1 => Lat_Addr_9downto2_CDC(7),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(14),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(14),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(13),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(13),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(12),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(12),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(11),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(11),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(12),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(12),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(12)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(10),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(10),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(9),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(9),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(8),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(8),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(7),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(7),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(6),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(6),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(5),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(5),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(4),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(4),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(3),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(3),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(2),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(2),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(1),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(1),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(11),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(11),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(11)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(0),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(0),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(31),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(31),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(30),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(30),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(29),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(29),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(28),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(28),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(27),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(27),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(26),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(26),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(25),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(25),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(24),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(24),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(23),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(23),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(10),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(10),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(10)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(22),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(22),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(21),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(21),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(20),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(20),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(19),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(19),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(18),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(18),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(17),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(17),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \Incrementer_reg[31]\(16),
      I1 => Lat_Addr_9downto2_CDC(0),
      I2 => \Accum_i_reg[31]\(16),
      I3 => Lat_Addr_9downto2_CDC(7),
      I4 => Lat_Addr_9downto2_CDC(6),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(9),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(9),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(9)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(8),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(8),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(8)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(7),
      I3 => Lat_Addr_9downto2_CDC(0),
      I4 => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(7),
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      O => \metric_ram_data_in__0\(7)
    );
\GEN_MUX_N_CNT.Add_in[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_2_n_0\,
      I1 => FSWI_Rd_Vld,
      I2 => \dout_reg[0]_0\(0),
      I3 => \^gen_mux_n_cnt.add_in_reg[0]\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_4_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_5_n_0\,
      O => \GEN_MUX_N_CNT.Add_in_reg[2]\(0)
    );
\GEN_MUX_N_CNT.Add_in[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_10_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_11_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \Max_Write_Latency_Int_reg[31]\(0),
      I1 => Metric_Sel_0(1),
      I2 => \Max_Read_Latency_Int_reg[31]\(0),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_13_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04003531"
    )
        port map (
      I0 => Metric_Sel_0(1),
      I1 => Metric_Sel_0(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \GEN_MUX_N_CNT.Add_in[0]_i_6_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => Metric_Sel_0(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I4 => \^q\(1),
      O => \^gen_mux_n_cnt.add_in_reg[0]\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAAAAEAAAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_7_n_0\,
      I1 => \Min_Read_Latency_Int_reg[31]\(0),
      I2 => \GEN_MUX_N_CNT.Add_in[2]_i_9_n_0\,
      I3 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0\,
      I5 => Metric_Sel_0(4),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_9_n_0\,
      I1 => Metric_Sel_0(4),
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_10_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in[0]_i_11_n_0\,
      I4 => \Write_Latency_Int_reg[2]\(0),
      I5 => \^gen_mux_n_cnt.add_in_reg[0]_0\,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0\,
      I1 => S0_Read_Latency(0),
      I2 => Metric_Sel_0(1),
      I3 => Metric_Sel_0(5),
      I4 => Metric_Sel_0(6),
      I5 => Metric_Sel_0(7),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000808"
    )
        port map (
      I0 => FBC_Rd_Vld_reg,
      I1 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I2 => Metric_Sel_0(1),
      I3 => \Min_Write_Latency_Int_reg[0]\(0),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_7_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888C888888888888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[0]_i_13_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \dout_reg[34]\(1),
      I5 => FBC_Rd_Vld,
      O => \GEN_MUX_N_CNT.Add_in[0]_i_9_n_0\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(10),
      O => \GEN_MUX_N_CNT.Add_in_reg[10]\
    );
\GEN_MUX_N_CNT.Add_in[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(10),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(9),
      I4 => \Max_Read_Latency_Int_reg[31]\(9),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[10]_0\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(11),
      O => \GEN_MUX_N_CNT.Add_in_reg[11]\
    );
\GEN_MUX_N_CNT.Add_in[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(11),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(10),
      I4 => \Max_Read_Latency_Int_reg[31]\(10),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[11]_0\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(12),
      O => \GEN_MUX_N_CNT.Add_in_reg[12]\
    );
\GEN_MUX_N_CNT.Add_in[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(12),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(11),
      I4 => \Max_Read_Latency_Int_reg[31]\(11),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[12]_0\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(13),
      O => \GEN_MUX_N_CNT.Add_in_reg[13]\
    );
\GEN_MUX_N_CNT.Add_in[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(13),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(12),
      I4 => \Max_Read_Latency_Int_reg[31]\(12),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[13]_0\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(14),
      O => \GEN_MUX_N_CNT.Add_in_reg[14]\
    );
\GEN_MUX_N_CNT.Add_in[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(14),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(13),
      I4 => \Max_Read_Latency_Int_reg[31]\(13),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[14]_0\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(15),
      O => \GEN_MUX_N_CNT.Add_in_reg[15]\
    );
\GEN_MUX_N_CNT.Add_in[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(15),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(14),
      I4 => \Max_Read_Latency_Int_reg[31]\(14),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[15]_0\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(16),
      O => \GEN_MUX_N_CNT.Add_in_reg[16]\
    );
\GEN_MUX_N_CNT.Add_in[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(16),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(15),
      I4 => \Max_Read_Latency_Int_reg[31]\(15),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[16]_0\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(17),
      O => \GEN_MUX_N_CNT.Add_in_reg[17]\
    );
\GEN_MUX_N_CNT.Add_in[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(17),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(16),
      I4 => \Max_Read_Latency_Int_reg[31]\(16),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[17]_0\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(18),
      O => \GEN_MUX_N_CNT.Add_in_reg[18]\
    );
\GEN_MUX_N_CNT.Add_in[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(18),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(17),
      I4 => \Max_Read_Latency_Int_reg[31]\(17),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[18]_0\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(19),
      O => \GEN_MUX_N_CNT.Add_in_reg[19]\
    );
\GEN_MUX_N_CNT.Add_in[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(19),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(18),
      I4 => \Max_Read_Latency_Int_reg[31]\(18),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[19]_0\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(1),
      O => \GEN_MUX_N_CNT.Add_in_reg[1]\
    );
\GEN_MUX_N_CNT.Add_in[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(1),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(1),
      I4 => \Max_Read_Latency_Int_reg[31]\(1),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[1]_0\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(20),
      O => \GEN_MUX_N_CNT.Add_in_reg[20]\
    );
\GEN_MUX_N_CNT.Add_in[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(20),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(19),
      I4 => \Max_Read_Latency_Int_reg[31]\(19),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[20]_0\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(21),
      O => \GEN_MUX_N_CNT.Add_in_reg[21]\
    );
\GEN_MUX_N_CNT.Add_in[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(21),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(20),
      I4 => \Max_Read_Latency_Int_reg[31]\(20),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[21]_0\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(22),
      O => \GEN_MUX_N_CNT.Add_in_reg[22]\
    );
\GEN_MUX_N_CNT.Add_in[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(22),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(21),
      I4 => \Max_Read_Latency_Int_reg[31]\(21),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[22]_0\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(23),
      O => \GEN_MUX_N_CNT.Add_in_reg[23]\
    );
\GEN_MUX_N_CNT.Add_in[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(23),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(22),
      I4 => \Max_Read_Latency_Int_reg[31]\(22),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[23]_0\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(24),
      O => \GEN_MUX_N_CNT.Add_in_reg[24]\
    );
\GEN_MUX_N_CNT.Add_in[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(24),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(23),
      I4 => \Max_Read_Latency_Int_reg[31]\(23),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[24]_0\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(25),
      O => \GEN_MUX_N_CNT.Add_in_reg[25]\
    );
\GEN_MUX_N_CNT.Add_in[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(25),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(24),
      I4 => \Max_Read_Latency_Int_reg[31]\(24),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[25]_0\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(26),
      O => \GEN_MUX_N_CNT.Add_in_reg[26]\
    );
\GEN_MUX_N_CNT.Add_in[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(26),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(25),
      I4 => \Max_Read_Latency_Int_reg[31]\(25),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[26]_0\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(27),
      O => \GEN_MUX_N_CNT.Add_in_reg[27]\
    );
\GEN_MUX_N_CNT.Add_in[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(27),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(26),
      I4 => \Max_Read_Latency_Int_reg[31]\(26),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[27]_0\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(28),
      O => \GEN_MUX_N_CNT.Add_in_reg[28]\
    );
\GEN_MUX_N_CNT.Add_in[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(28),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(27),
      I4 => \Max_Read_Latency_Int_reg[31]\(27),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[28]_0\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(29),
      O => \GEN_MUX_N_CNT.Add_in_reg[29]\
    );
\GEN_MUX_N_CNT.Add_in[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(29),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(28),
      I4 => \Max_Read_Latency_Int_reg[31]\(28),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[29]_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_2_n_0\,
      I1 => \Min_Write_Latency_Int_reg[2]\,
      I2 => \Max_Write_Latency_Int_reg[31]\(2),
      I3 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in[2]_i_5_n_0\,
      I5 => \Max_Read_Latency_Int_reg[2]\,
      O => \GEN_MUX_N_CNT.Add_in_reg[2]\(1)
    );
\GEN_MUX_N_CNT.Add_in[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => Metric_Sel_0(4),
      I2 => S0_S_Null_Byte_Cnt(0),
      I3 => Metric_Sel_0(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_10_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_mux_n_cnt.add_in_reg[2]_1\,
      I1 => FBC_Rd_Vld_reg_0,
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I3 => S0_Read_Latency(2),
      I4 => \Write_Latency_Int_reg[2]\(1),
      I5 => \^gen_mux_n_cnt.add_in_reg[0]_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => Metric_Sel_0(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I4 => \^q\(1),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_8_n_0\,
      I1 => \^gen_mux_n_cnt.add_in_reg[2]_0\,
      I2 => \dout_reg[34]\(2),
      I3 => FBC_Rd_Vld,
      I4 => \GEN_MUX_N_CNT.Add_in[2]_i_9_n_0\,
      I5 => \GEN_MUX_N_CNT.Add_in[2]_i_10_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => Metric_Sel_0(1),
      I4 => S0_Read_Byte_Cnt(0),
      I5 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      O => \GEN_MUX_N_CNT.Add_in[2]_i_8_n_0\
    );
\GEN_MUX_N_CNT.Add_in[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Metric_Sel_0(7),
      I1 => Metric_Sel_0(6),
      I2 => Metric_Sel_0(5),
      O => \GEN_MUX_N_CNT.Add_in[2]_i_9_n_0\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(30),
      O => \GEN_MUX_N_CNT.Add_in_reg[30]\
    );
\GEN_MUX_N_CNT.Add_in[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(30),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(29),
      I4 => \Max_Read_Latency_Int_reg[31]\(29),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[30]_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => Metric_Sel_0(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I4 => \^q\(1),
      O => \^gen_mux_n_cnt.add_in_reg[0]_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Metric_Sel_0(7),
      I1 => Metric_Sel_0(6),
      I2 => Metric_Sel_0(5),
      I3 => Metric_Sel_0(4),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => Metric_Sel_0(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I4 => \^q\(1),
      O => \^gen_mux_n_cnt.add_in_reg[1]_1\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => Metric_Sel_0(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I4 => \^q\(1),
      O => \^gen_mux_n_cnt.add_in_reg[1]_2\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(31),
      O => \GEN_MUX_N_CNT.Add_in_reg[31]_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => Metric_Sel_0(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I4 => \^q\(1),
      O => \GEN_MUX_N_CNT.Add_in_reg[31]\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(31),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(30),
      I4 => \Max_Read_Latency_Int_reg[31]\(30),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[31]_1\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Metric_Sel_0(1),
      I1 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \^gen_mux_n_cnt.add_in_reg[2]_1\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(1),
      I1 => Metric_Sel_0(1),
      I2 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \^gen_mux_n_cnt.add_in_reg[2]_0\
    );
\GEN_MUX_N_CNT.Add_in[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => Metric_Sel_0(1),
      I3 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I4 => \^q\(1),
      O => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(3),
      O => \GEN_MUX_N_CNT.Add_in_reg[3]\
    );
\GEN_MUX_N_CNT.Add_in[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(3),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(2),
      I4 => \Max_Read_Latency_Int_reg[31]\(2),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[3]_0\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(4),
      O => \GEN_MUX_N_CNT.Add_in_reg[4]\
    );
\GEN_MUX_N_CNT.Add_in[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(4),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(3),
      I4 => \Max_Read_Latency_Int_reg[31]\(3),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[4]_0\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(5),
      O => \GEN_MUX_N_CNT.Add_in_reg[5]\
    );
\GEN_MUX_N_CNT.Add_in[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(5),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(4),
      I4 => \Max_Read_Latency_Int_reg[31]\(4),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[5]_0\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(6),
      O => \GEN_MUX_N_CNT.Add_in_reg[6]\
    );
\GEN_MUX_N_CNT.Add_in[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(6),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(5),
      I4 => \Max_Read_Latency_Int_reg[31]\(5),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[6]_0\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(7),
      O => \GEN_MUX_N_CNT.Add_in_reg[7]\
    );
\GEN_MUX_N_CNT.Add_in[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(7),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(6),
      I4 => \Max_Read_Latency_Int_reg[31]\(6),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[7]_0\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(8),
      O => \GEN_MUX_N_CNT.Add_in_reg[8]\
    );
\GEN_MUX_N_CNT.Add_in[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(8),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(7),
      I4 => \Max_Read_Latency_Int_reg[31]\(7),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[8]_0\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0\,
      I1 => S0_Read_Latency(9),
      O => \GEN_MUX_N_CNT.Add_in_reg[9]\
    );
\GEN_MUX_N_CNT.Add_in[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0\,
      I1 => \Max_Write_Latency_Int_reg[31]\(9),
      I2 => \^gen_mux_n_cnt.add_in_reg[1]_1\,
      I3 => \Min_Read_Latency_Int_reg[31]\(8),
      I4 => \Max_Read_Latency_Int_reg[31]\(8),
      I5 => \^gen_mux_n_cnt.add_in_reg[1]_2\,
      O => \GEN_MUX_N_CNT.Add_in_reg[9]_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0\,
      I2 => \GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0\,
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0\,
      O => Add_in_Valid
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => \^q\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Metric_Sel_0(5),
      I1 => Metric_Sel_0(4),
      I2 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_14_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00EA0000000000"
    )
        port map (
      I0 => \GEN_ARSIZE_F1.Num_RLasts_En_reg\,
      I1 => \GEN_MUX_N_CNT.Add_in[0]_i_11_n_0\,
      I2 => Write_Beat_Cnt_En,
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_9_n_0\,
      I4 => \^q\(1),
      I5 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555C00055550000"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I2 => S0_Read_Byte_Cnt_En,
      I3 => Metric_Sel_0(1),
      I4 => \^q\(1),
      I5 => \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0\,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000400040"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\,
      I1 => \GEN_MUX_N_CNT.Add_in_Valid_i_9_n_0\,
      I2 => Write_Latency_En,
      I3 => \^q\(0),
      I4 => FSWI_Rd_Data,
      I5 => FSWI_Rd_Vld,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080F08080"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0\,
      I1 => Mst_Rd_Idle_Cnt_En,
      I2 => \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0\,
      I3 => Metric_Sel_0(5),
      I4 => External_Event_Cnt_En,
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F4440000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \GEN_ARSIZE_F1.Rtrans_Cnt_En_reg\,
      I2 => Num_BValids_En,
      I3 => \GEN_MUX_N_CNT.Add_in_Valid_i_14_n_0\,
      I4 => \GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0\,
      I5 => \dout_reg[0]\,
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => Metric_Sel_0(5),
      O => \GEN_MUX_N_CNT.Add_in_Valid_i_9_n_0\
    );
\GEN_MUX_N_CNT.accumulate_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \GEN_MUX_N_CNT.accumulate_reg\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAFFAEF"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0\,
      I1 => Metric_Sel_0(4),
      I2 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\(0)
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => Metric_Sel_0(1),
      I1 => \^q\(1),
      I2 => \dout_reg[34]\(0),
      I3 => FBC_Rd_Vld,
      I4 => \^q\(2),
      I5 => \GEN_MUX_N_CNT.Add_in[2]_i_9_n_0\,
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Metric_Sel_0(1),
      I1 => \^q\(1),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444774477"
    )
        port map (
      I0 => Metric_Sel_0(4),
      I1 => \^q\(2),
      I2 => FSWI_Rd_Vld_reg,
      I3 => \^q\(1),
      I4 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I5 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0\
    );
\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020200"
    )
        port map (
      I0 => \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => Metric_Sel_0(1),
      O => \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\
    );
\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \^out\,
      Q => \^lat_sample_reg_rd_en_d3\,
      R => core_aresetn_0
    );
\GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized2\
     port map (
      \Accum_i_reg[15]\(0) => \Accum_i_reg[15]\(0),
      Lat_Sample_Reg_Rd_En => Lat_Sample_Reg_Rd_En,
      Lat_Sample_Reg_Rd_En_d3 => \^lat_sample_reg_rd_en_d3\,
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => core_aresetn_0,
      \out\ => \^out\,
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[5]\(0),
      \s_level_out_bus_d4_reg[2]\(0) => \s_level_out_bus_d4_reg[2]\(0)
    );
Global_Clk_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(16),
      Q => \^d\(3),
      R => \^sr\(0)
    );
Global_Clk_Cnt_Reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(17),
      Q => \^d\(4),
      R => \^sr\(0)
    );
Global_Intr_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Global_Intr_En_reg_0,
      Q => \^global_intr_en\,
      R => \^sr\(0)
    );
IP2Bus_DataValid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RValid,
      Q => \^ip2bus_data_sampled_reg[31]\(0),
      R => \^sr\(0)
    );
\IP2Bus_Data[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Lat_Intr_Reg_ISR_Rd_En,
      I1 => Lat_Intr_Reg_IER_Rd_En,
      O => \IP2Bus_Data[12]_i_7_n_0\
    );
\IP2Bus_Data[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Lat_Rng_Reg_Set_Rd_En,
      I1 => Lat_Enlog_Reg_Set_Rd_En,
      O => \IP2Bus_Data[31]_i_15_n_0\
    );
\IP2Bus_Data[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => Lat_Samp_Incr_Reg_Set_Rd_En,
      I1 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I2 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      I3 => Lat_Incr_Reg_Set_Rd_En,
      I4 => Lat_Event_Log_Set_Rd_En,
      O => \IP2Bus_Data[31]_i_16_n_0\
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cdc_sync_inst2_n_6,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(0),
      R => '0'
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(10),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(10),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(11),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(11),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(12),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(12),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(13),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(13),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(14),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(14),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(15),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(15),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(16),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(16),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(17),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(17),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(18),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(18),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(19),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(19),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cdc_sync_inst2_n_5,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(1),
      R => '0'
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(20),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(20),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(21),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(21),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(22),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(22),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(23),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(23),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(24),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(24),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(25),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(25),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(26),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(26),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(27),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(27),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(28),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(28),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(29),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(29),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(2),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(2),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(30),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(30),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(31),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(31),
      R => cdc_sync_inst2_n_37
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(3),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(3),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(4),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(4),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(5),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(5),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(6),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(6),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(7),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(7),
      R => cdc_sync_inst2_n_36
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cdc_sync_inst2_n_4,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(8),
      R => '0'
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(9),
      Q => \IP2Bus_Data_sampled_reg[31]_0\(9),
      R => cdc_sync_inst2_n_37
    );
\Incr_by_12_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(30),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(14),
      I2 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(15),
      I3 => Range_Reg_0(31),
      O => Incr_by_1_reg_0(3)
    );
\Incr_by_12_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(28),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(12),
      I2 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(13),
      I3 => Range_Reg_0(29),
      O => Incr_by_1_reg_0(2)
    );
\Incr_by_12_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(26),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(10),
      I2 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(11),
      I3 => Range_Reg_0(27),
      O => Incr_by_1_reg_0(1)
    );
\Incr_by_12_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(24),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(8),
      I2 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(9),
      I3 => Range_Reg_0(25),
      O => Incr_by_1_reg_0(0)
    );
\Incr_by_12_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(30),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(14),
      I2 => Range_Reg_0(31),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(15),
      O => Incr_by_1_reg(3)
    );
\Incr_by_12_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(28),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(12),
      I2 => Range_Reg_0(29),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(13),
      O => Incr_by_1_reg(2)
    );
\Incr_by_12_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(26),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(10),
      I2 => Range_Reg_0(27),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(11),
      O => Incr_by_1_reg(1)
    );
\Incr_by_12_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(24),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(8),
      I2 => Range_Reg_0(25),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(9),
      O => Incr_by_1_reg(0)
    );
Incr_by_12_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(22),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(6),
      I2 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(7),
      I3 => Range_Reg_0(23),
      O => DI(3)
    );
Incr_by_12_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(20),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(4),
      I2 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(5),
      I3 => Range_Reg_0(21),
      O => DI(2)
    );
Incr_by_12_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(18),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(2),
      I2 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(3),
      I3 => Range_Reg_0(19),
      O => DI(1)
    );
Incr_by_12_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Range_Reg_0(16),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(0),
      I2 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(1),
      I3 => Range_Reg_0(17),
      O => DI(0)
    );
Incr_by_12_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(22),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(6),
      I2 => Range_Reg_0(23),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(7),
      O => S(3)
    );
Incr_by_12_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(20),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(4),
      I2 => Range_Reg_0(21),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(5),
      O => S(2)
    );
Incr_by_12_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(18),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(2),
      I2 => Range_Reg_0(19),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(3),
      O => S(1)
    );
Incr_by_12_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Range_Reg_0(16),
      I1 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(0),
      I2 => Range_Reg_0(17),
      I3 => \GEN_MUX_N_CNT.Add_in_reg[15]_1\(1),
      O => S(0)
    );
Interval_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Interval_Cnt_En_reg_0,
      Q => \^s_level_out_bus_d1_cdc_to_reg[2]\(0),
      R => \^sr\(0)
    );
Interval_Cnt_Ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Interval_Cnt_Ld_reg_0,
      Q => \^s_level_out_bus_d1_cdc_to_reg[2]\(1),
      R => \^sr\(0)
    );
Lat_Addr_3downto0_is_0x4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_3downto0_is_0x4,
      Q => Lat_Addr_3downto0_is_0x4,
      R => \^sr\(0)
    );
Lat_Addr_3downto0_is_0x8_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_3downto0_is_0x8,
      Q => Lat_Addr_3downto0_is_0x8,
      R => \^sr\(0)
    );
Lat_Addr_3downto0_is_0xC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_3downto0_is_0xC,
      Q => Lat_Addr_3downto0_is_0xC,
      R => \^sr\(0)
    );
Lat_Addr_7downto4_is_0x0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_7downto4_is_0x0,
      Q => Lat_Addr_7downto4_is_0x0,
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[9]\(0),
      Q => Lat_Addr_9downto2_CDC(0),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[9]\(1),
      Q => Lat_Addr_9downto2_CDC(1),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[9]\(2),
      Q => Lat_Addr_9downto2_CDC(2),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[9]\(3),
      Q => Lat_Addr_9downto2_CDC(3),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[9]\(4),
      Q => Lat_Addr_9downto2_CDC(4),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[9]\(5),
      Q => Lat_Addr_9downto2_CDC(5),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[9]\(6),
      Q => Lat_Addr_9downto2_CDC(6),
      R => \^sr\(0)
    );
\Lat_Addr_9downto2_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[9]\(7),
      Q => Lat_Addr_9downto2_CDC(7),
      R => \^sr\(0)
    );
Lat_Control_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Control_Set_Rd_En,
      Q => Lat_Control_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Enlog_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[1]\,
      Q => Lat_Enlog_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Event_Log_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Event_Log_Set_Rd_En,
      Q => Lat_Event_Log_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Global_Clk_Cnt_LSB_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Global_Clk_Cnt_LSB_Rd_En,
      Q => Lat_Global_Clk_Cnt_LSB_Rd_En,
      R => \^sr\(0)
    );
Lat_Global_Clk_Cnt_MSB_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Global_Clk_Cnt_MSB_Rd_En,
      Q => Lat_Global_Clk_Cnt_MSB_Rd_En,
      R => \^sr\(0)
    );
Lat_Global_Clk_Cnt_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Global_Clk_Cnt_Set_Rd_En,
      Q => Lat_Global_Clk_Cnt_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_ID_Mask_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => ID_Mask_Rd_En,
      Q => Lat_ID_Mask_Rd_En,
      R => \^sr\(0)
    );
Lat_Incr_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Incr_Reg_Set_Rd_En,
      Q => Lat_Incr_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Intr_Reg_GIE_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[3]_0\,
      Q => Lat_Intr_Reg_GIE_Rd_En,
      R => \^sr\(0)
    );
Lat_Intr_Reg_IER_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[3]\,
      Q => Lat_Intr_Reg_IER_Rd_En,
      R => \^sr\(0)
    );
Lat_Intr_Reg_ISR_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[1]_0\,
      Q => Lat_Intr_Reg_ISR_Rd_En,
      R => \^sr\(0)
    );
Lat_Intr_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Intr_Reg_Set_Rd_En,
      Q => Lat_Intr_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Latency_ID_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Latency_ID_Rd_En,
      Q => Lat_Latency_ID_Rd_En,
      R => \^sr\(0)
    );
Lat_Metric_Cnt_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Metric_Cnt_Reg_Set_Rd_En,
      Q => Lat_Metric_Cnt_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Metric_Sel_Reg_0_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Metric_Sel_Reg_0_Rd_En,
      Q => Lat_Metric_Sel_Reg_0_Rd_En,
      R => \^sr\(0)
    );
Lat_Rng_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Rng_Reg_Set_Rd_En,
      Q => Lat_Rng_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Samp_Incr_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Samp_Incr_Reg_Set_Rd_En,
      Q => Lat_Samp_Incr_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Samp_Metric_Cnt_Reg_Set_Rd_En,
      Q => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Sample_Interval_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => p_23_in,
      Q => Lat_Sample_Interval_Rd_En,
      R => \^sr\(0)
    );
Lat_Sample_Reg_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => E(0),
      Q => Lat_Sample_Reg_Rd_En,
      R => \^sr\(0)
    );
Lat_Sel_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Sel_Reg_Set_Rd_En,
      Q => Lat_Sel_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Status_Reg_FOC_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[6]_0\,
      Q => Lat_Status_Reg_FOC_Rd_En,
      R => \^sr\(0)
    );
Lat_Status_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Status_Reg_Set_Rd_En,
      Q => Lat_Status_Reg_Set_Rd_En,
      R => \^sr\(0)
    );
Lat_Status_Reg_WIF_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[6]\,
      Q => Lat_Status_Reg_WIF_Rd_En,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(16),
      Q => \Latency_RID_CDC_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(26),
      Q => \Latency_RID_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(27),
      Q => \Latency_RID_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(28),
      Q => \Latency_RID_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(29),
      Q => \Latency_RID_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(30),
      Q => \Latency_RID_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(31),
      Q => \Latency_RID_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(17),
      Q => \Latency_RID_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(18),
      Q => \Latency_RID_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(19),
      Q => \Latency_RID_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(20),
      Q => \Latency_RID_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(21),
      Q => \Latency_RID_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(22),
      Q => \Latency_RID_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(23),
      Q => \Latency_RID_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(24),
      Q => \Latency_RID_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\Latency_RID_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(25),
      Q => \Latency_RID_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(0),
      Q => \Latency_WID_CDC_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(10),
      Q => \Latency_WID_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(11),
      Q => \Latency_WID_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(12),
      Q => \Latency_WID_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(13),
      Q => \Latency_WID_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(14),
      Q => \Latency_WID_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(15),
      Q => \Latency_WID_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(1),
      Q => \Latency_WID_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(2),
      Q => \Latency_WID_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(3),
      Q => \Latency_WID_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(4),
      Q => \Latency_WID_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(5),
      Q => \Latency_WID_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(6),
      Q => \Latency_WID_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(7),
      Q => \Latency_WID_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(8),
      Q => \Latency_WID_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\Latency_WID_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]_0\(0),
      D => s_axi_wdata(9),
      Q => \Latency_WID_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
Metrics_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(0),
      Q => \^d\(0),
      R => \^sr\(0)
    );
Metrics_Cnt_Reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(1),
      Q => \^d\(1),
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(16),
      Q => \^rid_match_reg_reg\(0),
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(26),
      Q => \RID_Mask_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(27),
      Q => \RID_Mask_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(28),
      Q => \RID_Mask_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(29),
      Q => \RID_Mask_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(30),
      Q => \RID_Mask_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(31),
      Q => \RID_Mask_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(17),
      Q => \RID_Mask_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(18),
      Q => \RID_Mask_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(19),
      Q => \RID_Mask_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(20),
      Q => \RID_Mask_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(21),
      Q => \RID_Mask_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(22),
      Q => \RID_Mask_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(23),
      Q => \RID_Mask_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(24),
      Q => \RID_Mask_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\RID_Mask_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(25),
      Q => \RID_Mask_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
Rd_Lat_End_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(7),
      Q => Rd_Lat_End,
      R => \^sr\(0)
    );
Rd_Lat_Start_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(6),
      Q => \^rd_lat_start\,
      R => \^sr\(0)
    );
Rd_Latency_Fifo_Rd_En_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004F00"
    )
        port map (
      I0 => \^rid_match_reg_reg\(0),
      I1 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(1),
      I2 => \^rd_lat_start\,
      I3 => \s_level_out_bus_d4_reg[5]\(1),
      I4 => rid_match_reg,
      O => Rd_Latency_Fifo_Rd_En_reg
    );
\Rd_Latency_Fifo_Wr_Data[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFFF00000000"
    )
        port map (
      I0 => \^rid_match_reg_reg\(0),
      I1 => \s_level_out_bus_d4_reg[5]\(1),
      I2 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(2),
      I3 => \^rd_lat_start\,
      I4 => ARID_reg,
      I5 => rd_latency_start,
      O => \Rd_Latency_Fifo_Wr_Data_reg[32]\(0)
    );
Rd_Latency_Fifo_Wr_En_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1DFF"
    )
        port map (
      I0 => ARID_reg,
      I1 => \^rd_lat_start\,
      I2 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(2),
      I3 => \s_level_out_bus_d4_reg[5]\(1),
      I4 => \^rid_match_reg_reg\(0),
      O => Rd_Latency_Fifo_Wr_En_reg
    );
Read_Latency_One_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8AAA0A00000000"
    )
        port map (
      I0 => Rd_Latency_Fifo_Empty,
      I1 => \^p_2_out0_out\,
      I2 => \s_level_out_bus_d4_reg[5]\(1),
      I3 => rid_match_reg,
      I4 => \^rd_lat_start\,
      I5 => \^rd_latency_end\,
      O => Read_Latency_One
    );
Read_Latency_One_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E040E040E04"
    )
        port map (
      I0 => Rd_Lat_End,
      I1 => Last_Read_reg,
      I2 => \^rd_lat_start\,
      I3 => First_Read_reg,
      I4 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\,
      I5 => Read_Latency_One_i_3_n_0,
      O => \^rd_latency_end\
    );
Read_Latency_One_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2E00"
    )
        port map (
      I0 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(0),
      I1 => Rd_Lat_End,
      I2 => Read_going_on,
      I3 => \^rd_lat_start\,
      O => Read_Latency_One_i_3_n_0
    );
Reset_On_Sample_Int_Lapse_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Reset_On_Sample_Int_Lapse_reg_0,
      Q => \^s_level_out_bus_d1_cdc_to_reg[2]\(2),
      S => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(0),
      Q => \^ip2bus_data_reg[31]_0\(0),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(10),
      Q => \^ip2bus_data_reg[31]_0\(10),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(11),
      Q => \^ip2bus_data_reg[31]_0\(11),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(12),
      Q => \^ip2bus_data_reg[31]_0\(12),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(13),
      Q => \^ip2bus_data_reg[31]_0\(13),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(14),
      Q => \^ip2bus_data_reg[31]_0\(14),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(15),
      Q => \^ip2bus_data_reg[31]_0\(15),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(16),
      Q => \^ip2bus_data_reg[31]_0\(16),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(17),
      Q => \^ip2bus_data_reg[31]_0\(17),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(18),
      Q => \^ip2bus_data_reg[31]_0\(18),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(19),
      Q => \^ip2bus_data_reg[31]_0\(19),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(1),
      Q => \^ip2bus_data_reg[31]_0\(1),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(20),
      Q => \^ip2bus_data_reg[31]_0\(20),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(21),
      Q => \^ip2bus_data_reg[31]_0\(21),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(22),
      Q => \^ip2bus_data_reg[31]_0\(22),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(23),
      Q => \^ip2bus_data_reg[31]_0\(23),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(24),
      Q => \^ip2bus_data_reg[31]_0\(24),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(25),
      Q => \^ip2bus_data_reg[31]_0\(25),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(26),
      Q => \^ip2bus_data_reg[31]_0\(26),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(27),
      Q => \^ip2bus_data_reg[31]_0\(27),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(28),
      Q => \^ip2bus_data_reg[31]_0\(28),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(29),
      Q => \^ip2bus_data_reg[31]_0\(29),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(2),
      Q => \^ip2bus_data_reg[31]_0\(2),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(30),
      Q => \^ip2bus_data_reg[31]_0\(30),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(31),
      Q => \^ip2bus_data_reg[31]_0\(31),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(3),
      Q => \^ip2bus_data_reg[31]_0\(3),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(4),
      Q => \^ip2bus_data_reg[31]_0\(4),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(5),
      Q => \^ip2bus_data_reg[31]_0\(5),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(6),
      Q => \^ip2bus_data_reg[31]_0\(6),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(7),
      Q => \^ip2bus_data_reg[31]_0\(7),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(8),
      Q => \^ip2bus_data_reg[31]_0\(8),
      R => \^sr\(0)
    );
\Sample_Interval_i_reg_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[6]_1\(0),
      D => s_axi_wdata(9),
      Q => \^ip2bus_data_reg[31]_0\(9),
      R => \^sr\(0)
    );
Sample_Reg_Rd_First_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => E(0),
      Q => Sample_Reg_Rd_First,
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(0),
      Q => Sample_Time_Diff_Reg(0),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(10),
      Q => Sample_Time_Diff_Reg(10),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(11),
      Q => Sample_Time_Diff_Reg(11),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(12),
      Q => Sample_Time_Diff_Reg(12),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(13),
      Q => Sample_Time_Diff_Reg(13),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(14),
      Q => Sample_Time_Diff_Reg(14),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(15),
      Q => Sample_Time_Diff_Reg(15),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(16),
      Q => Sample_Time_Diff_Reg(16),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(17),
      Q => Sample_Time_Diff_Reg(17),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(18),
      Q => Sample_Time_Diff_Reg(18),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(19),
      Q => Sample_Time_Diff_Reg(19),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(1),
      Q => Sample_Time_Diff_Reg(1),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(20),
      Q => Sample_Time_Diff_Reg(20),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(21),
      Q => Sample_Time_Diff_Reg(21),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(22),
      Q => Sample_Time_Diff_Reg(22),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(23),
      Q => Sample_Time_Diff_Reg(23),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(24),
      Q => Sample_Time_Diff_Reg(24),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(25),
      Q => Sample_Time_Diff_Reg(25),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(26),
      Q => Sample_Time_Diff_Reg(26),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(27),
      Q => Sample_Time_Diff_Reg(27),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(28),
      Q => Sample_Time_Diff_Reg(28),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(29),
      Q => Sample_Time_Diff_Reg(29),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(2),
      Q => Sample_Time_Diff_Reg(2),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(30),
      Q => Sample_Time_Diff_Reg(30),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(31),
      Q => Sample_Time_Diff_Reg(31),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(3),
      Q => Sample_Time_Diff_Reg(3),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(4),
      Q => Sample_Time_Diff_Reg(4),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(5),
      Q => Sample_Time_Diff_Reg(5),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(6),
      Q => Sample_Time_Diff_Reg(6),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(7),
      Q => Sample_Time_Diff_Reg(7),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(8),
      Q => Sample_Time_Diff_Reg(8),
      R => \^sr\(0)
    );
\Sample_Time_Diff_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Sample_Time_Diff(9),
      Q => Sample_Time_Diff_Reg(9),
      R => \^sr\(0)
    );
Streaming_FIFO_Reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(25),
      Q => \^d\(6),
      R => \^sr\(0)
    );
Use_Ext_Trigger_Log_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(9),
      Q => \^d\(8),
      R => \^sr\(0)
    );
Use_Ext_Trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(2),
      Q => \^d\(7),
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(0),
      Q => \^awid_match_d1_reg\(0),
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(10),
      Q => \WID_Mask_CDC_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(11),
      Q => \WID_Mask_CDC_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(12),
      Q => \WID_Mask_CDC_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(13),
      Q => \WID_Mask_CDC_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(14),
      Q => \WID_Mask_CDC_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(15),
      Q => \WID_Mask_CDC_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(1),
      Q => \WID_Mask_CDC_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(2),
      Q => \WID_Mask_CDC_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(3),
      Q => \WID_Mask_CDC_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(4),
      Q => \WID_Mask_CDC_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(5),
      Q => \WID_Mask_CDC_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(6),
      Q => \WID_Mask_CDC_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(7),
      Q => \WID_Mask_CDC_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(8),
      Q => \WID_Mask_CDC_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\WID_Mask_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[5]\(0),
      D => s_axi_wdata(9),
      Q => \WID_Mask_CDC_reg_n_0_[9]\,
      R => \^sr\(0)
    );
Wr_Lat_End_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(5),
      Q => \^wr_lat_end\,
      R => \^sr\(0)
    );
Wr_Lat_Start_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(4),
      Q => \^wr_lat_start\,
      R => \^sr\(0)
    );
awid_match_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^awid_match_d1_reg\(0),
      I1 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(4),
      O => p_2_out3_out
    );
cdc_sync_inst1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync
     port map (
      Bus2IP_RdCE => Bus2IP_RdCE,
      E(0) => \^gen_global_clk_32.lat_global_clk_cnt_lsb_cdcr_reg[31]_0\,
      SR(0) => \^sr\(0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn_0,
      s_axi_aclk => s_axi_aclk,
      s_out_d5_reg_0 => s_out_d5_reg,
      s_out_d6_reg_0 => s_out_d6_reg,
      s_out_re => s_out_re
    );
cdc_sync_inst2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync_3
     port map (
      D(31 downto 0) => sync_eventlog_cur_cnt(31 downto 0),
      \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]\(31 downto 0) => Lat_Global_Clk_Cnt_LSB_CDCR(31 downto 0),
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(31 downto 16) => Range_Reg_0(31 downto 16),
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(15 downto 0) => \^ip2bus_data_reg[15]_0\(15 downto 0),
      Global_Intr_En => \^global_intr_en\,
      \IER_reg[12]\(11 downto 0) => \IER_reg[12]\(11 downto 0),
      \IP2Bus_Data_reg[0]\ => cdc_sync_inst2_n_6,
      \IP2Bus_Data_reg[1]\ => cdc_sync_inst2_n_5,
      \IP2Bus_Data_reg[31]\ => cdc_sync_inst2_n_37,
      \IP2Bus_Data_reg[7]\ => cdc_sync_inst2_n_36,
      \IP2Bus_Data_reg[8]\ => cdc_sync_inst2_n_4,
      Intr_Reg_ISR(12 downto 0) => Intr_Reg_ISR(12 downto 0),
      Lat_Addr_3downto0_is_0x4 => Lat_Addr_3downto0_is_0x4,
      Lat_Addr_3downto0_is_0x8 => Lat_Addr_3downto0_is_0x8,
      Lat_Addr_3downto0_is_0xC => Lat_Addr_3downto0_is_0xC,
      Lat_Addr_7downto4_is_0x0 => Lat_Addr_7downto4_is_0x0,
      Lat_Control_Set_Rd_En => Lat_Control_Set_Rd_En,
      Lat_Global_Clk_Cnt_LSB_Rd_En => Lat_Global_Clk_Cnt_LSB_Rd_En,
      Lat_Global_Clk_Cnt_MSB_Rd_En => Lat_Global_Clk_Cnt_MSB_Rd_En,
      Lat_Global_Clk_Cnt_Set_Rd_En => Lat_Global_Clk_Cnt_Set_Rd_En,
      Lat_ID_Mask_Rd_En => Lat_ID_Mask_Rd_En,
      Lat_Intr_Reg_GIE_Rd_En => Lat_Intr_Reg_GIE_Rd_En,
      Lat_Intr_Reg_IER_Rd_En => Lat_Intr_Reg_IER_Rd_En,
      Lat_Intr_Reg_ISR_Rd_En_reg => \IP2Bus_Data[12]_i_7_n_0\,
      Lat_Intr_Reg_Set_Rd_En => Lat_Intr_Reg_Set_Rd_En,
      Lat_Latency_ID_Rd_En => Lat_Latency_ID_Rd_En,
      Lat_Metric_Sel_Reg_0_Rd_En => Lat_Metric_Sel_Reg_0_Rd_En,
      Lat_Rng_Reg_Set_Rd_En => Lat_Rng_Reg_Set_Rd_En,
      Lat_Rng_Reg_Set_Rd_En_reg => \IP2Bus_Data[31]_i_15_n_0\,
      Lat_Samp_Incr_Reg_Set_Rd_En_reg => \IP2Bus_Data[31]_i_16_n_0\,
      Lat_Sample_Interval_Rd_En => Lat_Sample_Interval_Rd_En,
      Lat_Sel_Reg_Set_Rd_En => Lat_Sel_Reg_Set_Rd_En,
      Lat_Status_Reg_FOC_Rd_En => Lat_Status_Reg_FOC_Rd_En,
      Lat_Status_Reg_Set_Rd_En => Lat_Status_Reg_Set_Rd_En,
      Lat_Status_Reg_WIF_Rd_En => Lat_Status_Reg_WIF_Rd_En,
      \Latency_RID_CDC_reg[15]\(15) => \Latency_RID_CDC_reg_n_0_[15]\,
      \Latency_RID_CDC_reg[15]\(14) => \Latency_RID_CDC_reg_n_0_[14]\,
      \Latency_RID_CDC_reg[15]\(13) => \Latency_RID_CDC_reg_n_0_[13]\,
      \Latency_RID_CDC_reg[15]\(12) => \Latency_RID_CDC_reg_n_0_[12]\,
      \Latency_RID_CDC_reg[15]\(11) => \Latency_RID_CDC_reg_n_0_[11]\,
      \Latency_RID_CDC_reg[15]\(10) => \Latency_RID_CDC_reg_n_0_[10]\,
      \Latency_RID_CDC_reg[15]\(9) => \Latency_RID_CDC_reg_n_0_[9]\,
      \Latency_RID_CDC_reg[15]\(8) => \Latency_RID_CDC_reg_n_0_[8]\,
      \Latency_RID_CDC_reg[15]\(7) => \Latency_RID_CDC_reg_n_0_[7]\,
      \Latency_RID_CDC_reg[15]\(6) => \Latency_RID_CDC_reg_n_0_[6]\,
      \Latency_RID_CDC_reg[15]\(5) => \Latency_RID_CDC_reg_n_0_[5]\,
      \Latency_RID_CDC_reg[15]\(4) => \Latency_RID_CDC_reg_n_0_[4]\,
      \Latency_RID_CDC_reg[15]\(3) => \Latency_RID_CDC_reg_n_0_[3]\,
      \Latency_RID_CDC_reg[15]\(2) => \Latency_RID_CDC_reg_n_0_[2]\,
      \Latency_RID_CDC_reg[15]\(1) => \Latency_RID_CDC_reg_n_0_[1]\,
      \Latency_RID_CDC_reg[15]\(0) => \Latency_RID_CDC_reg_n_0_[0]\,
      \Latency_WID_CDC_reg[15]\(15) => \Latency_WID_CDC_reg_n_0_[15]\,
      \Latency_WID_CDC_reg[15]\(14) => \Latency_WID_CDC_reg_n_0_[14]\,
      \Latency_WID_CDC_reg[15]\(13) => \Latency_WID_CDC_reg_n_0_[13]\,
      \Latency_WID_CDC_reg[15]\(12) => \Latency_WID_CDC_reg_n_0_[12]\,
      \Latency_WID_CDC_reg[15]\(11) => \Latency_WID_CDC_reg_n_0_[11]\,
      \Latency_WID_CDC_reg[15]\(10) => \Latency_WID_CDC_reg_n_0_[10]\,
      \Latency_WID_CDC_reg[15]\(9) => \Latency_WID_CDC_reg_n_0_[9]\,
      \Latency_WID_CDC_reg[15]\(8) => \Latency_WID_CDC_reg_n_0_[8]\,
      \Latency_WID_CDC_reg[15]\(7) => \Latency_WID_CDC_reg_n_0_[7]\,
      \Latency_WID_CDC_reg[15]\(6) => \Latency_WID_CDC_reg_n_0_[6]\,
      \Latency_WID_CDC_reg[15]\(5) => \Latency_WID_CDC_reg_n_0_[5]\,
      \Latency_WID_CDC_reg[15]\(4) => \Latency_WID_CDC_reg_n_0_[4]\,
      \Latency_WID_CDC_reg[15]\(3) => \Latency_WID_CDC_reg_n_0_[3]\,
      \Latency_WID_CDC_reg[15]\(2) => \Latency_WID_CDC_reg_n_0_[2]\,
      \Latency_WID_CDC_reg[15]\(1) => \Latency_WID_CDC_reg_n_0_[1]\,
      \Latency_WID_CDC_reg[15]\(0) => \Latency_WID_CDC_reg_n_0_[0]\,
      Metric_ram_Out_Reg_CDCR(31 downto 0) => Metric_ram_Out_Reg_CDCR(31 downto 0),
      Q(7 downto 4) => Metric_Sel_0(7 downto 4),
      Q(3 downto 2) => \^q\(2 downto 1),
      Q(1) => Metric_Sel_0(1),
      Q(0) => \^q\(0),
      \RID_Mask_CDC_reg[15]\(15) => \RID_Mask_CDC_reg_n_0_[15]\,
      \RID_Mask_CDC_reg[15]\(14) => \RID_Mask_CDC_reg_n_0_[14]\,
      \RID_Mask_CDC_reg[15]\(13) => \RID_Mask_CDC_reg_n_0_[13]\,
      \RID_Mask_CDC_reg[15]\(12) => \RID_Mask_CDC_reg_n_0_[12]\,
      \RID_Mask_CDC_reg[15]\(11) => \RID_Mask_CDC_reg_n_0_[11]\,
      \RID_Mask_CDC_reg[15]\(10) => \RID_Mask_CDC_reg_n_0_[10]\,
      \RID_Mask_CDC_reg[15]\(9) => \RID_Mask_CDC_reg_n_0_[9]\,
      \RID_Mask_CDC_reg[15]\(8) => \RID_Mask_CDC_reg_n_0_[8]\,
      \RID_Mask_CDC_reg[15]\(7) => \RID_Mask_CDC_reg_n_0_[7]\,
      \RID_Mask_CDC_reg[15]\(6) => \RID_Mask_CDC_reg_n_0_[6]\,
      \RID_Mask_CDC_reg[15]\(5) => \RID_Mask_CDC_reg_n_0_[5]\,
      \RID_Mask_CDC_reg[15]\(4) => \RID_Mask_CDC_reg_n_0_[4]\,
      \RID_Mask_CDC_reg[15]\(3) => \RID_Mask_CDC_reg_n_0_[3]\,
      \RID_Mask_CDC_reg[15]\(2) => \RID_Mask_CDC_reg_n_0_[2]\,
      \RID_Mask_CDC_reg[15]\(1) => \RID_Mask_CDC_reg_n_0_[1]\,
      \RID_Mask_CDC_reg[15]\(0) => \^rid_match_reg_reg\(0),
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start_CDC_reg => \^rd_lat_start\,
      Reset_On_Sample_Int_Lapse_reg(2 downto 0) => \^s_level_out_bus_d1_cdc_to_reg[2]\(2 downto 0),
      SR(0) => \^sr\(0),
      \Sample_Interval_i_reg_CDC_reg[31]\(31 downto 0) => \^ip2bus_data_reg[31]_0\(31 downto 0),
      \Sample_Time_Diff_Reg_reg[31]\(31 downto 0) => Sample_Time_Diff_Reg(31 downto 0),
      Use_Ext_Trigger_reg(5) => \^d\(7),
      Use_Ext_Trigger_reg(4 downto 2) => \^d\(5 downto 3),
      Use_Ext_Trigger_reg(1 downto 0) => \^d\(1 downto 0),
      \WID_Mask_CDC_reg[15]\(15) => \WID_Mask_CDC_reg_n_0_[15]\,
      \WID_Mask_CDC_reg[15]\(14) => \WID_Mask_CDC_reg_n_0_[14]\,
      \WID_Mask_CDC_reg[15]\(13) => \WID_Mask_CDC_reg_n_0_[13]\,
      \WID_Mask_CDC_reg[15]\(12) => \WID_Mask_CDC_reg_n_0_[12]\,
      \WID_Mask_CDC_reg[15]\(11) => \WID_Mask_CDC_reg_n_0_[11]\,
      \WID_Mask_CDC_reg[15]\(10) => \WID_Mask_CDC_reg_n_0_[10]\,
      \WID_Mask_CDC_reg[15]\(9) => \WID_Mask_CDC_reg_n_0_[9]\,
      \WID_Mask_CDC_reg[15]\(8) => \WID_Mask_CDC_reg_n_0_[8]\,
      \WID_Mask_CDC_reg[15]\(7) => \WID_Mask_CDC_reg_n_0_[7]\,
      \WID_Mask_CDC_reg[15]\(6) => \WID_Mask_CDC_reg_n_0_[6]\,
      \WID_Mask_CDC_reg[15]\(5) => \WID_Mask_CDC_reg_n_0_[5]\,
      \WID_Mask_CDC_reg[15]\(4) => \WID_Mask_CDC_reg_n_0_[4]\,
      \WID_Mask_CDC_reg[15]\(3) => \WID_Mask_CDC_reg_n_0_[3]\,
      \WID_Mask_CDC_reg[15]\(2) => \WID_Mask_CDC_reg_n_0_[2]\,
      \WID_Mask_CDC_reg[15]\(1) => \WID_Mask_CDC_reg_n_0_[1]\,
      \WID_Mask_CDC_reg[15]\(0) => \^awid_match_d1_reg\(0),
      Wr_Lat_End => \^wr_lat_end\,
      Wr_Lat_Start => \^wr_lat_start\,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn_0,
      \out\ => RValid,
      p_1_in(28 downto 6) => p_1_in(31 downto 9),
      p_1_in(5 downto 0) => p_1_in(7 downto 2),
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_out_d1_cdc_to_reg_0 => s_out_d1_cdc_to_reg,
      s_out_d5_reg_0 => s_out_d5_reg_0,
      s_out_d6_reg_0 => s_out_d6_reg_0,
      s_out_re_0 => s_out_re_0
    );
eventlog_fifo_rden: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized3\
     port map (
      D(31 downto 0) => sync_eventlog_cur_cnt(31 downto 0),
      SR(0) => \^sr\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
rid_match_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rid_match_reg_reg\(0),
      I1 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(1),
      O => \^p_2_out0_out\
    );
rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ip2bus_data_sampled_reg[31]\(0),
      I1 => s_axi_rready,
      I2 => rvalid_reg_0,
      O => rvalid_reg
    );
sample_reg_counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter
     port map (
      E(0) => Sample_Reg_Rd_First,
      Q(31 downto 0) => Sample_Time_Diff(31 downto 0),
      SR(0) => \^sr\(0),
      s_axi_aclk => s_axi_aclk
    );
wr_latency_end_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4000C800"
    )
        port map (
      I0 => \^wr_lat_end\,
      I1 => \^wr_lat_start\,
      I2 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(3),
      I3 => Write_Beat,
      I4 => Write_going_on,
      I5 => First_Write_d1_reg,
      O => wr_latency_end
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_samp_intl_cnt is
  port (
    Sample_Interval_Cnt_Lapse : out STD_LOGIC;
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    core_aresetn_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    p_in_d1_cdc_from_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    Sample_Cnt_Ld : in STD_LOGIC;
    Sample_Interval : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_samp_intl_cnt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_samp_intl_cnt is
begin
counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_counter_43
     port map (
      \Count_Out_i_reg[31]_0\ => Sample_Interval_Cnt_Lapse,
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Sample_Cnt_Ld => Sample_Cnt_Ld,
      Sample_Interval(31 downto 0) => Sample_Interval(31 downto 0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => core_aresetn_0,
      \out\(0) => \out\(0),
      p_in_d1_cdc_from_reg => p_in_d1_cdc_from_reg,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_inferred__3/i__n_0\ : STD_LOGIC;
  signal \_inferred__4/i__n_0\ : STD_LOGIC;
  signal \_inferred__5/i__n_0\ : STD_LOGIC;
  signal bin2gray : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\ : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_inferred__0/i_\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \_inferred__1/i_\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \_inferred__3/i_\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \_inferred__4/i_\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[3]_i_1\ : label is "soft_lutpair136";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \out\(4 downto 0) <= \^out\(4 downto 0);
  ram_full_i_reg_0(4 downto 0) <= \^ram_full_i_reg_0\(4 downto 0);
\_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(4),
      I3 => \^out\(3),
      O => gray2bin(1)
    );
\_inferred__1/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(2),
      I2 => \^out\(4),
      O => gray2bin(2)
    );
\_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_10_out(2),
      I1 => p_10_out(0),
      I2 => p_10_out(1),
      I3 => p_10_out(4),
      I4 => p_10_out(3),
      O => \_inferred__3/i__n_0\
    );
\_inferred__4/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_10_out(2),
      I1 => p_10_out(1),
      I2 => p_10_out(4),
      I3 => p_10_out(3),
      O => \_inferred__4/i__n_0\
    );
\_inferred__5/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_10_out(3),
      I1 => p_10_out(2),
      I2 => p_10_out(4),
      O => \_inferred__5/i__n_0\
    );
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      Q(4 downto 0) => wr_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\
     port map (
      AR(0) => AR(0),
      D(4 downto 0) => p_4_out(4 downto 0),
      Q(4 downto 0) => rd_pntr_gc(4 downto 0),
      wr_clk => wr_clk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\
     port map (
      D(4 downto 0) => p_5_out(4 downto 0),
      \Q_reg_reg[4]_0\(4 downto 0) => p_3_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\
     port map (
      AR(0) => AR(0),
      D(4 downto 0) => p_6_out(4 downto 0),
      \Q_reg_reg[4]_0\(4 downto 0) => p_4_out(4 downto 0),
      wr_clk => wr_clk
    );
\gnxpm_cdc.gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\
     port map (
      D(4 downto 0) => p_7_out(4 downto 0),
      \Q_reg_reg[4]_0\(4 downto 0) => p_5_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\
     port map (
      AR(0) => AR(0),
      D(4 downto 0) => p_8_out(4 downto 0),
      \Q_reg_reg[4]_0\(4 downto 0) => p_6_out(4 downto 0),
      wr_clk => wr_clk
    );
\gnxpm_cdc.gsync_stage[4].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\
     port map (
      D(0) => p_0_out,
      \Q_reg_reg[4]_0\(4 downto 0) => p_7_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(4 downto 0) => \^out\(4 downto 0),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[4].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\
     port map (
      AR(0) => AR(0),
      D(0) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\,
      \Q_reg_reg[4]_0\(4 downto 0) => p_8_out(4 downto 0),
      \out\(4 downto 0) => p_10_out(4 downto 0),
      wr_clk => wr_clk
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \_inferred__3/i__n_0\,
      Q => \^ram_full_i_reg_0\(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \_inferred__4/i__n_0\,
      Q => \^ram_full_i_reg_0\(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \_inferred__5/i__n_0\,
      Q => \^ram_full_i_reg_0\(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\,
      Q => \^ram_full_i_reg_0\(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => p_10_out(4),
      Q => \^ram_full_i_reg_0\(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[3]\(0),
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[3]\(1),
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[3]\(2),
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[3]\(3),
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[4]\(3),
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => \^q\(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(1),
      Q => \^q\(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(2),
      Q => \^q\(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_out,
      Q => \^q\(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \^out\(4),
      Q => \^q\(4)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(0),
      I1 => \gic0.gc0.count_d2_reg[4]\(1),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(1),
      I1 => \gic0.gc0.count_d2_reg[4]\(2),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(2),
      I1 => \gic0.gc0.count_d2_reg[4]\(3),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(3),
      I1 => \gic0.gc0.count_d2_reg[4]\(4),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gic0.gc0.count_d2_reg[4]\(4),
      Q => wr_pntr_gc(4)
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc1.count_d2_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gc1.count_d2_reg[4]\(1),
      I4 => \gc1.count_d2_reg[4]\(0),
      I5 => \^q\(0),
      O => ram_empty_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(3),
      I1 => \gic0.gc0.count_reg[3]\(2),
      I2 => \^ram_full_i_reg_0\(2),
      I3 => \gic0.gc0.count_reg[3]\(1),
      I4 => \gic0.gc0.count_reg[3]\(0),
      I5 => \^ram_full_i_reg_0\(1),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_11 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_11 : entity is "clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_inferred__3/i__n_0\ : STD_LOGIC;
  signal \_inferred__4/i__n_0\ : STD_LOGIC;
  signal \_inferred__5/i__n_0\ : STD_LOGIC;
  signal bin2gray : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\ : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_inferred__0/i_\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \_inferred__1/i_\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \_inferred__3/i_\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \_inferred__4/i_\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gnxpm_cdc.wr_pntr_gc[3]_i_1\ : label is "soft_lutpair124";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \out\(4 downto 0) <= \^out\(4 downto 0);
  ram_full_i_reg_0(4 downto 0) <= \^ram_full_i_reg_0\(4 downto 0);
\_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(4),
      I3 => \^out\(3),
      O => gray2bin(1)
    );
\_inferred__1/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(2),
      I2 => \^out\(4),
      O => gray2bin(2)
    );
\_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_10_out(2),
      I1 => p_10_out(0),
      I2 => p_10_out(1),
      I3 => p_10_out(4),
      I4 => p_10_out(3),
      O => \_inferred__3/i__n_0\
    );
\_inferred__4/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_10_out(2),
      I1 => p_10_out(1),
      I2 => p_10_out(4),
      I3 => p_10_out(3),
      O => \_inferred__4/i__n_0\
    );
\_inferred__5/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_10_out(3),
      I1 => p_10_out(2),
      I2 => p_10_out(4),
      O => \_inferred__5/i__n_0\
    );
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_28\
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      Q(4 downto 0) => wr_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_29\
     port map (
      AR(0) => AR(0),
      D(4 downto 0) => p_4_out(4 downto 0),
      Q(4 downto 0) => rd_pntr_gc(4 downto 0),
      wr_clk => wr_clk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_30\
     port map (
      D(4 downto 0) => p_5_out(4 downto 0),
      \Q_reg_reg[4]_0\(4 downto 0) => p_3_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_31\
     port map (
      AR(0) => AR(0),
      D(4 downto 0) => p_6_out(4 downto 0),
      \Q_reg_reg[4]_0\(4 downto 0) => p_4_out(4 downto 0),
      wr_clk => wr_clk
    );
\gnxpm_cdc.gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_32\
     port map (
      D(4 downto 0) => p_7_out(4 downto 0),
      \Q_reg_reg[4]_0\(4 downto 0) => p_5_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_33\
     port map (
      AR(0) => AR(0),
      D(4 downto 0) => p_8_out(4 downto 0),
      \Q_reg_reg[4]_0\(4 downto 0) => p_6_out(4 downto 0),
      wr_clk => wr_clk
    );
\gnxpm_cdc.gsync_stage[4].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6_34\
     port map (
      D(0) => p_0_out,
      \Q_reg_reg[4]_0\(4 downto 0) => p_7_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(4 downto 0) => \^out\(4 downto 0),
      rd_clk => rd_clk
    );
\gnxpm_cdc.gsync_stage[4].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7_35\
     port map (
      AR(0) => AR(0),
      D(0) => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\,
      \Q_reg_reg[4]_0\(4 downto 0) => p_8_out(4 downto 0),
      \out\(4 downto 0) => p_10_out(4 downto 0),
      wr_clk => wr_clk
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \_inferred__3/i__n_0\,
      Q => \^ram_full_i_reg_0\(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \_inferred__4/i__n_0\,
      Q => \^ram_full_i_reg_0\(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \_inferred__5/i__n_0\,
      Q => \^ram_full_i_reg_0\(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5\,
      Q => \^ram_full_i_reg_0\(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => p_10_out(4),
      Q => \^ram_full_i_reg_0\(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[3]\(0),
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[3]\(1),
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[3]\(2),
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[3]\(3),
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc1.count_d2_reg[4]\(3),
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => \^q\(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(1),
      Q => \^q\(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(2),
      Q => \^q\(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_out,
      Q => \^q\(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \^out\(4),
      Q => \^q\(4)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(0),
      I1 => \gic0.gc0.count_d2_reg[4]\(1),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(1),
      I1 => \gic0.gc0.count_d2_reg[4]\(2),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(2),
      I1 => \gic0.gc0.count_d2_reg[4]\(3),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(3),
      I1 => \gic0.gc0.count_d2_reg[4]\(4),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \gic0.gc0.count_d2_reg[4]\(4),
      Q => wr_pntr_gc(4)
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc1.count_d2_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gc1.count_d2_reg[4]\(1),
      I4 => \gc1.count_d2_reg[4]\(0),
      I5 => \^q\(0),
      O => ram_empty_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(3),
      I1 => \gic0.gc0.count_reg[3]\(2),
      I2 => \^ram_full_i_reg_0\(2),
      I3 => \gic0.gc0.count_reg[3]\(1),
      I4 => \gic0.gc0.count_reg[3]\(0),
      I5 => \^ram_full_i_reg_0\(1),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gc1.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 67 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(19) => dout_i(67),
      Q(18 downto 9) => dout_i(44 downto 35),
      Q(8 downto 6) => dout_i(32 downto 30),
      Q(5 downto 3) => dout_i(7 downto 5),
      Q(2 downto 0) => dout_i(2 downto 0),
      din(29 downto 0) => din(29 downto 0),
      \gc1.count_d2_reg[4]\(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gpregsm1.curr_fwft_state_reg[1]\(0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(30),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(31),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(32),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(35),
      Q => dout(9)
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(36),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(37),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(38),
      Q => dout(12)
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(39),
      Q => dout(13)
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(40),
      Q => dout(14)
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(41),
      Q => dout(15)
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(42),
      Q => dout(16)
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(43),
      Q => dout(17)
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(44),
      Q => dout(18)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(67),
      Q => dout(19)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc1.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \goreg_dm.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \goreg_dm.dout_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \goreg_dm.dout_i[2]_i_1_n_0\ : STD_LOGIC;
begin
  dout(2 downto 0) <= \^dout\(2 downto 0);
\gdm.dm_gen.dm\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\
     port map (
      E(0) => E(0),
      Q(2 downto 0) => dout_i(2 downto 0),
      din(2 downto 0) => din(2 downto 0),
      \gc1.count_d2_reg[4]\(4 downto 0) => \gc1.count_d2_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gpregsm1.curr_fwft_state_reg[1]\(0),
      \out\(0) => \out\(0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => dout_i(0),
      I1 => \gpregsm1.curr_fwft_state_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \gpregsm1.curr_fwft_state_reg[1]_0\(1),
      I4 => \^dout\(0),
      O => \goreg_dm.dout_i[0]_i_1_n_0\
    );
\goreg_dm.dout_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => dout_i(1),
      I1 => \gpregsm1.curr_fwft_state_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \gpregsm1.curr_fwft_state_reg[1]_0\(1),
      I4 => \^dout\(1),
      O => \goreg_dm.dout_i[1]_i_1_n_0\
    );
\goreg_dm.dout_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => dout_i(2),
      I1 => \gpregsm1.curr_fwft_state_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \gpregsm1.curr_fwft_state_reg[1]_0\(1),
      I4 => \^dout\(2),
      O => \goreg_dm.dout_i[2]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \out\(0),
      D => \goreg_dm.dout_i[0]_i_1_n_0\,
      Q => \^dout\(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \out\(0),
      D => \goreg_dm.dout_i[1]_i_1_n_0\,
      Q => \^dout\(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \out\(0),
      D => \goreg_dm.dout_i[2]_i_1_n_0\,
      Q => \^dout\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[2]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \^gc1.count_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gr1_int.rfwft_n_2\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  \gc1.count_reg[0]\(0) <= \^gc1.count_reg[0]\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(0) => rd_pntr_plus1(4),
      empty => empty,
      \gc1.count_reg[0]\(0) => \^gc1.count_reg[0]\(0),
      \gnxpm_cdc.wr_pntr_bin_reg[4]\(0) => Q(4),
      \out\ => p_2_out,
      ram_empty_i_reg => \gr1.gr1_int.rfwft_n_2\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as
     port map (
      AR(0) => AR(0),
      \out\ => p_2_out,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^gc1.count_reg[0]\(0),
      Q(0) => rd_pntr_plus1(4),
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(3 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[3]\(3 downto 0),
      \gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0),
      \gnxpm_cdc.wr_pntr_bin_reg[2]\ => \gnxpm_cdc.wr_pntr_bin_reg[2]\,
      \gnxpm_cdc.wr_pntr_bin_reg[4]\(4 downto 0) => Q(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gr1.gr1_int.rfwft_n_2\,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_12 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_12 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_12 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_25
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(4),
      empty => empty,
      \gnxpm_cdc.wr_pntr_bin_reg[4]\(0) => Q(4),
      \out\(1 downto 0) => \out\(1 downto 0),
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gr1.gr1_int.rfwft_n_3\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_26
     port map (
      AR(0) => AR(0),
      \out\ => p_2_out,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_27
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(4),
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(3 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[3]\(3 downto 0),
      \gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0),
      \gnxpm_cdc.wr_pntr_bin_reg[2]\ => \gnxpm_cdc.wr_pntr_bin_reg[2]\,
      \gnxpm_cdc.wr_pntr_bin_reg[4]\(4 downto 0) => Q(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gr1.gr1_int.rfwft_n_3\,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc1.count_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  \gc1.count_reg[0]\(2 downto 0) <= rd_rst_reg(2 downto 0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d2;
  \out\(1 downto 0) <= wr_rst_reg(1 downto 0);
  ram_full_i_reg <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff
     port map (
      in0(0) => rd_rst_asreg,
      \out\ => p_7_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4
     port map (
      in0(0) => wr_rst_asreg,
      \out\ => p_8_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      \Q_reg_reg[0]_0\ => p_9_out,
      in0(0) => rd_rst_asreg,
      \out\ => p_7_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      \Q_reg_reg[0]_0\ => p_10_out,
      in0(0) => wr_rst_asreg,
      \out\ => p_8_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7
     port map (
      \Q_reg_reg[0]_0\ => p_9_out,
      in0(0) => rd_rst_asreg,
      \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1\,
      \out\ => p_11_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8
     port map (
      \Q_reg_reg[0]_0\ => p_10_out,
      in0(0) => wr_rst_asreg,
      \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1\,
      \out\ => p_12_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9
     port map (
      \out\ => p_11_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10
     port map (
      \out\ => p_12_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_14 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc1.count_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_14 : entity is "reset_blk_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_14 is
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  \gc1.count_reg[0]\(2 downto 0) <= rd_rst_reg(2 downto 0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d2;
  \out\(1 downto 0) <= wr_rst_reg(1 downto 0);
  ram_full_i_reg <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15
     port map (
      in0(0) => rd_rst_asreg,
      \out\ => p_7_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16
     port map (
      in0(0) => wr_rst_asreg,
      \out\ => p_8_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      \Q_reg_reg[0]_0\ => p_9_out,
      in0(0) => rd_rst_asreg,
      \out\ => p_7_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      \Q_reg_reg[0]_0\ => p_10_out,
      in0(0) => wr_rst_asreg,
      \out\ => p_8_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19
     port map (
      \Q_reg_reg[0]_0\ => p_9_out,
      in0(0) => rd_rst_asreg,
      \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1\,
      \out\ => p_11_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20
     port map (
      \Q_reg_reg[0]_0\ => p_10_out,
      in0(0) => wr_rst_asreg,
      \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1\,
      \out\ => p_12_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21
     port map (
      \out\ => p_11_out,
      rd_clk => rd_clk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22
     port map (
      \out\ => p_12_out,
      wr_clk => wr_clk
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_RST_BUSY : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_4 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as
     port map (
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(4),
      full => full,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\ => wpntr_n_4,
      \gnxpm_cdc.rd_pntr_bin_reg[4]\(0) => \gnxpm_cdc.rd_pntr_bin_reg[4]\(4),
      \out\ => \out\,
      ram_full_i_reg_0 => \gwas.wsts_n_1\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(3) => wr_pntr_plus2(4),
      Q(2 downto 0) => Q(2 downto 0),
      WR_RST_BUSY => WR_RST_BUSY,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\ => \gnxpm_cdc.rd_pntr_bin_reg[3]\,
      \gnxpm_cdc.rd_pntr_bin_reg[4]\(4 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[4]\(4 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[4]\(4 downto 0) => \gnxpm_cdc.wr_pntr_gc_reg[4]\(4 downto 0),
      ram_full_fb_i_reg => \gwas.wsts_n_1\,
      ram_full_i_reg => wpntr_n_4,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_13 is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_RST_BUSY : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_13 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_13 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_4 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_23
     port map (
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(4),
      full => full,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\ => wpntr_n_4,
      \gnxpm_cdc.rd_pntr_bin_reg[4]\(0) => \gnxpm_cdc.rd_pntr_bin_reg[4]\(4),
      \out\ => \out\,
      ram_full_i_reg_0 => \gwas.wsts_n_1\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_24
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(3) => wr_pntr_plus2(4),
      Q(2 downto 0) => Q(2 downto 0),
      WR_RST_BUSY => WR_RST_BUSY,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\ => \gnxpm_cdc.rd_pntr_bin_reg[3]\,
      \gnxpm_cdc.rd_pntr_bin_reg[4]\(4 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[4]\(4 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[4]\(4 downto 0) => \gnxpm_cdc.wr_pntr_gc_reg[4]\(4 downto 0),
      ram_full_fb_i_reg => \gwas.wsts_n_1\,
      ram_full_i_reg => wpntr_n_4,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_counters is
  port (
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aresetn_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Add_in_Valid : in STD_LOGIC;
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]\ : in STD_LOGIC;
    p_in_d1_cdc_from_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    core_aresetn : in STD_LOGIC;
    \Metrics_Cnt_Reset_Final__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FBC_Rd_Vld_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_counters;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_counters is
begin
axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_sel_n_cnt
     port map (
      Add_in_Valid => Add_in_Valid,
      D(31 downto 0) => D(31 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      FBC_Rd_Vld_reg(31 downto 0) => FBC_Rd_Vld_reg(31 downto 0),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]\ => \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]\,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(15 downto 0) => \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(15 downto 0),
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\(3 downto 0) => \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\(3 downto 0),
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(3 downto 0) => \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(3 downto 0),
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(31 downto 0),
      \Metrics_Cnt_Reset_Final__0\ => \Metrics_Cnt_Reset_Final__0\,
      Q(15 downto 0) => Q(15 downto 0),
      S(3 downto 0) => S(3 downto 0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => core_aresetn_0,
      \out\(0) => \out\(0),
      p_in_d1_cdc_from_reg => p_in_d1_cdc_from_reg,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      \s_level_out_bus_d4_reg[2]\(0) => \s_level_out_bus_d4_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 29 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gcx.clkx_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_5_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs
     port map (
      AR(0) => wr_rst_i(0),
      D(0) => gray2bin(0),
      Q(4 downto 0) => p_22_out(4 downto 0),
      \gc1.count_d2_reg[3]\(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \gc1.count_d2_reg[3]\(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gc1.count_d2_reg[3]\(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      \gc1.count_d2_reg[3]\(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gc1.count_d2_reg[4]\(3) => p_0_out_0(4),
      \gc1.count_d2_reg[4]\(2 downto 0) => p_0_out_0(2 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \gic0.gc0.count_reg[3]\(2 downto 0) => wr_pntr_plus2(3 downto 1),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => rd_rst_i(1),
      \out\(4 downto 0) => p_9_out(4 downto 0),
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      ram_full_i_reg_0(4 downto 0) => p_23_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gcx.clkx/\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_9_out(2),
      I1 => p_9_out(0),
      I2 => p_9_out(1),
      I3 => p_9_out(4),
      I4 => p_9_out(3),
      O => gray2bin(0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      AR(0) => rd_rst_i(2),
      E(0) => p_5_out,
      Q(4 downto 0) => p_22_out(4 downto 0),
      empty => empty,
      \gc1.count_reg[0]\(0) => ram_rd_en_i,
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gnxpm_cdc.wr_pntr_bin_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      AR(0) => wr_rst_i(1),
      E(0) => p_18_out,
      Q(2 downto 0) => wr_pntr_plus2(3 downto 1),
      WR_RST_BUSY => rstblk_n_6,
      full => full,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      \gnxpm_cdc.rd_pntr_bin_reg[4]\(4 downto 0) => p_23_out(4 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \out\ => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      AR(0) => rd_rst_i(0),
      E(0) => p_18_out,
      din(29 downto 0) => din(29 downto 0),
      dout(19 downto 0) => dout(19 downto 0),
      \gc1.count_d2_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_5_out,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
     port map (
      \gc1.count_reg[0]\(2 downto 0) => rd_rst_i(2 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_ff_i,
      \out\(1 downto 0) => wr_rst_i(1 downto 0),
      ram_full_i_reg => rstblk_n_6,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gray2bin : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_11
     port map (
      AR(0) => wr_rst_i(0),
      D(0) => gray2bin(0),
      Q(4 downto 0) => p_22_out(4 downto 0),
      \gc1.count_d2_reg[3]\(3) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gc1.count_d2_reg[3]\(2) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      \gc1.count_d2_reg[3]\(1) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gc1.count_d2_reg[3]\(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      \gc1.count_d2_reg[4]\(3) => p_0_out_0(4),
      \gc1.count_d2_reg[4]\(2 downto 0) => p_0_out_0(2 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \gic0.gc0.count_reg[3]\(2 downto 0) => wr_pntr_plus2(3 downto 1),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => rd_rst_i(1),
      \out\(4 downto 0) => p_9_out(4 downto 0),
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      ram_full_i_reg_0(4 downto 0) => p_23_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gcx.clkx/\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_9_out(2),
      I1 => p_9_out(0),
      I2 => p_9_out(1),
      I3 => p_9_out(4),
      I4 => p_9_out(3),
      O => gray2bin(0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_12
     port map (
      AR(0) => rd_rst_i(2),
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => p_22_out(4 downto 0),
      empty => empty,
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(3) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(2) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(1) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gnxpm_cdc.rd_pntr_gc_reg[3]\(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      \gnxpm_cdc.rd_pntr_gc_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gnxpm_cdc.wr_pntr_bin_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_13
     port map (
      AR(0) => wr_rst_i(1),
      E(0) => p_18_out,
      Q(2 downto 0) => wr_pntr_plus2(3 downto 1),
      WR_RST_BUSY => rstblk_n_6,
      full => full,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      \gnxpm_cdc.rd_pntr_bin_reg[4]\(4 downto 0) => p_23_out(4 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \out\ => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\
     port map (
      E(0) => p_18_out,
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      \gc1.count_d2_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => ram_rd_en_i,
      \gpregsm1.curr_fwft_state_reg[1]_0\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \gpregsm1.curr_fwft_state_reg[1]_0\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\(0) => rd_rst_i(0),
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_14
     port map (
      \gc1.count_reg[0]\(2 downto 0) => rd_rst_i(2 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_ff_i,
      \out\(1 downto 0) => wr_rst_i(1 downto 0),
      ram_full_i_reg => rstblk_n_6,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 29 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      din(29 downto 0) => din(29 downto 0),
      dout(19 downto 0) => dout(19 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\
     port map (
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 29 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      din(29 downto 0) => din(29 downto 0),
      dout(19 downto 0) => dout(19 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\ : entity is "fifo_generator_v13_1_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\
     port map (
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 68;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 68;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 67 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(67) <= \^dout\(67);
  dout(66) <= \<const0>\;
  dout(65) <= \<const0>\;
  dout(64) <= \<const0>\;
  dout(63) <= \<const0>\;
  dout(62) <= \<const0>\;
  dout(61) <= \<const0>\;
  dout(60) <= \<const0>\;
  dout(59) <= \<const0>\;
  dout(58) <= \<const0>\;
  dout(57) <= \<const0>\;
  dout(56) <= \<const0>\;
  dout(55) <= \<const0>\;
  dout(54) <= \<const0>\;
  dout(53) <= \<const0>\;
  dout(52) <= \<const0>\;
  dout(51) <= \<const0>\;
  dout(50) <= \<const0>\;
  dout(49) <= \<const0>\;
  dout(48) <= \<const0>\;
  dout(47) <= \<const0>\;
  dout(46) <= \<const0>\;
  dout(45) <= \<const0>\;
  dout(44 downto 35) <= \^dout\(44 downto 35);
  dout(34) <= \<const0>\;
  dout(33) <= \<const0>\;
  dout(32 downto 30) <= \^dout\(32 downto 30);
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 5) <= \^dout\(7 downto 5);
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2 downto 0) <= \^dout\(2 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth
     port map (
      din(29 downto 28) => din(67 downto 66),
      din(27 downto 19) => din(47 downto 39),
      din(18 downto 11) => din(37 downto 30),
      din(10 downto 2) => din(11 downto 3),
      din(1 downto 0) => din(1 downto 0),
      dout(19) => \^dout\(67),
      dout(18 downto 9) => \^dout\(44 downto 35),
      dout(8 downto 6) => \^dout\(32 downto 30),
      dout(5 downto 3) => \^dout\(7 downto 5),
      dout(2 downto 0) => \^dout\(2 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 3;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 3;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "fifo_generator_v13_1_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\
     port map (
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_async_fifo is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rd_en : out STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 29 downto 0 );
    slot_0_axi_aresetn : in STD_LOGIC;
    core_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_async_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_async_fifo is
  signal fifo_empty : STD_LOGIC;
  signal fifo_full : STD_LOGIC;
  signal fifo_wr_en : STD_LOGIC;
  signal inst_i_1_n_0 : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal NLW_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 66 downto 3 );
  signal NLW_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of inst : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of inst : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of inst : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of inst : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of inst : label is 68;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of inst : label is 68;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of inst : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of inst : label is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of inst : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of inst : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of inst : label is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of inst : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of inst : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of inst : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of inst : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of inst : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of inst : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of inst : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of inst : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of inst : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of inst : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of inst : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of inst : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of inst : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of inst : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of inst : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of inst : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of inst : label is 1;
begin
  rd_en <= \^rd_en\;
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3
     port map (
      almost_empty => NLW_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_inst_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_inst_dbiterr_UNCONNECTED,
      din(67 downto 66) => din(29 downto 28),
      din(65 downto 48) => B"000000000000000000",
      din(47 downto 39) => din(27 downto 19),
      din(38) => '0',
      din(37 downto 30) => din(18 downto 11),
      din(29 downto 12) => B"000000000000000000",
      din(11 downto 3) => din(10 downto 2),
      din(2) => '0',
      din(1 downto 0) => din(1 downto 0),
      dout(67) => D(19),
      dout(66 downto 45) => NLW_inst_dout_UNCONNECTED(66 downto 45),
      dout(44 downto 35) => D(18 downto 9),
      dout(34 downto 33) => NLW_inst_dout_UNCONNECTED(34 downto 33),
      dout(32 downto 30) => D(8 downto 6),
      dout(29 downto 8) => NLW_inst_dout_UNCONNECTED(29 downto 8),
      dout(7 downto 5) => D(5 downto 3),
      dout(4 downto 3) => NLW_inst_dout_UNCONNECTED(4 downto 3),
      dout(2 downto 0) => D(2 downto 0),
      empty => fifo_empty,
      full => fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_inst_overflow_UNCONNECTED,
      prog_empty => NLW_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => core_aclk,
      rd_data_count(4 downto 0) => NLW_inst_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => \^rd_en\,
      rd_rst => '0',
      rd_rst_busy => NLW_inst_rd_rst_busy_UNCONNECTED,
      rst => inst_i_1_n_0,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '1',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_inst_underflow_UNCONNECTED,
      valid => NLW_inst_valid_UNCONNECTED,
      wr_ack => NLW_inst_wr_ack_UNCONNECTED,
      wr_clk => slot_0_axi_aclk,
      wr_data_count(4 downto 0) => NLW_inst_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => fifo_wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_inst_wr_rst_busy_UNCONNECTED
    );
inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => slot_0_axi_aresetn,
      I1 => core_aresetn,
      O => inst_i_1_n_0
    );
inst_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_full,
      O => fifo_wr_en
    );
inst_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_empty,
      O => \^rd_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_async_fifo__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_en : out STD_LOGIC;
    ext_clk_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    UNCONN_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ext_rstn_0 : in STD_LOGIC;
    core_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_async_fifo__parameterized0\ : entity is "axi_perf_mon_v5_0_13_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_async_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_async_fifo__parameterized0\ is
  signal fifo_empty : STD_LOGIC;
  signal fifo_full : STD_LOGIC;
  signal fifo_wr_en : STD_LOGIC;
  signal \inst_i_1__0_n_0\ : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal NLW_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of inst : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of inst : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of inst : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of inst : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of inst : label is 3;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of inst : label is 3;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of inst : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of inst : label is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of inst : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of inst : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of inst : label is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of inst : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of inst : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of inst : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of inst : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of inst : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of inst : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of inst : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of inst : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of inst : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of inst : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of inst : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of inst : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of inst : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of inst : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of inst : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of inst : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of inst : label is 1;
begin
  rd_en <= \^rd_en\;
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\
     port map (
      almost_empty => NLW_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_inst_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_inst_dbiterr_UNCONNECTED,
      din(2 downto 0) => UNCONN_IN(2 downto 0),
      dout(2 downto 0) => D(2 downto 0),
      empty => fifo_empty,
      full => fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_inst_overflow_UNCONNECTED,
      prog_empty => NLW_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => core_aclk,
      rd_data_count(4 downto 0) => NLW_inst_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => \^rd_en\,
      rd_rst => '0',
      rd_rst_busy => NLW_inst_rd_rst_busy_UNCONNECTED,
      rst => \inst_i_1__0_n_0\,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '1',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_inst_underflow_UNCONNECTED,
      valid => NLW_inst_valid_UNCONNECTED,
      wr_ack => NLW_inst_wr_ack_UNCONNECTED,
      wr_clk => ext_clk_0,
      wr_data_count(4 downto 0) => NLW_inst_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => fifo_wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_inst_wr_rst_busy_UNCONNECTED
    );
\inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ext_rstn_0,
      I1 => core_aresetn,
      O => \inst_i_1__0_n_0\
    );
\inst_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_full,
      O => fifo_wr_en
    );
\inst_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_empty,
      O => \^rd_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_mon_fifo is
  port (
    Slot_0_Sync_Data_Valid : out STD_LOGIC;
    \wr_byte_cnt_d1_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \wr_byte_cnt_d1_reg[1]\ : out STD_LOGIC;
    \wr_byte_cnt_d1_reg[2]\ : out STD_LOGIC;
    Write_going_on_reg : out STD_LOGIC;
    Write_iss_going_on_reg : out STD_LOGIC;
    Num_RLasts_En0 : out STD_LOGIC;
    Num_BValids_En0 : out STD_LOGIC;
    Mst_Rd_Idle_Cnt_En0 : out STD_LOGIC;
    Read_Beat_Cnt_En0 : out STD_LOGIC;
    Rtrans_Cnt_En0 : out STD_LOGIC;
    Wtrans_Cnt_En0 : out STD_LOGIC;
    p_40_in : out STD_LOGIC;
    First_Read : out STD_LOGIC;
    Read_going_on_reg : out STD_LOGIC;
    wr_latency_start : out STD_LOGIC;
    Wr_Add_Issue_reg : out STD_LOGIC;
    Wr_Idle : out STD_LOGIC;
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_iss_going_on : out STD_LOGIC;
    Last_Write : out STD_LOGIC;
    First_Write : out STD_LOGIC;
    Write_Beat : out STD_LOGIC;
    rd_latency_start : out STD_LOGIC;
    Rd_Add_Issue6_out : out STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 29 downto 0 );
    core_aresetn_0 : in STD_LOGIC;
    slot_0_axi_aresetn : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    Write_going_on : in STD_LOGIC;
    Write_iss_going_on_reg_0 : in STD_LOGIC;
    Metrics_Cnt_En_Int : in STD_LOGIC;
    Read_Beat_Cnt_En1 : in STD_LOGIC;
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC;
    \WID_Mask_CDC_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RID_Mask_CDC_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Read_going_on : in STD_LOGIC;
    Wr_Lat_Start : in STD_LOGIC;
    Wr_Add_Issue_reg_0 : in STD_LOGIC;
    No_Wr_Ready : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    Rd_Add_Issue_reg : in STD_LOGIC;
    No_Rd_Ready_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_mon_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_mon_fifo is
  signal Fifo_Data_Out : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Slot_0_Sync_Data_Out : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \^slot_0_sync_data_valid\ : STD_LOGIC;
  signal fifo_rd_en : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of First_Read_reg_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of First_Write_d1_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of Last_Write_d1_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of Read_going_on_i_3 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Slv_Wr_Idle_Cnt_i[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Slv_Wr_Idle_Cnt_i[0]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Slv_Wr_Idle_Fifo_Wr_data[31]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of Write_Beat_d1_i_1 : label is "soft_lutpair147";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  Slot_0_Sync_Data_Valid <= \^slot_0_sync_data_valid\;
First_Read_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^slot_0_sync_data_valid\,
      I1 => Slot_0_Sync_Data_Out(0),
      I2 => Slot_0_Sync_Data_Out(1),
      I3 => Read_going_on,
      O => First_Read
    );
First_Write_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Slot_0_Sync_Data_Out(36),
      I1 => \^q\(5),
      I2 => \^slot_0_sync_data_valid\,
      I3 => Write_going_on,
      O => First_Write
    );
\GEN_ARSIZE_F1.Mst_Rd_Idle_Cnt_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000808080808"
    )
        port map (
      I0 => \s_level_out_bus_d4_reg[0]\,
      I1 => Slot_0_Sync_Data_Out(1),
      I2 => Slot_0_Sync_Data_Out(0),
      I3 => \^q\(1),
      I4 => \RID_Mask_CDC_reg[0]\(0),
      I5 => \out\(0),
      O => Mst_Rd_Idle_Cnt_En0
    );
\GEN_ARSIZE_F1.Num_BValids_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \s_level_out_bus_d4_reg[0]\,
      I1 => Slot_0_Sync_Data_Out(31),
      I2 => Slot_0_Sync_Data_Out(32),
      I3 => Slot_0_Sync_Data_Out(35),
      I4 => \WID_Mask_CDC_reg[0]\(0),
      I5 => \out\(0),
      O => Num_BValids_En0
    );
\GEN_ARSIZE_F1.Num_RLasts_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Metrics_Cnt_En_Int,
      I1 => \^slot_0_sync_data_valid\,
      I2 => Slot_0_Sync_Data_Out(1),
      I3 => Slot_0_Sync_Data_Out(0),
      I4 => \^q\(0),
      I5 => Read_Beat_Cnt_En1,
      O => Num_RLasts_En0
    );
\GEN_ARSIZE_F1.Read_Beat_Cnt_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => Slot_0_Sync_Data_Out(0),
      I1 => Slot_0_Sync_Data_Out(1),
      I2 => \s_level_out_bus_d4_reg[0]\,
      I3 => \^q\(1),
      I4 => \RID_Mask_CDC_reg[0]\(0),
      I5 => \out\(0),
      O => Read_Beat_Cnt_En0
    );
\GEN_ARSIZE_F1.Rtrans_Cnt_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \s_level_out_bus_d4_reg[0]\,
      I3 => \^q\(4),
      I4 => \RID_Mask_CDC_reg[0]\(0),
      I5 => \out\(0),
      O => Rtrans_Cnt_En0
    );
\GEN_ARSIZE_F1.Wtrans_Cnt_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \s_level_out_bus_d4_reg[0]\,
      I1 => \^q\(7),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \WID_Mask_CDC_reg[0]\(0),
      I5 => \out\(0),
      O => Wtrans_Cnt_En0
    );
Last_Read_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^slot_0_sync_data_valid\,
      I1 => Slot_0_Sync_Data_Out(0),
      I2 => Slot_0_Sync_Data_Out(1),
      I3 => \^q\(0),
      O => p_40_in
    );
Last_Write_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Slot_0_Sync_Data_Out(36),
      I1 => \^q\(5),
      I2 => \^slot_0_sync_data_valid\,
      I3 => \^q\(6),
      O => Last_Write
    );
Rd_Add_Issue_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => No_Rd_Ready_reg,
      I1 => \^slot_0_sync_data_valid\,
      I2 => Rd_Lat_Start,
      I3 => \^q\(3),
      O => Rd_Add_Issue6_out
    );
\Rd_Latency_Fifo_Wr_Data[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^slot_0_sync_data_valid\,
      I3 => Rd_Lat_Start,
      I4 => Rd_Add_Issue_reg,
      O => rd_latency_start
    );
Read_going_on_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Slot_0_Sync_Data_Out(1),
      I1 => Slot_0_Sync_Data_Out(0),
      I2 => \^slot_0_sync_data_valid\,
      O => Read_going_on_reg
    );
\Slv_Wr_Idle_Cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^slot_0_sync_data_valid\,
      I2 => \^q\(5),
      I3 => Slot_0_Sync_Data_Out(36),
      I4 => rst_int_n,
      O => Write_iss_going_on
    );
\Slv_Wr_Idle_Cnt_i[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^slot_0_sync_data_valid\,
      I1 => \^q\(5),
      I2 => Slot_0_Sync_Data_Out(36),
      O => Wr_Idle
    );
\Slv_Wr_Idle_Fifo_Wr_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^slot_0_sync_data_valid\,
      I2 => \^q\(5),
      I3 => Slot_0_Sync_Data_Out(36),
      I4 => rst_int_n,
      O => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(0)
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(0),
      Q => Slot_0_Sync_Data_Out(0),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(1),
      Q => Slot_0_Sync_Data_Out(1),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(2),
      Q => \^q\(0),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(30),
      Q => \^q\(4),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(31),
      Q => Slot_0_Sync_Data_Out(31),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(32),
      Q => Slot_0_Sync_Data_Out(32),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(35),
      Q => Slot_0_Sync_Data_Out(35),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(36),
      Q => Slot_0_Sync_Data_Out(36),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(37),
      Q => \^q\(5),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(38),
      Q => \^q\(6),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(39),
      Q => Slot_0_Sync_Data_Out(39),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(40),
      Q => Slot_0_Sync_Data_Out(40),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(41),
      Q => Slot_0_Sync_Data_Out(41),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(42),
      Q => Slot_0_Sync_Data_Out(42),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(43),
      Q => \^q\(7),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(44),
      Q => \^q\(8),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(5),
      Q => \^q\(1),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(67),
      Q => \^q\(9),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(6),
      Q => \^q\(2),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(7),
      Q => \^q\(3),
      R => core_aresetn_0
    );
\USE_MON_FIFO.async_fifo_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_async_fifo
     port map (
      D(19) => Fifo_Data_Out(67),
      D(18 downto 9) => Fifo_Data_Out(44 downto 35),
      D(8 downto 6) => Fifo_Data_Out(32 downto 30),
      D(5 downto 3) => Fifo_Data_Out(7 downto 5),
      D(2 downto 0) => Fifo_Data_Out(2 downto 0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      din(29 downto 0) => din(29 downto 0),
      rd_en => fifo_rd_en,
      slot_0_axi_aclk => slot_0_axi_aclk,
      slot_0_axi_aresetn => slot_0_axi_aresetn
    );
\USE_MON_FIFO.fifo_rd_en_reg_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => fifo_rd_en,
      Q => \^slot_0_sync_data_valid\,
      R => core_aresetn_0
    );
Wr_Add_Issue_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^slot_0_sync_data_valid\,
      I1 => \^q\(8),
      I2 => No_Wr_Ready,
      O => Wr_Add_Issue_reg
    );
Write_Beat_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^slot_0_sync_data_valid\,
      I1 => \^q\(5),
      I2 => Slot_0_Sync_Data_Out(36),
      O => Write_Beat
    );
Write_going_on_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08888888C8888888"
    )
        port map (
      I0 => Write_going_on,
      I1 => rst_int_n,
      I2 => Slot_0_Sync_Data_Out(36),
      I3 => \^q\(5),
      I4 => \^slot_0_sync_data_valid\,
      I5 => \^q\(6),
      O => Write_going_on_reg
    );
Write_iss_going_on_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C888888CC888888"
    )
        port map (
      I0 => Write_iss_going_on_reg_0,
      I1 => rst_int_n,
      I2 => Slot_0_Sync_Data_Out(36),
      I3 => \^q\(5),
      I4 => \^slot_0_sync_data_valid\,
      I5 => \^q\(6),
      O => Write_iss_going_on_reg
    );
\wr_byte_cnt_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000000000000"
    )
        port map (
      I0 => Slot_0_Sync_Data_Out(41),
      I1 => Slot_0_Sync_Data_Out(42),
      I2 => Slot_0_Sync_Data_Out(39),
      I3 => Slot_0_Sync_Data_Out(40),
      I4 => \^slot_0_sync_data_valid\,
      I5 => rst_int_n,
      O => \wr_byte_cnt_d1_reg[0]\
    );
\wr_byte_cnt_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8000000000000"
    )
        port map (
      I0 => Slot_0_Sync_Data_Out(42),
      I1 => Slot_0_Sync_Data_Out(39),
      I2 => Slot_0_Sync_Data_Out(40),
      I3 => Slot_0_Sync_Data_Out(41),
      I4 => \^slot_0_sync_data_valid\,
      I5 => rst_int_n,
      O => \wr_byte_cnt_d1_reg[1]\
    );
\wr_byte_cnt_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Slot_0_Sync_Data_Out(40),
      I1 => Slot_0_Sync_Data_Out(39),
      I2 => Slot_0_Sync_Data_Out(41),
      I3 => Slot_0_Sync_Data_Out(42),
      I4 => \^slot_0_sync_data_valid\,
      I5 => rst_int_n,
      O => \wr_byte_cnt_d1_reg[2]\
    );
wr_latency_start_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^slot_0_sync_data_valid\,
      I2 => \^q\(7),
      I3 => Wr_Lat_Start,
      I4 => Wr_Add_Issue_reg_0,
      O => wr_latency_start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_mon_fifo__parameterized0\ is
  port (
    Ext_Event_going_on_reg : out STD_LOGIC;
    Ext_Event_Valid_d1_reg : out STD_LOGIC;
    Ext_Event_d1_reg : out STD_LOGIC;
    ext_clk_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    UNCONN_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    core_aresetn_0 : in STD_LOGIC;
    Ext_Event_going_on : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    ext_rstn_0 : in STD_LOGIC;
    core_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_mon_fifo__parameterized0\ : entity is "axi_perf_mon_v5_0_13_mon_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_mon_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_mon_fifo__parameterized0\ is
  signal Ext_Event0_Sync_Data_Out : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal Ext_Event0_Sync_Data_Valid : STD_LOGIC;
  signal Fifo_Data_Out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal fifo_rd_en : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Ext_Event_Valid_d1_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of Ext_Event_going_on_i_1 : label is "soft_lutpair133";
begin
Ext_Event_Valid_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Ext_Event0_Sync_Data_Valid,
      I1 => rst_int_n,
      O => Ext_Event_Valid_d1_reg
    );
Ext_Event_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0]\,
      I1 => rst_int_n,
      O => Ext_Event_d1_reg
    );
Ext_Event_going_on_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0A0A0"
    )
        port map (
      I0 => Ext_Event_going_on,
      I1 => Ext_Event0_Sync_Data_Out(2),
      I2 => rst_int_n,
      I3 => Ext_Event0_Sync_Data_Out(1),
      I4 => Ext_Event0_Sync_Data_Valid,
      O => Ext_Event_going_on_reg
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(0),
      Q => \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0]\,
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(1),
      Q => Ext_Event0_Sync_Data_Out(1),
      R => core_aresetn_0
    );
\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Fifo_Data_Out(2),
      Q => Ext_Event0_Sync_Data_Out(2),
      R => core_aresetn_0
    );
\USE_MON_FIFO.async_fifo_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_async_fifo__parameterized0\
     port map (
      D(2 downto 0) => Fifo_Data_Out(2 downto 0),
      UNCONN_IN(2 downto 0) => UNCONN_IN(2 downto 0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      ext_clk_0 => ext_clk_0,
      ext_rstn_0 => ext_rstn_0,
      rd_en => fifo_rd_en
    );
\USE_MON_FIFO.fifo_rd_en_reg_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => fifo_rd_en,
      Q => Ext_Event0_Sync_Data_Valid,
      R => core_aresetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_advanced is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    trigger_in_ack : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[61]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_reg[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_En : out STD_LOGIC;
    O322 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O323 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O324 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O325 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O326 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O327 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O328 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O329 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wren0 : out STD_LOGIC;
    O330 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O333 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O334 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O335 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O336 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O337 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O338 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O339 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O340 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O342 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O343 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    F1_Wr_Data : out STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 29 downto 0 );
    dout0_0 : in STD_LOGIC;
    dout0_1 : in STD_LOGIC;
    dout0_2 : in STD_LOGIC;
    dout0_3 : in STD_LOGIC;
    dout0_4 : in STD_LOGIC;
    ext_clk_0 : in STD_LOGIC;
    UNCONN_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    trigger_in : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    slot_0_axi_aresetn : in STD_LOGIC;
    ext_rstn_0 : in STD_LOGIC;
    dout0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Count_Out_i_reg[31]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Rd_Latency_Fifo_Wr_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Beat_fifo_Wr_data_reg[61]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_level_out_d4_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_level_out_d4_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_advanced;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_advanced is
  signal ARID_reg : STD_LOGIC;
  signal Addr_3downto0_is_0x4 : STD_LOGIC;
  signal Addr_3downto0_is_0x8 : STD_LOGIC;
  signal Addr_3downto0_is_0xC : STD_LOGIC;
  signal Addr_7downto4_is_0x0 : STD_LOGIC;
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal Bus2IP_RdCE : STD_LOGIC;
  signal Control_Bits_sync : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Control_Set_Rd_En : STD_LOGIC;
  signal Control_Set_Wr_En : STD_LOGIC;
  signal En_Id_Based : STD_LOGIC;
  signal Event_Log_En : STD_LOGIC;
  signal Event_Log_Set_Rd_En : STD_LOGIC;
  signal Ext_Event_going_on : STD_LOGIC;
  signal Ext_Trig_Metric_en : STD_LOGIC;
  signal External_Event_Cnt_En : STD_LOGIC;
  signal F12_Rd_Vld : STD_LOGIC;
  signal F1_Rd_Data : STD_LOGIC;
  signal \^f1_wr_en\ : STD_LOGIC;
  signal F2_Rd_Data : STD_LOGIC;
  signal \F34_Rd_Vld_reg__0\ : STD_LOGIC;
  signal FBC1_Rd_Data : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal FBC_Rd_Data : STD_LOGIC;
  signal FBC_Rd_Vld : STD_LOGIC;
  signal FSWI1_Rd_Data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FSWI_Rd_Data : STD_LOGIC;
  signal FSWI_Rd_Vld : STD_LOGIC;
  signal First_Read : STD_LOGIC;
  signal First_Read_reg : STD_LOGIC;
  signal First_Write : STD_LOGIC;
  signal \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_12\ : STD_LOGIC;
  signal \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_6\ : STD_LOGIC;
  signal \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_9\ : STD_LOGIC;
  signal \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3\ : STD_LOGIC;
  signal \GEN_SYNC[0].cdc_sync_inst/p_0_in0_in\ : STD_LOGIC;
  signal \GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg0\ : STD_LOGIC;
  signal \GEN_SYNC[1].cdc_sync_inst/p_0_in0_in\ : STD_LOGIC;
  signal \GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg0\ : STD_LOGIC;
  signal \GEN_SYNC[3].cdc_sync_inst/p_0_in0_in\ : STD_LOGIC;
  signal \GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg0\ : STD_LOGIC;
  signal Global_Clk_Cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Global_Clk_Cnt_En : STD_LOGIC;
  signal Global_Clk_Cnt_LSB_Rd_En : STD_LOGIC;
  signal Global_Clk_Cnt_MSB_Rd_En : STD_LOGIC;
  signal Global_Clk_Cnt_Reset : STD_LOGIC;
  signal Global_Clk_Cnt_Set_Rd_En : STD_LOGIC;
  signal Global_Intr_En : STD_LOGIC;
  signal Global_Intr_En_i_1_n_0 : STD_LOGIC;
  signal ID_Mask_Rd_En : STD_LOGIC;
  signal ID_Mask_Wr_En : STD_LOGIC;
  signal IP2Bus_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IP2Bus_DataValid : STD_LOGIC;
  signal Incr_Reg_Set_Rd_En : STD_LOGIC;
  signal Incrementer_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Interval_Cnt_En : STD_LOGIC;
  signal Interval_Cnt_En0 : STD_LOGIC;
  signal Interval_Cnt_En_i_1_n_0 : STD_LOGIC;
  signal Interval_Cnt_En_sync : STD_LOGIC;
  signal Interval_Cnt_Ld : STD_LOGIC;
  signal Interval_Cnt_Ld_i_1_n_0 : STD_LOGIC;
  signal Interval_Cnt_Ld_sync : STD_LOGIC;
  signal Intr_In_sync : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Intr_Reg_IER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Intr_Reg_IER_Wr_En : STD_LOGIC;
  signal Intr_Reg_ISR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Intr_Reg_Set_Rd_En : STD_LOGIC;
  signal Last_Read_reg : STD_LOGIC;
  signal Last_Write : STD_LOGIC;
  signal Lat_Sample_Reg_Rd_En_d2 : STD_LOGIC;
  signal Lat_Sample_Reg_Rd_En_d3 : STD_LOGIC;
  signal Latency_ID_Rd_En : STD_LOGIC;
  signal Latency_ID_Wr_En : STD_LOGIC;
  signal Metric_Cnt_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal Metric_Sel_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Metric_Sel_Reg_0_Rd_En : STD_LOGIC;
  signal Metric_Sel_Reg_0_Wr_En : STD_LOGIC;
  signal Metrics_Cnt_En : STD_LOGIC;
  signal Metrics_Cnt_En_Int : STD_LOGIC;
  signal Metrics_Cnt_Reset : STD_LOGIC;
  signal \Metrics_Cnt_Reset_Final__0\ : STD_LOGIC;
  signal Mst_Rd_Idle_Cnt_En : STD_LOGIC;
  signal Mst_Rd_Idle_Cnt_En0 : STD_LOGIC;
  signal No_Rd_Ready_i_1_n_0 : STD_LOGIC;
  signal No_Wr_Ready : STD_LOGIC;
  signal No_Wr_Ready_i_1_n_0 : STD_LOGIC;
  signal Num_BValids_En : STD_LOGIC;
  signal Num_BValids_En0 : STD_LOGIC;
  signal Num_RLasts_En0 : STD_LOGIC;
  signal RID_Mask : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Range_Reg_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Range_Reg_0_CDC0 : STD_LOGIC;
  signal Rd_Add_Issue6_out : STD_LOGIC;
  signal Rd_En_sync : STD_LOGIC;
  signal Rd_Lat_Start : STD_LOGIC;
  signal Rd_Latency_Fifo_Empty : STD_LOGIC;
  signal Rd_Latency_Fifo_Wr_En : STD_LOGIC;
  signal Rd_Latency_Fifo_Wr_En1 : STD_LOGIC;
  signal Read_Beat_Cnt_En0 : STD_LOGIC;
  signal Read_Beat_Cnt_En1 : STD_LOGIC;
  signal Read_Latency_One : STD_LOGIC;
  signal Read_going_on : STD_LOGIC;
  signal Reset_On_Sample_Int_Lapse : STD_LOGIC;
  signal Reset_On_Sample_Int_Lapse_i_1_n_0 : STD_LOGIC;
  signal Reset_On_Sample_Int_Lapse_sync : STD_LOGIC;
  signal Rng_Reg_Set_Rd_En : STD_LOGIC;
  signal Rtrans_Cnt_En0 : STD_LOGIC;
  signal S0_Max_Read_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S0_Max_Write_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S0_Min_Read_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S0_Min_Write_Latency : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S0_Read_Byte_Cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  signal S0_Read_Byte_Cnt_En : STD_LOGIC;
  signal S0_Read_Latency : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S0_S_Null_Byte_Cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  signal S0_Write_Latency : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Samp_Incr_Reg_Set_Rd_En : STD_LOGIC;
  signal Samp_Incrementer_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Samp_Metric_Cnt_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Samp_Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal Sample_Cnt_Ld : STD_LOGIC;
  signal \Sample_En__0\ : STD_LOGIC;
  signal Sample_Interval : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Sample_Interval_Cnt_Lapse : STD_LOGIC;
  signal Sample_Interval_i_reg_CDC0 : STD_LOGIC;
  signal Sel_Reg_Set_Rd_En : STD_LOGIC;
  signal Slot_0_Sync_Data_Out : STD_LOGIC_VECTOR ( 67 downto 2 );
  signal Slot_0_Sync_Data_Valid : STD_LOGIC;
  signal Slv_Wr_Idle_Fifo_Wr_data : STD_LOGIC;
  signal Status_Reg_Set_Rd_En : STD_LOGIC;
  signal Streaming_FIFO_Reset : STD_LOGIC;
  signal Use_Ext_Trig : STD_LOGIC;
  signal Use_Ext_Trig_Log : STD_LOGIC;
  signal WID_Mask : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Wr_Idle : STD_LOGIC;
  signal Wr_Lat_End : STD_LOGIC;
  signal Wr_Lat_Start : STD_LOGIC;
  signal Write_Beat : STD_LOGIC;
  signal Write_Beat_Cnt_En : STD_LOGIC;
  signal Write_Latency_En : STD_LOGIC;
  signal Write_going_on : STD_LOGIC;
  signal Write_iss_going_on : STD_LOGIC;
  signal Wtrans_Cnt_En0 : STD_LOGIC;
  signal axi_interface_inst_n_13 : STD_LOGIC;
  signal axi_interface_inst_n_14 : STD_LOGIC;
  signal axi_interface_inst_n_15 : STD_LOGIC;
  signal axi_interface_inst_n_17 : STD_LOGIC;
  signal axi_interface_inst_n_19 : STD_LOGIC;
  signal axi_interface_inst_n_20 : STD_LOGIC;
  signal axi_interface_inst_n_21 : STD_LOGIC;
  signal axi_interface_inst_n_23 : STD_LOGIC;
  signal axi_interface_inst_n_40 : STD_LOGIC;
  signal \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/Add_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/Add_in_Valid\ : STD_LOGIC;
  signal \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/incrementer_input_reg_val\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cdc_sync_inst1/p_0_in\ : STD_LOGIC;
  signal \cdc_sync_inst1/p_1_in\ : STD_LOGIC;
  signal \cdc_sync_inst1/s_out_re\ : STD_LOGIC;
  signal \cdc_sync_inst2/p_0_in\ : STD_LOGIC;
  signal \cdc_sync_inst2/p_0_in0_in\ : STD_LOGIC;
  signal \cdc_sync_inst2/p_1_in\ : STD_LOGIC;
  signal \cdc_sync_inst2/p_in_d1_cdc_from_reg0\ : STD_LOGIC;
  signal \cdc_sync_inst2/s_out_re\ : STD_LOGIC;
  signal metric_calc_inst0_n_177 : STD_LOGIC;
  signal metric_calc_inst0_n_178 : STD_LOGIC;
  signal metric_calc_inst0_n_179 : STD_LOGIC;
  signal metric_calc_inst0_n_19 : STD_LOGIC;
  signal metric_calc_inst0_n_21 : STD_LOGIC;
  signal metric_calc_inst0_n_242 : STD_LOGIC;
  signal metric_calc_inst0_n_245 : STD_LOGIC;
  signal metric_calc_inst0_n_26 : STD_LOGIC;
  signal metric_calc_inst0_n_29 : STD_LOGIC;
  signal metric_calc_inst0_n_308 : STD_LOGIC;
  signal metric_calc_inst0_n_503 : STD_LOGIC;
  signal metric_calc_inst0_n_504 : STD_LOGIC;
  signal metric_calc_inst0_n_63 : STD_LOGIC;
  signal metric_calc_inst0_n_67 : STD_LOGIC;
  signal metric_calc_inst0_n_68 : STD_LOGIC;
  signal metric_counters_inst_n_1 : STD_LOGIC;
  signal metric_counters_inst_n_10 : STD_LOGIC;
  signal metric_counters_inst_n_11 : STD_LOGIC;
  signal metric_counters_inst_n_12 : STD_LOGIC;
  signal metric_counters_inst_n_13 : STD_LOGIC;
  signal metric_counters_inst_n_14 : STD_LOGIC;
  signal metric_counters_inst_n_15 : STD_LOGIC;
  signal metric_counters_inst_n_16 : STD_LOGIC;
  signal metric_counters_inst_n_2 : STD_LOGIC;
  signal metric_counters_inst_n_3 : STD_LOGIC;
  signal metric_counters_inst_n_4 : STD_LOGIC;
  signal metric_counters_inst_n_5 : STD_LOGIC;
  signal metric_counters_inst_n_6 : STD_LOGIC;
  signal metric_counters_inst_n_7 : STD_LOGIC;
  signal metric_counters_inst_n_8 : STD_LOGIC;
  signal metric_counters_inst_n_9 : STD_LOGIC;
  signal mon_fifo_ext_event0_inst_n_0 : STD_LOGIC;
  signal mon_fifo_ext_event0_inst_n_1 : STD_LOGIC;
  signal mon_fifo_ext_event0_inst_n_2 : STD_LOGIC;
  signal mon_fifo_inst_0_n_1 : STD_LOGIC;
  signal mon_fifo_inst_0_n_12 : STD_LOGIC;
  signal mon_fifo_inst_0_n_13 : STD_LOGIC;
  signal mon_fifo_inst_0_n_14 : STD_LOGIC;
  signal mon_fifo_inst_0_n_15 : STD_LOGIC;
  signal mon_fifo_inst_0_n_24 : STD_LOGIC;
  signal mon_fifo_inst_0_n_26 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC;
  signal p_10_out11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_2_out0_out : STD_LOGIC;
  signal p_2_out3_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_40_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_latency_end : STD_LOGIC;
  signal rd_latency_start : STD_LOGIC;
  signal register_module_inst_n_100 : STD_LOGIC;
  signal register_module_inst_n_101 : STD_LOGIC;
  signal register_module_inst_n_102 : STD_LOGIC;
  signal register_module_inst_n_103 : STD_LOGIC;
  signal register_module_inst_n_104 : STD_LOGIC;
  signal register_module_inst_n_105 : STD_LOGIC;
  signal register_module_inst_n_106 : STD_LOGIC;
  signal register_module_inst_n_107 : STD_LOGIC;
  signal register_module_inst_n_108 : STD_LOGIC;
  signal register_module_inst_n_109 : STD_LOGIC;
  signal register_module_inst_n_110 : STD_LOGIC;
  signal register_module_inst_n_111 : STD_LOGIC;
  signal register_module_inst_n_112 : STD_LOGIC;
  signal register_module_inst_n_113 : STD_LOGIC;
  signal register_module_inst_n_114 : STD_LOGIC;
  signal register_module_inst_n_115 : STD_LOGIC;
  signal register_module_inst_n_116 : STD_LOGIC;
  signal register_module_inst_n_117 : STD_LOGIC;
  signal register_module_inst_n_118 : STD_LOGIC;
  signal register_module_inst_n_119 : STD_LOGIC;
  signal register_module_inst_n_120 : STD_LOGIC;
  signal register_module_inst_n_121 : STD_LOGIC;
  signal register_module_inst_n_122 : STD_LOGIC;
  signal register_module_inst_n_123 : STD_LOGIC;
  signal register_module_inst_n_124 : STD_LOGIC;
  signal register_module_inst_n_125 : STD_LOGIC;
  signal register_module_inst_n_126 : STD_LOGIC;
  signal register_module_inst_n_127 : STD_LOGIC;
  signal register_module_inst_n_128 : STD_LOGIC;
  signal register_module_inst_n_129 : STD_LOGIC;
  signal register_module_inst_n_130 : STD_LOGIC;
  signal register_module_inst_n_131 : STD_LOGIC;
  signal register_module_inst_n_132 : STD_LOGIC;
  signal register_module_inst_n_133 : STD_LOGIC;
  signal register_module_inst_n_134 : STD_LOGIC;
  signal register_module_inst_n_135 : STD_LOGIC;
  signal register_module_inst_n_136 : STD_LOGIC;
  signal register_module_inst_n_137 : STD_LOGIC;
  signal register_module_inst_n_138 : STD_LOGIC;
  signal register_module_inst_n_139 : STD_LOGIC;
  signal register_module_inst_n_140 : STD_LOGIC;
  signal register_module_inst_n_141 : STD_LOGIC;
  signal register_module_inst_n_142 : STD_LOGIC;
  signal register_module_inst_n_143 : STD_LOGIC;
  signal register_module_inst_n_144 : STD_LOGIC;
  signal register_module_inst_n_145 : STD_LOGIC;
  signal register_module_inst_n_26 : STD_LOGIC;
  signal register_module_inst_n_35 : STD_LOGIC;
  signal register_module_inst_n_37 : STD_LOGIC;
  signal register_module_inst_n_41 : STD_LOGIC;
  signal register_module_inst_n_42 : STD_LOGIC;
  signal register_module_inst_n_43 : STD_LOGIC;
  signal register_module_inst_n_44 : STD_LOGIC;
  signal register_module_inst_n_61 : STD_LOGIC;
  signal register_module_inst_n_62 : STD_LOGIC;
  signal register_module_inst_n_63 : STD_LOGIC;
  signal register_module_inst_n_64 : STD_LOGIC;
  signal register_module_inst_n_65 : STD_LOGIC;
  signal register_module_inst_n_66 : STD_LOGIC;
  signal register_module_inst_n_67 : STD_LOGIC;
  signal register_module_inst_n_68 : STD_LOGIC;
  signal register_module_inst_n_69 : STD_LOGIC;
  signal register_module_inst_n_70 : STD_LOGIC;
  signal register_module_inst_n_71 : STD_LOGIC;
  signal register_module_inst_n_72 : STD_LOGIC;
  signal register_module_inst_n_75 : STD_LOGIC;
  signal register_module_inst_n_78 : STD_LOGIC;
  signal register_module_inst_n_79 : STD_LOGIC;
  signal register_module_inst_n_80 : STD_LOGIC;
  signal register_module_inst_n_81 : STD_LOGIC;
  signal register_module_inst_n_82 : STD_LOGIC;
  signal register_module_inst_n_83 : STD_LOGIC;
  signal register_module_inst_n_84 : STD_LOGIC;
  signal register_module_inst_n_85 : STD_LOGIC;
  signal register_module_inst_n_86 : STD_LOGIC;
  signal register_module_inst_n_87 : STD_LOGIC;
  signal register_module_inst_n_88 : STD_LOGIC;
  signal register_module_inst_n_89 : STD_LOGIC;
  signal register_module_inst_n_90 : STD_LOGIC;
  signal register_module_inst_n_91 : STD_LOGIC;
  signal register_module_inst_n_92 : STD_LOGIC;
  signal register_module_inst_n_93 : STD_LOGIC;
  signal register_module_inst_n_94 : STD_LOGIC;
  signal register_module_inst_n_95 : STD_LOGIC;
  signal register_module_inst_n_96 : STD_LOGIC;
  signal register_module_inst_n_97 : STD_LOGIC;
  signal register_module_inst_n_98 : STD_LOGIC;
  signal register_module_inst_n_99 : STD_LOGIC;
  signal rid_match_reg : STD_LOGIC;
  signal rst_int_n : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_int_n : signal is "300";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_int_n : signal is "found";
  signal rst_int_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of rst_int_n_0 : signal is "300";
  attribute RTL_MAX_FANOUT of rst_int_n_0 : signal is "found";
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trigger_in_sync : STD_LOGIC;
  signal update_max_Wr_Lat : STD_LOGIC;
  signal update_max_Wr_Lat_i_1_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat : STD_LOGIC;
  signal update_min_Wr_Lat_i_1_n_0 : STD_LOGIC;
  signal wid_match_reg : STD_LOGIC;
  signal wid_match_reg_i_1_n_0 : STD_LOGIC;
  signal wr_latency_end : STD_LOGIC;
  signal wr_latency_start : STD_LOGIC;
  signal \^wren0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Interval_Cnt_Ld_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of Reset_On_Sample_Int_Lapse_i_1 : label is "soft_lutpair174";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of trigger_in_ack_r_reg : label is "no";
  attribute SOFT_HLUTNM of update_max_Wr_Lat_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of update_min_Wr_Lat_i_1 : label is "soft_lutpair175";
begin
  F1_Wr_En <= \^f1_wr_en\;
  SR(0) <= \^sr\(0);
  \out\(0) <= \^out\(0);
  s_axi_rvalid <= \^s_axi_rvalid\;
  wren0 <= \^wren0\;
\GEN_CONTROL_SYNC.control_sig_cdc_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized0\
     port map (
      \Count_Out_i_reg[0]\(0) => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_12\,
      D(8) => Use_Ext_Trig_Log,
      D(7) => Use_Ext_Trig,
      D(6) => Streaming_FIFO_Reset,
      D(5) => En_Id_Based,
      D(4) => Global_Clk_Cnt_Reset,
      D(3) => Global_Clk_Cnt_En,
      D(2) => Event_Log_En,
      D(1) => Metrics_Cnt_Reset,
      D(0) => Metrics_Cnt_En,
      E(0) => \^f1_wr_en\,
      Ext_Trig_Metric_en => Ext_Trig_Metric_en,
      \GEN_ARSIZE_F1.Num_BValids_En_reg\ => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_9\,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      Q(0) => Slot_0_Sync_Data_Out(5),
      RID_Mask(0) => RID_Mask(0),
      Rd_Latency_Fifo_Wr_En => Rd_Latency_Fifo_Wr_En,
      Read_Beat_Cnt_En1 => Read_Beat_Cnt_En1,
      Slot_0_Sync_Data_Valid => Slot_0_Sync_Data_Valid,
      Wr_Add_Issue_reg => metric_calc_inst0_n_19,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => \^sr\(0),
      \out\(5) => Control_Bits_sync(9),
      \out\(4 downto 2) => Control_Bits_sync(5 downto 3),
      \out\(1) => \^out\(0),
      \out\(0) => Control_Bits_sync(0),
      rst_int_n_reg => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_6\,
      \wptr_reg[0]\(0) => \^wren0\
    );
\GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized1\
     port map (
      D(2) => Reset_On_Sample_Int_Lapse_sync,
      D(1) => Interval_Cnt_Ld_sync,
      D(0) => Interval_Cnt_En_sync,
      E(0) => \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3\,
      Reset_On_Sample_Int_Lapse_reg(2) => Reset_On_Sample_Int_Lapse,
      Reset_On_Sample_Int_Lapse_reg(1) => Interval_Cnt_Ld,
      Reset_On_Sample_Int_Lapse_reg(0) => Interval_Cnt_En,
      Sample_Cnt_Ld => Sample_Cnt_Ld,
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      core_aclk => core_aclk,
      core_aresetn => \^sr\(0),
      \out\(0) => Control_Bits_sync(0)
    );
\GEN_INTR_ASYNC.intr_sync_module_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_intr_sync
     port map (
      Intr_In_sync(12 downto 0) => Intr_In_sync(12 downto 0),
      SR(0) => s_level_out_bus_d6(0),
      core_aclk => core_aclk,
      core_aresetn => \^sr\(0),
      \out\ => \GEN_SYNC[0].cdc_sync_inst/p_0_in0_in\,
      p_in_d1_cdc_from_reg0 => \GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg0\,
      p_in_d1_cdc_from_reg0_0 => \GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg0\,
      p_in_d1_cdc_from_reg0_1 => \GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg0\,
      s_axi_aclk => s_axi_aclk,
      s_out_d1_cdc_to_reg => \GEN_SYNC[1].cdc_sync_inst/p_0_in0_in\,
      s_out_d1_cdc_to_reg_0 => \GEN_SYNC[3].cdc_sync_inst/p_0_in0_in\
    );
\GEN_MUX_N_CNT.Add_in_Valid_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FBC_Rd_Vld,
      I1 => FBC_Rd_Data,
      O => Write_Beat_Cnt_En
    );
\GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_samp_intl_cnt
     port map (
      D(1) => Interval_Cnt_Ld_sync,
      D(0) => Interval_Cnt_En_sync,
      E(0) => \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3\,
      Sample_Cnt_Ld => Sample_Cnt_Ld,
      Sample_Interval(31 downto 0) => Sample_Interval(31 downto 0),
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => \^sr\(0),
      \out\(0) => Control_Bits_sync(0),
      p_in_d1_cdc_from_reg => \GEN_SYNC[1].cdc_sync_inst/p_0_in0_in\,
      p_in_d1_cdc_from_reg0 => \GEN_SYNC[1].cdc_sync_inst/p_in_d1_cdc_from_reg0\
    );
Global_Intr_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => axi_interface_inst_n_14,
      I2 => axi_interface_inst_n_40,
      I3 => Global_Intr_En,
      O => Global_Intr_En_i_1_n_0
    );
Interval_Cnt_En_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => Interval_Cnt_En0,
      I2 => Interval_Cnt_En,
      O => Interval_Cnt_En_i_1_n_0
    );
Interval_Cnt_Ld_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => Interval_Cnt_En0,
      I2 => Interval_Cnt_Ld,
      O => Interval_Cnt_Ld_i_1_n_0
    );
Metrics_Cnt_Reset_Final: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAAAAA"
    )
        port map (
      I0 => \^out\(0),
      I1 => Lat_Sample_Reg_Rd_En_d3,
      I2 => Lat_Sample_Reg_Rd_En_d2,
      I3 => Sample_Interval_Cnt_Lapse,
      I4 => Reset_On_Sample_Int_Lapse_sync,
      O => \Metrics_Cnt_Reset_Final__0\
    );
No_Rd_Ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010541000000000"
    )
        port map (
      I0 => Rd_Lat_Start,
      I1 => Slot_0_Sync_Data_Valid,
      I2 => metric_calc_inst0_n_26,
      I3 => Slot_0_Sync_Data_Out(7),
      I4 => Slot_0_Sync_Data_Out(6),
      I5 => rst_int_n_0,
      O => No_Rd_Ready_i_1_n_0
    );
No_Wr_Ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808C808"
    )
        port map (
      I0 => No_Wr_Ready,
      I1 => rst_int_n_0,
      I2 => Slot_0_Sync_Data_Valid,
      I3 => Slot_0_Sync_Data_Out(44),
      I4 => Slot_0_Sync_Data_Out(43),
      O => No_Wr_Ready_i_1_n_0
    );
Reset_On_Sample_Int_Lapse_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => Interval_Cnt_En0,
      I2 => Reset_On_Sample_Int_Lapse,
      O => Reset_On_Sample_Int_Lapse_i_1_n_0
    );
Sample_En: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => Lat_Sample_Reg_Rd_En_d3,
      I1 => Lat_Sample_Reg_Rd_En_d2,
      I2 => s_level_out_d4_reg_0,
      I3 => Sample_Interval_Cnt_Lapse,
      O => \Sample_En__0\
    );
axi_interface_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_axi_interface
     port map (
      Addr_3downto0_is_0x4 => Addr_3downto0_is_0x4,
      Addr_3downto0_is_0x8 => Addr_3downto0_is_0x8,
      Addr_3downto0_is_0xC => Addr_3downto0_is_0xC,
      Addr_7downto4_is_0x0 => Addr_7downto4_is_0x0,
      Bus2IP_RdCE => Bus2IP_RdCE,
      Control_Set_Rd_En => Control_Set_Rd_En,
      Control_Set_Wr_En => Control_Set_Wr_En,
      D(31 downto 0) => IP2Bus_Data(31 downto 0),
      E(0) => axi_interface_inst_n_21,
      Event_Log_Set_Rd_En => Event_Log_Set_Rd_En,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]\(0) => Metric_Sel_Reg_0_Wr_En,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]\(0) => Range_Reg_0_CDC0,
      Global_Clk_Cnt_LSB_Rd_En => Global_Clk_Cnt_LSB_Rd_En,
      Global_Clk_Cnt_MSB_Rd_En => Global_Clk_Cnt_MSB_Rd_En,
      Global_Clk_Cnt_Set_Rd_En => Global_Clk_Cnt_Set_Rd_En,
      Global_Intr_En_reg => axi_interface_inst_n_40,
      ID_Mask_Rd_En => ID_Mask_Rd_En,
      \IER_reg[12]\(0) => Intr_Reg_IER_Wr_En,
      IP2Bus_DataValid_reg => register_module_inst_n_26,
      IP2Bus_DataValid_reg_0(0) => IP2Bus_DataValid,
      Incr_Reg_Set_Rd_En => Incr_Reg_Set_Rd_En,
      Interval_Cnt_En0 => Interval_Cnt_En0,
      Intr_In_sync(12 downto 0) => Intr_In_sync(12 downto 0),
      Intr_Reg_ISR(12 downto 0) => Intr_Reg_ISR(12 downto 0),
      Intr_Reg_Set_Rd_En => Intr_Reg_Set_Rd_En,
      Lat_Enlog_Reg_Set_Rd_En_reg => axi_interface_inst_n_23,
      Lat_Intr_Reg_GIE_Rd_En_reg => axi_interface_inst_n_17,
      Lat_Intr_Reg_IER_Rd_En_reg => axi_interface_inst_n_19,
      Lat_Intr_Reg_ISR_Rd_En_reg => axi_interface_inst_n_20,
      Lat_Status_Reg_FOC_Rd_En_reg => axi_interface_inst_n_13,
      Lat_Status_Reg_FOC_Rd_En_reg_0 => axi_interface_inst_n_14,
      Lat_Status_Reg_WIF_Rd_En_reg => axi_interface_inst_n_15,
      Latency_ID_Rd_En => Latency_ID_Rd_En,
      \Latency_WID_CDC_reg[15]\(0) => Latency_ID_Wr_En,
      Metric_Cnt_Reg_Set_Rd_En => Metric_Cnt_Reg_Set_Rd_En,
      Metric_Sel_Reg_0_Rd_En => Metric_Sel_Reg_0_Rd_En,
      Q(7 downto 0) => Bus2IP_Addr(9 downto 2),
      Rng_Reg_Set_Rd_En => Rng_Reg_Set_Rd_En,
      SR(0) => s_level_out_bus_d6(0),
      Samp_Incr_Reg_Set_Rd_En => Samp_Incr_Reg_Set_Rd_En,
      Samp_Metric_Cnt_Reg_Set_Rd_En => Samp_Metric_Cnt_Reg_Set_Rd_En,
      \Sample_Interval_i_reg_CDC_reg[31]\(0) => Sample_Interval_i_reg_CDC0,
      Sel_Reg_Set_Rd_En => Sel_Reg_Set_Rd_En,
      Status_Reg_Set_Rd_En => Status_Reg_Set_Rd_En,
      \WID_Mask_CDC_reg[15]\(0) => ID_Mask_Wr_En,
      p_0_out => p_0_out,
      p_10_out11_out => p_10_out11_out,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_14_out => p_14_out,
      p_1_out => p_1_out,
      p_23_in => p_23_in,
      p_2_out => p_2_out,
      p_3_out => p_3_out,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      p_6_out7_out => p_6_out7_out,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
ext_calc_inst0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_ext_calc
     port map (
      Ext_Event_going_on => Ext_Event_going_on,
      Ext_Event_going_on_reg_0 => mon_fifo_ext_event0_inst_n_0,
      External_Event_Cnt_En => External_Event_Cnt_En,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]\ => mon_fifo_ext_event0_inst_n_2,
      \USE_MON_FIFO.fifo_rd_en_reg_reg\ => mon_fifo_ext_event0_inst_n_1,
      core_aclk => core_aclk,
      \out\(0) => Control_Bits_sync(0),
      rst_int_n => rst_int_n,
      \s_level_out_bus_d4_reg[1]\ => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_6\
    );
global_clock_counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_glbl_clk_cnt
     port map (
      E(0) => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_12\,
      Q(31 downto 0) => Global_Clk_Cnt(31 downto 0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => \^sr\(0),
      \out\ => \GEN_SYNC[0].cdc_sync_inst/p_0_in0_in\,
      p_in_d1_cdc_from_reg0 => \GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg0\,
      \s_level_out_bus_d4_reg[4]\(1 downto 0) => Control_Bits_sync(4 downto 3)
    );
interrupt_module_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_interrupt_module
     port map (
      E(0) => Intr_Reg_IER_Wr_En,
      Global_Intr_En => Global_Intr_En,
      Intr_Reg_ISR(12 downto 0) => Intr_Reg_ISR(12 downto 0),
      Q(11 downto 2) => Intr_Reg_IER(12 downto 3),
      Q(1 downto 0) => Intr_Reg_IER(1 downto 0),
      SR(0) => s_level_out_bus_d6(0),
      interrupt => interrupt,
      p_0_out => p_0_out,
      p_10_out11_out => p_10_out11_out,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_14_out => p_14_out,
      p_1_out => p_1_out,
      p_2_out => p_2_out,
      p_3_out => p_3_out,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      p_6_out7_out => p_6_out7_out,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0)
    );
metric_calc_inst0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_calc
     port map (
      ARID_reg => ARID_reg,
      \ARID_reg_reg[0]_0\ => register_module_inst_n_37,
      \Beat_fifo_Wr_data_reg[61]_0\(63 downto 0) => \Beat_fifo_Wr_data_reg[61]\(63 downto 0),
      \Count_Out_i_reg[31]\(32 downto 0) => \Count_Out_i_reg[31]\(32 downto 0),
      D(30 downto 0) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/incrementer_input_reg_val\(31 downto 1),
      E(0) => \wptr_reg[5]\(0),
      Ext_Trig_Metric_en => Ext_Trig_Metric_en,
      F12_Rd_Vld => F12_Rd_Vld,
      F1_Rd_Data => F1_Rd_Data,
      F1_Wr_Data => F1_Wr_Data,
      F2_Rd_Data => F2_Rd_Data,
      \F34_Rd_Vld_reg__0\ => \F34_Rd_Vld_reg__0\,
      F34_Rd_Vld_reg_reg_0 => update_max_Wr_Lat_i_1_n_0,
      F34_Rd_Vld_reg_reg_1 => update_min_Wr_Lat_i_1_n_0,
      FBC_Rd_Data => FBC_Rd_Data,
      FBC_Rd_Vld => FBC_Rd_Vld,
      FSWI_Rd_Data => FSWI_Rd_Data,
      FSWI_Rd_Vld => FSWI_Rd_Vld,
      First_Read => First_Read,
      First_Read_reg => First_Read_reg,
      First_Write => First_Write,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]\ => register_module_inst_n_81,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0\ => register_module_inst_n_82,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1\ => register_module_inst_n_115,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]\ => register_module_inst_n_83,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]\ => register_module_inst_n_80,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(2 downto 1) => Metric_Sel_0(3 downto 2),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]\(0) => Metric_Sel_0(0),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0\ => register_module_inst_n_78,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1\ => register_module_inst_n_79,
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_2\ => register_module_inst_n_116,
      \GEN_MUX_N_CNT.Add_in_Valid_reg\ => metric_calc_inst0_n_178,
      \GEN_MUX_N_CNT.Add_in_Valid_reg_0\ => metric_calc_inst0_n_179,
      \GEN_MUX_N_CNT.Add_in_Valid_reg_1\ => metric_calc_inst0_n_308,
      \GEN_MUX_N_CNT.Add_in_reg[0]\ => metric_calc_inst0_n_63,
      \GEN_MUX_N_CNT.Add_in_reg[0]_0\(0) => FSWI1_Rd_Data(0),
      \GEN_MUX_N_CNT.Add_in_reg[0]_1\(0) => S0_Min_Write_Latency(0),
      \GEN_MUX_N_CNT.Add_in_reg[2]\(2) => FBC1_Rd_Data(34),
      \GEN_MUX_N_CNT.Add_in_reg[2]\(1) => FBC1_Rd_Data(32),
      \GEN_MUX_N_CNT.Add_in_reg[2]\(0) => FBC1_Rd_Data(0),
      \GEN_MUX_N_CNT.Add_in_reg[2]_0\ => metric_calc_inst0_n_67,
      \GEN_MUX_N_CNT.Add_in_reg[2]_1\ => metric_calc_inst0_n_242,
      \GEN_MUX_N_CNT.Add_in_reg[2]_2\(1) => S0_Write_Latency(2),
      \GEN_MUX_N_CNT.Add_in_reg[2]_2\(0) => S0_Write_Latency(0),
      \GEN_MUX_N_CNT.Add_in_reg[2]_3\ => metric_calc_inst0_n_245,
      \GEN_MUX_N_CNT.Add_in_reg[31]\(29 downto 1) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/Add_in\(31 downto 3),
      \GEN_MUX_N_CNT.Add_in_reg[31]\(0) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/Add_in\(1),
      \GEN_MUX_N_CNT.Add_in_reg[31]_0\(30 downto 2) => S0_Max_Read_Latency(31 downto 3),
      \GEN_MUX_N_CNT.Add_in_reg[31]_0\(1 downto 0) => S0_Max_Read_Latency(1 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_1\(30 downto 2) => S0_Min_Read_Latency(31 downto 3),
      \GEN_MUX_N_CNT.Add_in_reg[31]_1\(1 downto 0) => S0_Min_Read_Latency(1 downto 0),
      \GEN_MUX_N_CNT.Add_in_reg[31]_2\(31 downto 0) => S0_Max_Write_Latency(31 downto 0),
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\ => metric_calc_inst0_n_68,
      Last_Read_reg => Last_Read_reg,
      Last_Write => Last_Write,
      \Max_Write_Latency_Int_reg[10]_0\ => register_module_inst_n_124,
      \Max_Write_Latency_Int_reg[11]_0\ => register_module_inst_n_125,
      \Max_Write_Latency_Int_reg[12]_0\ => register_module_inst_n_126,
      \Max_Write_Latency_Int_reg[13]_0\ => register_module_inst_n_127,
      \Max_Write_Latency_Int_reg[14]_0\ => register_module_inst_n_128,
      \Max_Write_Latency_Int_reg[15]_0\ => register_module_inst_n_129,
      \Max_Write_Latency_Int_reg[16]_0\ => register_module_inst_n_130,
      \Max_Write_Latency_Int_reg[17]_0\ => register_module_inst_n_131,
      \Max_Write_Latency_Int_reg[18]_0\ => register_module_inst_n_132,
      \Max_Write_Latency_Int_reg[19]_0\ => register_module_inst_n_133,
      \Max_Write_Latency_Int_reg[1]_0\ => register_module_inst_n_114,
      \Max_Write_Latency_Int_reg[20]_0\ => register_module_inst_n_134,
      \Max_Write_Latency_Int_reg[21]_0\ => register_module_inst_n_135,
      \Max_Write_Latency_Int_reg[22]_0\ => register_module_inst_n_136,
      \Max_Write_Latency_Int_reg[23]_0\ => register_module_inst_n_137,
      \Max_Write_Latency_Int_reg[24]_0\ => register_module_inst_n_138,
      \Max_Write_Latency_Int_reg[25]_0\ => register_module_inst_n_139,
      \Max_Write_Latency_Int_reg[26]_0\ => register_module_inst_n_140,
      \Max_Write_Latency_Int_reg[27]_0\ => register_module_inst_n_141,
      \Max_Write_Latency_Int_reg[28]_0\ => register_module_inst_n_142,
      \Max_Write_Latency_Int_reg[29]_0\ => register_module_inst_n_143,
      \Max_Write_Latency_Int_reg[30]_0\ => register_module_inst_n_144,
      \Max_Write_Latency_Int_reg[31]_0\ => register_module_inst_n_145,
      \Max_Write_Latency_Int_reg[3]_0\ => register_module_inst_n_117,
      \Max_Write_Latency_Int_reg[4]_0\ => register_module_inst_n_118,
      \Max_Write_Latency_Int_reg[5]_0\ => register_module_inst_n_119,
      \Max_Write_Latency_Int_reg[6]_0\ => register_module_inst_n_120,
      \Max_Write_Latency_Int_reg[7]_0\ => register_module_inst_n_121,
      \Max_Write_Latency_Int_reg[8]_0\ => register_module_inst_n_122,
      \Max_Write_Latency_Int_reg[9]_0\ => register_module_inst_n_123,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      Mst_Rd_Idle_Cnt_En => Mst_Rd_Idle_Cnt_En,
      Mst_Rd_Idle_Cnt_En0 => Mst_Rd_Idle_Cnt_En0,
      No_Wr_Ready => No_Wr_Ready,
      No_Wr_Ready_reg_0 => No_Wr_Ready_i_1_n_0,
      Num_BValids_En => Num_BValids_En,
      Num_BValids_En0 => Num_BValids_En0,
      Num_RLasts_En0 => Num_RLasts_En0,
      O366 => metric_calc_inst0_n_503,
      O367 => metric_calc_inst0_n_504,
      Q(2) => Slot_0_Sync_Data_Out(37),
      Q(1) => Slot_0_Sync_Data_Out(30),
      Q(0) => Slot_0_Sync_Data_Out(2),
      \RID_Mask_CDC_reg[0]\ => register_module_inst_n_35,
      \RID_Mask_CDC_reg[0]_0\(0) => Rd_Latency_Fifo_Wr_En1,
      Rd_Add_Issue6_out => Rd_Add_Issue6_out,
      Rd_Add_Issue_reg_0 => metric_calc_inst0_n_26,
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Lat_Start_CDC_reg => No_Rd_Ready_i_1_n_0,
      Rd_Latency_Fifo_Empty => Rd_Latency_Fifo_Empty,
      \Rd_Latency_Fifo_Wr_Data_reg[31]_0\(32 downto 0) => \Rd_Latency_Fifo_Wr_Data_reg[31]\(32 downto 0),
      \Rd_Latency_Fifo_Wr_Data_reg[32]_0\ => metric_calc_inst0_n_21,
      Rd_Latency_Fifo_Wr_En => Rd_Latency_Fifo_Wr_En,
      Read_Beat_Cnt_En0 => Read_Beat_Cnt_En0,
      Read_Beat_Cnt_En1 => Read_Beat_Cnt_En1,
      \Read_Latency_Int_reg[10]_0\ => register_module_inst_n_92,
      \Read_Latency_Int_reg[11]_0\ => register_module_inst_n_93,
      \Read_Latency_Int_reg[12]_0\ => register_module_inst_n_94,
      \Read_Latency_Int_reg[13]_0\ => register_module_inst_n_95,
      \Read_Latency_Int_reg[14]_0\ => register_module_inst_n_96,
      \Read_Latency_Int_reg[15]_0\ => register_module_inst_n_97,
      \Read_Latency_Int_reg[16]_0\ => register_module_inst_n_98,
      \Read_Latency_Int_reg[17]_0\ => register_module_inst_n_99,
      \Read_Latency_Int_reg[18]_0\ => register_module_inst_n_100,
      \Read_Latency_Int_reg[19]_0\ => register_module_inst_n_101,
      \Read_Latency_Int_reg[1]_0\ => register_module_inst_n_84,
      \Read_Latency_Int_reg[20]_0\ => register_module_inst_n_102,
      \Read_Latency_Int_reg[21]_0\ => register_module_inst_n_103,
      \Read_Latency_Int_reg[22]_0\ => register_module_inst_n_104,
      \Read_Latency_Int_reg[23]_0\ => register_module_inst_n_105,
      \Read_Latency_Int_reg[24]_0\ => register_module_inst_n_106,
      \Read_Latency_Int_reg[25]_0\ => register_module_inst_n_107,
      \Read_Latency_Int_reg[26]_0\ => register_module_inst_n_108,
      \Read_Latency_Int_reg[27]_0\ => register_module_inst_n_109,
      \Read_Latency_Int_reg[28]_0\ => register_module_inst_n_110,
      \Read_Latency_Int_reg[29]_0\ => register_module_inst_n_111,
      \Read_Latency_Int_reg[30]_0\ => register_module_inst_n_112,
      \Read_Latency_Int_reg[31]_0\ => register_module_inst_n_113,
      \Read_Latency_Int_reg[3]_0\ => register_module_inst_n_85,
      \Read_Latency_Int_reg[4]_0\ => register_module_inst_n_86,
      \Read_Latency_Int_reg[5]_0\ => register_module_inst_n_87,
      \Read_Latency_Int_reg[6]_0\ => register_module_inst_n_88,
      \Read_Latency_Int_reg[7]_0\ => register_module_inst_n_89,
      \Read_Latency_Int_reg[8]_0\ => register_module_inst_n_90,
      \Read_Latency_Int_reg[9]_0\ => register_module_inst_n_91,
      Read_Latency_One => Read_Latency_One,
      Read_going_on => Read_going_on,
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0,
      S0_Read_Byte_Cnt(0) => S0_Read_Byte_Cnt(2),
      S0_Read_Byte_Cnt_En => S0_Read_Byte_Cnt_En,
      S0_Read_Latency(31 downto 0) => S0_Read_Latency(31 downto 0),
      S0_S_Null_Byte_Cnt(0) => S0_S_Null_Byte_Cnt(2),
      Slot_0_Sync_Data_Valid => Slot_0_Sync_Data_Valid,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0\(31 downto 0) => \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(31 downto 0),
      UNCONN_IN(1 downto 0) => D(1 downto 0),
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\ => mon_fifo_inst_0_n_24,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[38]\(0) => Slv_Wr_Idle_Fifo_Wr_data,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[40]\ => mon_fifo_inst_0_n_13,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[41]\ => mon_fifo_inst_0_n_1,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[42]\ => mon_fifo_inst_0_n_12,
      \USE_MON_FIFO.fifo_rd_en_reg_reg\ => mon_fifo_inst_0_n_26,
      Wr_Idle => Wr_Idle,
      Wr_Lat_End => Wr_Lat_End,
      Wr_Lat_Start => Wr_Lat_Start,
      Write_Beat => Write_Beat,
      Write_Latency_En => Write_Latency_En,
      Write_going_on => Write_going_on,
      Write_going_on_reg_0 => mon_fifo_inst_0_n_14,
      Write_iss_going_on => Write_iss_going_on,
      Write_iss_going_on_reg_0 => mon_fifo_inst_0_n_15,
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0,
      core_aclk => core_aclk,
      dout0(32 downto 0) => dout0(32 downto 0),
      dout0_0 => dout0_0,
      dout0_1 => dout0_1,
      dout0_2 => dout0_2,
      dout0_3 => dout0_3,
      dout0_4 => dout0_4,
      \dout_reg[0]\ => wid_match_reg_i_1_n_0,
      \dout_reg[31]\(32 downto 0) => Q(32 downto 0),
      \dout_reg[31]_0\(32 downto 0) => \dout_reg[31]\(32 downto 0),
      \dout_reg[31]_1\(31 downto 0) => \dout_reg[31]_0\(31 downto 0),
      \dout_reg[61]\(63 downto 0) => \dout_reg[61]\(63 downto 0),
      \out\(2) => Control_Bits_sync(9),
      \out\(1) => Control_Bits_sync(5),
      \out\(0) => Control_Bits_sync(0),
      p_2_out0_out => p_2_out0_out,
      p_2_out3_out => p_2_out3_out,
      p_40_in => p_40_in,
      rd_latency_end => rd_latency_end,
      rd_latency_start => rd_latency_start,
      rid_match_reg => rid_match_reg,
      \rptr_reg[4]\(4 downto 0) => O329(4 downto 0),
      \rptr_reg[4]_0\(4 downto 0) => O335(4 downto 0),
      \rptr_reg[4]_1\(4 downto 0) => O333(4 downto 0),
      \rptr_reg[4]_2\(4 downto 0) => O342(4 downto 0),
      \rptr_reg[4]_3\(4 downto 0) => O339(4 downto 0),
      \rptr_reg[4]_4\(4 downto 0) => O337(4 downto 0),
      \rptr_reg[4]_5\(4 downto 0) => O327(4 downto 0),
      \rptr_reg[4]_6\(4 downto 0) => O325(4 downto 0),
      \rptr_reg[4]_7\(4 downto 0) => O323(4 downto 0),
      \rptr_reg[4]_8\(4 downto 0) => \rptr_reg[4]\(4 downto 0),
      rst_int_n => rst_int_n_0,
      \s_level_out_bus_d4_reg[0]\(0) => \^f1_wr_en\,
      \s_level_out_bus_d4_reg[0]_0\(0) => \^wren0\,
      \s_level_out_bus_d4_reg[1]\ => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_6\,
      update_max_Wr_Lat => update_max_Wr_Lat,
      update_min_Wr_Lat => update_min_Wr_Lat,
      wid_match_reg => wid_match_reg,
      \wptr_reg[0]\ => metric_calc_inst0_n_29,
      \wptr_reg[0]_0\(0) => \wptr_reg[0]_1\(0),
      \wptr_reg[0]_1\(0) => \wptr_reg[0]_0\(0),
      \wptr_reg[0]_2\(0) => \wptr_reg[0]\(0),
      \wptr_reg[0]_3\(0) => E(0),
      \wptr_reg[4]\(4 downto 0) => O322(4 downto 0),
      \wptr_reg[4]_0\(4 downto 0) => O324(4 downto 0),
      \wptr_reg[4]_1\(4 downto 0) => O330(4 downto 0),
      \wptr_reg[4]_2\(4 downto 0) => O326(4 downto 0),
      \wptr_reg[4]_3\(4 downto 0) => O328(4 downto 0),
      \wptr_reg[4]_4\(4 downto 0) => O334(4 downto 0),
      \wptr_reg[4]_5\(4 downto 0) => O336(4 downto 0),
      \wptr_reg[4]_6\(4 downto 0) => O338(4 downto 0),
      \wptr_reg[4]_7\(4 downto 0) => O340(4 downto 0),
      \wptr_reg[4]_8\(4 downto 0) => O343(4 downto 0),
      wr_latency_end => wr_latency_end,
      wr_latency_end_d1_reg_0 => metric_calc_inst0_n_177,
      wr_latency_start => wr_latency_start,
      wr_latency_start_d1_reg_0 => metric_calc_inst0_n_19
    );
metric_counters_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_metric_counters
     port map (
      Add_in_Valid => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/Add_in_Valid\,
      D(31 downto 0) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/Add_in\(31 downto 0),
      DI(3) => register_module_inst_n_61,
      DI(2) => register_module_inst_n_62,
      DI(1) => register_module_inst_n_63,
      DI(0) => register_module_inst_n_64,
      FBC_Rd_Vld_reg(31 downto 0) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/incrementer_input_reg_val\(31 downto 0),
      \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]\ => register_module_inst_n_75,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]\(15 downto 0) => Range_Reg_0(15 downto 0),
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\(3) => register_module_inst_n_69,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\(2) => register_module_inst_n_70,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\(1) => register_module_inst_n_71,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]\(0) => register_module_inst_n_72,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(3) => register_module_inst_n_65,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(2) => register_module_inst_n_66,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(1) => register_module_inst_n_67,
      \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0\(0) => register_module_inst_n_68,
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(31 downto 0) => Incrementer_0(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(31 downto 0) => Metric_Cnt_0(31 downto 0),
      \Metrics_Cnt_Reset_Final__0\ => \Metrics_Cnt_Reset_Final__0\,
      Q(15) => metric_counters_inst_n_1,
      Q(14) => metric_counters_inst_n_2,
      Q(13) => metric_counters_inst_n_3,
      Q(12) => metric_counters_inst_n_4,
      Q(11) => metric_counters_inst_n_5,
      Q(10) => metric_counters_inst_n_6,
      Q(9) => metric_counters_inst_n_7,
      Q(8) => metric_counters_inst_n_8,
      Q(7) => metric_counters_inst_n_9,
      Q(6) => metric_counters_inst_n_10,
      Q(5) => metric_counters_inst_n_11,
      Q(4) => metric_counters_inst_n_12,
      Q(3) => metric_counters_inst_n_13,
      Q(2) => metric_counters_inst_n_14,
      Q(1) => metric_counters_inst_n_15,
      Q(0) => metric_counters_inst_n_16,
      S(3) => register_module_inst_n_41,
      S(2) => register_module_inst_n_42,
      S(1) => register_module_inst_n_43,
      S(0) => register_module_inst_n_44,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => \^sr\(0),
      \out\(0) => Control_Bits_sync(0),
      p_in_d1_cdc_from_reg => \GEN_SYNC[3].cdc_sync_inst/p_0_in0_in\,
      p_in_d1_cdc_from_reg0 => \GEN_SYNC[3].cdc_sync_inst/p_in_d1_cdc_from_reg0\,
      \s_level_out_bus_d4_reg[2]\(0) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(15)
    );
mon_fifo_ext_event0_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_mon_fifo__parameterized0\
     port map (
      Ext_Event_Valid_d1_reg => mon_fifo_ext_event0_inst_n_1,
      Ext_Event_d1_reg => mon_fifo_ext_event0_inst_n_2,
      Ext_Event_going_on => Ext_Event_going_on,
      Ext_Event_going_on_reg => mon_fifo_ext_event0_inst_n_0,
      UNCONN_IN(2 downto 0) => UNCONN_IN(2 downto 0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => \^sr\(0),
      ext_clk_0 => ext_clk_0,
      ext_rstn_0 => ext_rstn_0,
      rst_int_n => rst_int_n
    );
mon_fifo_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_mon_fifo
     port map (
      First_Read => First_Read,
      First_Write => First_Write,
      Last_Write => Last_Write,
      Metrics_Cnt_En_Int => Metrics_Cnt_En_Int,
      Mst_Rd_Idle_Cnt_En0 => Mst_Rd_Idle_Cnt_En0,
      No_Rd_Ready_reg => metric_calc_inst0_n_26,
      No_Wr_Ready => No_Wr_Ready,
      Num_BValids_En0 => Num_BValids_En0,
      Num_RLasts_En0 => Num_RLasts_En0,
      Q(9) => Slot_0_Sync_Data_Out(67),
      Q(8 downto 7) => Slot_0_Sync_Data_Out(44 downto 43),
      Q(6 downto 5) => Slot_0_Sync_Data_Out(38 downto 37),
      Q(4) => Slot_0_Sync_Data_Out(30),
      Q(3 downto 1) => Slot_0_Sync_Data_Out(7 downto 5),
      Q(0) => Slot_0_Sync_Data_Out(2),
      \RID_Mask_CDC_reg[0]\(0) => RID_Mask(0),
      Rd_Add_Issue6_out => Rd_Add_Issue6_out,
      Rd_Add_Issue_reg => metric_calc_inst0_n_21,
      Rd_Lat_Start => Rd_Lat_Start,
      Read_Beat_Cnt_En0 => Read_Beat_Cnt_En0,
      Read_Beat_Cnt_En1 => Read_Beat_Cnt_En1,
      Read_going_on => Read_going_on,
      Read_going_on_reg => mon_fifo_inst_0_n_24,
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0,
      Slot_0_Sync_Data_Valid => Slot_0_Sync_Data_Valid,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(0) => Slv_Wr_Idle_Fifo_Wr_data,
      \WID_Mask_CDC_reg[0]\(0) => WID_Mask(0),
      Wr_Add_Issue_reg => mon_fifo_inst_0_n_26,
      Wr_Add_Issue_reg_0 => metric_calc_inst0_n_19,
      Wr_Idle => Wr_Idle,
      Wr_Lat_Start => Wr_Lat_Start,
      Write_Beat => Write_Beat,
      Write_going_on => Write_going_on,
      Write_going_on_reg => mon_fifo_inst_0_n_14,
      Write_iss_going_on => Write_iss_going_on,
      Write_iss_going_on_reg => mon_fifo_inst_0_n_15,
      Write_iss_going_on_reg_0 => metric_calc_inst0_n_29,
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => \^sr\(0),
      din(29 downto 0) => din(29 downto 0),
      \out\(0) => Control_Bits_sync(5),
      p_40_in => p_40_in,
      rd_latency_start => rd_latency_start,
      rst_int_n => rst_int_n_0,
      \s_level_out_bus_d4_reg[0]\ => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_9\,
      slot_0_axi_aclk => slot_0_axi_aclk,
      slot_0_axi_aresetn => slot_0_axi_aresetn,
      \wr_byte_cnt_d1_reg[0]\ => mon_fifo_inst_0_n_1,
      \wr_byte_cnt_d1_reg[1]\ => mon_fifo_inst_0_n_12,
      \wr_byte_cnt_d1_reg[2]\ => mon_fifo_inst_0_n_13,
      wr_latency_start => wr_latency_start
    );
\p_in_d1_cdc_from_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Rd_En_sync,
      I1 => \cdc_sync_inst2/p_0_in0_in\,
      O => \cdc_sync_inst2/p_in_d1_cdc_from_reg0\
    );
register_module_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_register_module
     port map (
      ARID_reg => ARID_reg,
      \Accum_i_reg[15]\(0) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i\(15),
      \Accum_i_reg[31]\(31 downto 0) => Metric_Cnt_0(31 downto 0),
      Add_in_Valid => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/Add_in_Valid\,
      Addr_3downto0_is_0x4 => Addr_3downto0_is_0x4,
      Addr_3downto0_is_0x8 => Addr_3downto0_is_0x8,
      Addr_3downto0_is_0xC => Addr_3downto0_is_0xC,
      Addr_7downto4_is_0x0 => Addr_7downto4_is_0x0,
      Bus2IP_RdCE => Bus2IP_RdCE,
      Control_Set_Rd_En => Control_Set_Rd_En,
      Control_Set_Wr_En => Control_Set_Wr_En,
      \Count_Out_i_reg[31]\(31 downto 0) => Global_Clk_Cnt(31 downto 0),
      D(8) => Use_Ext_Trig_Log,
      D(7) => Use_Ext_Trig,
      D(6) => Streaming_FIFO_Reset,
      D(5) => En_Id_Based,
      D(4) => Global_Clk_Cnt_Reset,
      D(3) => Global_Clk_Cnt_En,
      D(2) => Event_Log_En,
      D(1) => Metrics_Cnt_Reset,
      D(0) => Metrics_Cnt_En,
      DI(3) => register_module_inst_n_61,
      DI(2) => register_module_inst_n_62,
      DI(1) => register_module_inst_n_63,
      DI(0) => register_module_inst_n_64,
      E(0) => axi_interface_inst_n_21,
      Event_Log_Set_Rd_En => Event_Log_Set_Rd_En,
      External_Event_Cnt_En => External_Event_Cnt_En,
      FBC_Rd_Vld => FBC_Rd_Vld,
      FBC_Rd_Vld_reg => metric_calc_inst0_n_63,
      FBC_Rd_Vld_reg_0 => metric_calc_inst0_n_67,
      FSWI_Rd_Data => FSWI_Rd_Data,
      FSWI_Rd_Vld => FSWI_Rd_Vld,
      FSWI_Rd_Vld_reg => metric_calc_inst0_n_68,
      First_Read_reg => First_Read_reg,
      First_Write_d1_reg => metric_calc_inst0_n_177,
      \GEN_ARSIZE_F1.Num_RLasts_En_reg\ => metric_calc_inst0_n_178,
      \GEN_ARSIZE_F1.Rtrans_Cnt_En_reg\ => metric_calc_inst0_n_308,
      \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0\ => Rd_En_sync,
      \GEN_MUX_N_CNT.Add_in_reg[0]\ => register_module_inst_n_78,
      \GEN_MUX_N_CNT.Add_in_reg[0]_0\ => register_module_inst_n_79,
      \GEN_MUX_N_CNT.Add_in_reg[10]\ => register_module_inst_n_92,
      \GEN_MUX_N_CNT.Add_in_reg[10]_0\ => register_module_inst_n_124,
      \GEN_MUX_N_CNT.Add_in_reg[11]\ => register_module_inst_n_93,
      \GEN_MUX_N_CNT.Add_in_reg[11]_0\ => register_module_inst_n_125,
      \GEN_MUX_N_CNT.Add_in_reg[12]\ => register_module_inst_n_94,
      \GEN_MUX_N_CNT.Add_in_reg[12]_0\ => register_module_inst_n_126,
      \GEN_MUX_N_CNT.Add_in_reg[13]\ => register_module_inst_n_95,
      \GEN_MUX_N_CNT.Add_in_reg[13]_0\ => register_module_inst_n_127,
      \GEN_MUX_N_CNT.Add_in_reg[14]\ => register_module_inst_n_96,
      \GEN_MUX_N_CNT.Add_in_reg[14]_0\ => register_module_inst_n_128,
      \GEN_MUX_N_CNT.Add_in_reg[15]\ => register_module_inst_n_97,
      \GEN_MUX_N_CNT.Add_in_reg[15]_0\ => register_module_inst_n_129,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(15) => metric_counters_inst_n_1,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(14) => metric_counters_inst_n_2,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(13) => metric_counters_inst_n_3,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(12) => metric_counters_inst_n_4,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(11) => metric_counters_inst_n_5,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(10) => metric_counters_inst_n_6,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(9) => metric_counters_inst_n_7,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(8) => metric_counters_inst_n_8,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(7) => metric_counters_inst_n_9,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(6) => metric_counters_inst_n_10,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(5) => metric_counters_inst_n_11,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(4) => metric_counters_inst_n_12,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(3) => metric_counters_inst_n_13,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(2) => metric_counters_inst_n_14,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(1) => metric_counters_inst_n_15,
      \GEN_MUX_N_CNT.Add_in_reg[15]_1\(0) => metric_counters_inst_n_16,
      \GEN_MUX_N_CNT.Add_in_reg[16]\ => register_module_inst_n_98,
      \GEN_MUX_N_CNT.Add_in_reg[16]_0\ => register_module_inst_n_130,
      \GEN_MUX_N_CNT.Add_in_reg[17]\ => register_module_inst_n_99,
      \GEN_MUX_N_CNT.Add_in_reg[17]_0\ => register_module_inst_n_131,
      \GEN_MUX_N_CNT.Add_in_reg[18]\ => register_module_inst_n_100,
      \GEN_MUX_N_CNT.Add_in_reg[18]_0\ => register_module_inst_n_132,
      \GEN_MUX_N_CNT.Add_in_reg[19]\ => register_module_inst_n_101,
      \GEN_MUX_N_CNT.Add_in_reg[19]_0\ => register_module_inst_n_133,
      \GEN_MUX_N_CNT.Add_in_reg[1]\ => register_module_inst_n_84,
      \GEN_MUX_N_CNT.Add_in_reg[1]_0\ => register_module_inst_n_114,
      \GEN_MUX_N_CNT.Add_in_reg[1]_1\ => register_module_inst_n_115,
      \GEN_MUX_N_CNT.Add_in_reg[1]_2\ => register_module_inst_n_116,
      \GEN_MUX_N_CNT.Add_in_reg[20]\ => register_module_inst_n_102,
      \GEN_MUX_N_CNT.Add_in_reg[20]_0\ => register_module_inst_n_134,
      \GEN_MUX_N_CNT.Add_in_reg[21]\ => register_module_inst_n_103,
      \GEN_MUX_N_CNT.Add_in_reg[21]_0\ => register_module_inst_n_135,
      \GEN_MUX_N_CNT.Add_in_reg[22]\ => register_module_inst_n_104,
      \GEN_MUX_N_CNT.Add_in_reg[22]_0\ => register_module_inst_n_136,
      \GEN_MUX_N_CNT.Add_in_reg[23]\ => register_module_inst_n_105,
      \GEN_MUX_N_CNT.Add_in_reg[23]_0\ => register_module_inst_n_137,
      \GEN_MUX_N_CNT.Add_in_reg[24]\ => register_module_inst_n_106,
      \GEN_MUX_N_CNT.Add_in_reg[24]_0\ => register_module_inst_n_138,
      \GEN_MUX_N_CNT.Add_in_reg[25]\ => register_module_inst_n_107,
      \GEN_MUX_N_CNT.Add_in_reg[25]_0\ => register_module_inst_n_139,
      \GEN_MUX_N_CNT.Add_in_reg[26]\ => register_module_inst_n_108,
      \GEN_MUX_N_CNT.Add_in_reg[26]_0\ => register_module_inst_n_140,
      \GEN_MUX_N_CNT.Add_in_reg[27]\ => register_module_inst_n_109,
      \GEN_MUX_N_CNT.Add_in_reg[27]_0\ => register_module_inst_n_141,
      \GEN_MUX_N_CNT.Add_in_reg[28]\ => register_module_inst_n_110,
      \GEN_MUX_N_CNT.Add_in_reg[28]_0\ => register_module_inst_n_142,
      \GEN_MUX_N_CNT.Add_in_reg[29]\ => register_module_inst_n_111,
      \GEN_MUX_N_CNT.Add_in_reg[29]_0\ => register_module_inst_n_143,
      \GEN_MUX_N_CNT.Add_in_reg[2]\(1) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/Add_in\(2),
      \GEN_MUX_N_CNT.Add_in_reg[2]\(0) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/Add_in\(0),
      \GEN_MUX_N_CNT.Add_in_reg[2]_0\ => register_module_inst_n_80,
      \GEN_MUX_N_CNT.Add_in_reg[2]_1\ => register_module_inst_n_83,
      \GEN_MUX_N_CNT.Add_in_reg[30]\ => register_module_inst_n_112,
      \GEN_MUX_N_CNT.Add_in_reg[30]_0\ => register_module_inst_n_144,
      \GEN_MUX_N_CNT.Add_in_reg[31]\ => register_module_inst_n_82,
      \GEN_MUX_N_CNT.Add_in_reg[31]_0\ => register_module_inst_n_113,
      \GEN_MUX_N_CNT.Add_in_reg[31]_1\ => register_module_inst_n_145,
      \GEN_MUX_N_CNT.Add_in_reg[3]\ => register_module_inst_n_85,
      \GEN_MUX_N_CNT.Add_in_reg[3]_0\ => register_module_inst_n_117,
      \GEN_MUX_N_CNT.Add_in_reg[4]\ => register_module_inst_n_86,
      \GEN_MUX_N_CNT.Add_in_reg[4]_0\ => register_module_inst_n_118,
      \GEN_MUX_N_CNT.Add_in_reg[5]\ => register_module_inst_n_87,
      \GEN_MUX_N_CNT.Add_in_reg[5]_0\ => register_module_inst_n_119,
      \GEN_MUX_N_CNT.Add_in_reg[6]\ => register_module_inst_n_88,
      \GEN_MUX_N_CNT.Add_in_reg[6]_0\ => register_module_inst_n_120,
      \GEN_MUX_N_CNT.Add_in_reg[7]\ => register_module_inst_n_89,
      \GEN_MUX_N_CNT.Add_in_reg[7]_0\ => register_module_inst_n_121,
      \GEN_MUX_N_CNT.Add_in_reg[8]\ => register_module_inst_n_90,
      \GEN_MUX_N_CNT.Add_in_reg[8]_0\ => register_module_inst_n_122,
      \GEN_MUX_N_CNT.Add_in_reg[9]\ => register_module_inst_n_91,
      \GEN_MUX_N_CNT.Add_in_reg[9]_0\ => register_module_inst_n_123,
      \GEN_MUX_N_CNT.accumulate_reg\ => register_module_inst_n_75,
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]\(0) => \axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/incrementer_input_reg_val\(0),
      \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]\ => register_module_inst_n_81,
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]\(31 downto 0) => Samp_Incrementer_0(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]\(31 downto 0) => Samp_Metric_Cnt_0(31 downto 0),
      Global_Clk_Cnt_LSB_Rd_En => Global_Clk_Cnt_LSB_Rd_En,
      Global_Clk_Cnt_MSB_Rd_En => Global_Clk_Cnt_MSB_Rd_En,
      Global_Clk_Cnt_Set_Rd_En => Global_Clk_Cnt_Set_Rd_En,
      Global_Intr_En => Global_Intr_En,
      Global_Intr_En_reg_0 => Global_Intr_En_i_1_n_0,
      ID_Mask_Rd_En => ID_Mask_Rd_En,
      \IER_reg[12]\(11 downto 2) => Intr_Reg_IER(12 downto 3),
      \IER_reg[12]\(1 downto 0) => Intr_Reg_IER(1 downto 0),
      \IP2Bus_Data_reg[15]_0\(15 downto 0) => Range_Reg_0(15 downto 0),
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => Sample_Interval(31 downto 0),
      \IP2Bus_Data_sampled_reg[31]\(0) => IP2Bus_DataValid,
      \IP2Bus_Data_sampled_reg[31]_0\(31 downto 0) => IP2Bus_Data(31 downto 0),
      Incr_Reg_Set_Rd_En => Incr_Reg_Set_Rd_En,
      Incr_by_1_reg(3) => register_module_inst_n_65,
      Incr_by_1_reg(2) => register_module_inst_n_66,
      Incr_by_1_reg(1) => register_module_inst_n_67,
      Incr_by_1_reg(0) => register_module_inst_n_68,
      Incr_by_1_reg_0(3) => register_module_inst_n_69,
      Incr_by_1_reg_0(2) => register_module_inst_n_70,
      Incr_by_1_reg_0(1) => register_module_inst_n_71,
      Incr_by_1_reg_0(0) => register_module_inst_n_72,
      \Incrementer_reg[31]\(31 downto 0) => Incrementer_0(31 downto 0),
      Interval_Cnt_En_reg_0 => Interval_Cnt_En_i_1_n_0,
      Interval_Cnt_Ld_reg_0 => Interval_Cnt_Ld_i_1_n_0,
      Intr_Reg_ISR(12 downto 0) => Intr_Reg_ISR(12 downto 0),
      Intr_Reg_Set_Rd_En => Intr_Reg_Set_Rd_En,
      Last_Read_reg => Last_Read_reg,
      Lat_Sample_Reg_Rd_En_d3 => Lat_Sample_Reg_Rd_En_d3,
      Latency_ID_Rd_En => Latency_ID_Rd_En,
      \Max_Read_Latency_Int_reg[2]\ => metric_calc_inst0_n_245,
      \Max_Read_Latency_Int_reg[31]\(30 downto 2) => S0_Max_Read_Latency(31 downto 3),
      \Max_Read_Latency_Int_reg[31]\(1 downto 0) => S0_Max_Read_Latency(1 downto 0),
      \Max_Write_Latency_Int_reg[31]\(31 downto 0) => S0_Max_Write_Latency(31 downto 0),
      Metric_Cnt_Reg_Set_Rd_En => Metric_Cnt_Reg_Set_Rd_En,
      Metric_Sel_Reg_0_Rd_En => Metric_Sel_Reg_0_Rd_En,
      \Min_Read_Latency_Int_reg[31]\(30 downto 2) => S0_Min_Read_Latency(31 downto 3),
      \Min_Read_Latency_Int_reg[31]\(1 downto 0) => S0_Min_Read_Latency(1 downto 0),
      \Min_Write_Latency_Int_reg[0]\(0) => S0_Min_Write_Latency(0),
      \Min_Write_Latency_Int_reg[2]\ => metric_calc_inst0_n_242,
      Mst_Rd_Idle_Cnt_En => Mst_Rd_Idle_Cnt_En,
      Num_BValids_En => Num_BValids_En,
      Q(2 downto 1) => Metric_Sel_0(3 downto 2),
      Q(0) => Metric_Sel_0(0),
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Latency_Fifo_Empty => Rd_Latency_Fifo_Empty,
      Rd_Latency_Fifo_Rd_En_reg => register_module_inst_n_35,
      \Rd_Latency_Fifo_Wr_Data_reg[32]\(0) => Rd_Latency_Fifo_Wr_En1,
      Rd_Latency_Fifo_Wr_En_reg => register_module_inst_n_37,
      Read_Latency_One => Read_Latency_One,
      Read_going_on => Read_going_on,
      Reset_On_Sample_Int_Lapse_reg_0 => Reset_On_Sample_Int_Lapse_i_1_n_0,
      Rng_Reg_Set_Rd_En => Rng_Reg_Set_Rd_En,
      S(3) => register_module_inst_n_41,
      S(2) => register_module_inst_n_42,
      S(1) => register_module_inst_n_43,
      S(0) => register_module_inst_n_44,
      S0_Read_Byte_Cnt(0) => S0_Read_Byte_Cnt(2),
      S0_Read_Byte_Cnt_En => S0_Read_Byte_Cnt_En,
      S0_Read_Latency(31 downto 0) => S0_Read_Latency(31 downto 0),
      S0_S_Null_Byte_Cnt(0) => S0_S_Null_Byte_Cnt(2),
      SR(0) => s_level_out_bus_d6(0),
      Samp_Incr_Reg_Set_Rd_En => Samp_Incr_Reg_Set_Rd_En,
      Samp_Metric_Cnt_Reg_Set_Rd_En => Samp_Metric_Cnt_Reg_Set_Rd_En,
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      Sel_Reg_Set_Rd_En => Sel_Reg_Set_Rd_En,
      Status_Reg_Set_Rd_En => Status_Reg_Set_Rd_En,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1]\ => mon_fifo_inst_0_n_24,
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(4) => Slot_0_Sync_Data_Out(67),
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(3) => Slot_0_Sync_Data_Out(38),
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(2) => Slot_0_Sync_Data_Out(30),
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(1) => Slot_0_Sync_Data_Out(5),
      \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[67]\(0) => Slot_0_Sync_Data_Out(2),
      Wr_Lat_End => Wr_Lat_End,
      Wr_Lat_Start => Wr_Lat_Start,
      Write_Beat => Write_Beat,
      Write_Beat_Cnt_En => Write_Beat_Cnt_En,
      Write_Latency_En => Write_Latency_En,
      \Write_Latency_Int_reg[2]\(1) => S0_Write_Latency(2),
      \Write_Latency_Int_reg[2]\(0) => S0_Write_Latency(0),
      Write_going_on => Write_going_on,
      awid_match_d1_reg(0) => WID_Mask(0),
      \bus2ip_addr_i_reg[1]\ => axi_interface_inst_n_23,
      \bus2ip_addr_i_reg[1]_0\ => axi_interface_inst_n_20,
      \bus2ip_addr_i_reg[3]\ => axi_interface_inst_n_19,
      \bus2ip_addr_i_reg[3]_0\ => axi_interface_inst_n_17,
      \bus2ip_addr_i_reg[5]\(0) => ID_Mask_Wr_En,
      \bus2ip_addr_i_reg[5]_0\(0) => Latency_ID_Wr_En,
      \bus2ip_addr_i_reg[6]\ => axi_interface_inst_n_15,
      \bus2ip_addr_i_reg[6]_0\ => axi_interface_inst_n_13,
      \bus2ip_addr_i_reg[6]_1\(0) => Sample_Interval_i_reg_CDC0,
      \bus2ip_addr_i_reg[7]\(0) => Metric_Sel_Reg_0_Wr_En,
      \bus2ip_addr_i_reg[9]\(7 downto 0) => Bus2IP_Addr(9 downto 2),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0 => \^sr\(0),
      \dout_reg[0]\ => metric_calc_inst0_n_179,
      \dout_reg[0]_0\(0) => FSWI1_Rd_Data(0),
      \dout_reg[34]\(2) => FBC1_Rd_Data(34),
      \dout_reg[34]\(1) => FBC1_Rd_Data(32),
      \dout_reg[34]\(0) => FBC1_Rd_Data(0),
      \out\ => Lat_Sample_Reg_Rd_En_d2,
      p_23_in => p_23_in,
      p_2_out0_out => p_2_out0_out,
      p_2_out3_out => p_2_out3_out,
      p_in_d1_cdc_from_reg0 => \cdc_sync_inst2/p_in_d1_cdc_from_reg0\,
      rd_latency_end => rd_latency_end,
      rd_latency_start => rd_latency_start,
      rid_match_reg => rid_match_reg,
      rid_match_reg_reg(0) => RID_Mask(0),
      rvalid_reg => register_module_inst_n_26,
      rvalid_reg_0 => \^s_axi_rvalid\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \s_level_out_bus_d1_cdc_to_reg[2]\(2) => Reset_On_Sample_Int_Lapse,
      \s_level_out_bus_d1_cdc_to_reg[2]\(1) => Interval_Cnt_Ld,
      \s_level_out_bus_d1_cdc_to_reg[2]\(0) => Interval_Cnt_En,
      \s_level_out_bus_d4_reg[2]\(0) => Reset_On_Sample_Int_Lapse_sync,
      \s_level_out_bus_d4_reg[5]\(1) => Control_Bits_sync(5),
      \s_level_out_bus_d4_reg[5]\(0) => \^out\(0),
      s_out_d1_cdc_to_reg => \cdc_sync_inst2/p_0_in0_in\,
      s_out_d5_reg => \cdc_sync_inst1/p_1_in\,
      s_out_d5_reg_0 => \cdc_sync_inst2/p_1_in\,
      s_out_d6_reg => \cdc_sync_inst1/p_0_in\,
      s_out_d6_reg_0 => \cdc_sync_inst2/p_0_in\,
      s_out_re => \cdc_sync_inst1/s_out_re\,
      s_out_re_0 => \cdc_sync_inst2/s_out_re\,
      wr_latency_end => wr_latency_end,
      write_req_reg(0) => Range_Reg_0_CDC0
    );
sampled_metrics_data_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_samp_metrics_data
     port map (
      D(31 downto 0) => Metric_Cnt_0(31 downto 0),
      E(0) => \Sample_En__0\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => Samp_Incrementer_0(31 downto 0),
      \Incrementer_reg[31]\(31 downto 0) => Incrementer_0(31 downto 0),
      Q(31 downto 0) => Samp_Metric_Cnt_0(31 downto 0),
      core_aclk => core_aclk,
      s_level_out_d4_reg(0) => s_level_out_d4_reg(0)
    );
\scndry_out_int_d1_i_1__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cdc_sync_inst2/p_1_in\,
      I1 => \cdc_sync_inst2/p_0_in\,
      O => \cdc_sync_inst2/s_out_re\
    );
\scndry_out_int_d1_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cdc_sync_inst1/p_1_in\,
      I1 => \cdc_sync_inst1/p_0_in\,
      O => \cdc_sync_inst1/s_out_re\
    );
trigger_in_ack_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => core_aresetn,
      O => \^sr\(0)
    );
trigger_in_ack_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => trigger_in_sync,
      Q => trigger_in_ack,
      R => \^sr\(0)
    );
trigger_sig_cdc_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized4\
     port map (
      core_aclk => core_aclk,
      core_aresetn => \^sr\(0),
      \out\ => trigger_in_sync,
      trigger_in => trigger_in
    );
update_max_Wr_Lat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => metric_calc_inst0_n_503,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_max_Wr_Lat,
      O => update_max_Wr_Lat_i_1_n_0
    );
update_min_Wr_Lat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => metric_calc_inst0_n_504,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_min_Wr_Lat,
      O => update_min_Wr_Lat_i_1_n_0
    );
wid_match_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => F1_Rd_Data,
      I1 => F2_Rd_Data,
      I2 => F12_Rd_Vld,
      I3 => wid_match_reg,
      O => wid_match_reg_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    slot_0_axi_aresetn : in STD_LOGIC;
    slot_0_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    slot_0_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_wlast : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_0_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_bvalid : in STD_LOGIC;
    slot_0_axi_bready : in STD_LOGIC;
    slot_0_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    slot_0_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_0_axis_aclk : in STD_LOGIC;
    slot_0_axis_aresetn : in STD_LOGIC;
    slot_0_axis_tvalid : in STD_LOGIC;
    slot_0_axis_tready : in STD_LOGIC;
    slot_0_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axis_tlast : in STD_LOGIC;
    slot_0_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_ext_trig : in STD_LOGIC;
    slot_0_ext_trig_stop : in STD_LOGIC;
    slot_1_axi_aclk : in STD_LOGIC;
    slot_1_axi_aresetn : in STD_LOGIC;
    slot_1_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_1_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_wlast : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    slot_1_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_bvalid : in STD_LOGIC;
    slot_1_axi_bready : in STD_LOGIC;
    slot_1_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_1_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    slot_1_axis_aclk : in STD_LOGIC;
    slot_1_axis_aresetn : in STD_LOGIC;
    slot_1_axis_tvalid : in STD_LOGIC;
    slot_1_axis_tready : in STD_LOGIC;
    slot_1_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axis_tlast : in STD_LOGIC;
    slot_1_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_ext_trig : in STD_LOGIC;
    slot_1_ext_trig_stop : in STD_LOGIC;
    slot_2_axi_aclk : in STD_LOGIC;
    slot_2_axi_aresetn : in STD_LOGIC;
    slot_2_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_2_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_awvalid : in STD_LOGIC;
    slot_2_axi_awready : in STD_LOGIC;
    slot_2_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_wlast : in STD_LOGIC;
    slot_2_axi_wvalid : in STD_LOGIC;
    slot_2_axi_wready : in STD_LOGIC;
    slot_2_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_bvalid : in STD_LOGIC;
    slot_2_axi_bready : in STD_LOGIC;
    slot_2_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_2_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_arvalid : in STD_LOGIC;
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_rlast : in STD_LOGIC;
    slot_2_axi_rvalid : in STD_LOGIC;
    slot_2_axi_rready : in STD_LOGIC;
    slot_2_axis_aclk : in STD_LOGIC;
    slot_2_axis_aresetn : in STD_LOGIC;
    slot_2_axis_tvalid : in STD_LOGIC;
    slot_2_axis_tready : in STD_LOGIC;
    slot_2_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axis_tlast : in STD_LOGIC;
    slot_2_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_ext_trig : in STD_LOGIC;
    slot_2_ext_trig_stop : in STD_LOGIC;
    slot_3_axi_aclk : in STD_LOGIC;
    slot_3_axi_aresetn : in STD_LOGIC;
    slot_3_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_3_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_awvalid : in STD_LOGIC;
    slot_3_axi_awready : in STD_LOGIC;
    slot_3_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_wlast : in STD_LOGIC;
    slot_3_axi_wvalid : in STD_LOGIC;
    slot_3_axi_wready : in STD_LOGIC;
    slot_3_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_bvalid : in STD_LOGIC;
    slot_3_axi_bready : in STD_LOGIC;
    slot_3_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_3_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_arvalid : in STD_LOGIC;
    slot_3_axi_arready : in STD_LOGIC;
    slot_3_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_rlast : in STD_LOGIC;
    slot_3_axi_rvalid : in STD_LOGIC;
    slot_3_axi_rready : in STD_LOGIC;
    slot_3_axis_aclk : in STD_LOGIC;
    slot_3_axis_aresetn : in STD_LOGIC;
    slot_3_axis_tvalid : in STD_LOGIC;
    slot_3_axis_tready : in STD_LOGIC;
    slot_3_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axis_tlast : in STD_LOGIC;
    slot_3_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_ext_trig : in STD_LOGIC;
    slot_3_ext_trig_stop : in STD_LOGIC;
    slot_4_axi_aclk : in STD_LOGIC;
    slot_4_axi_aresetn : in STD_LOGIC;
    slot_4_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_4_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_awvalid : in STD_LOGIC;
    slot_4_axi_awready : in STD_LOGIC;
    slot_4_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axi_wlast : in STD_LOGIC;
    slot_4_axi_wvalid : in STD_LOGIC;
    slot_4_axi_wready : in STD_LOGIC;
    slot_4_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_bvalid : in STD_LOGIC;
    slot_4_axi_bready : in STD_LOGIC;
    slot_4_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_4_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_arvalid : in STD_LOGIC;
    slot_4_axi_arready : in STD_LOGIC;
    slot_4_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_rlast : in STD_LOGIC;
    slot_4_axi_rvalid : in STD_LOGIC;
    slot_4_axi_rready : in STD_LOGIC;
    slot_4_axis_aclk : in STD_LOGIC;
    slot_4_axis_aresetn : in STD_LOGIC;
    slot_4_axis_tvalid : in STD_LOGIC;
    slot_4_axis_tready : in STD_LOGIC;
    slot_4_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axis_tlast : in STD_LOGIC;
    slot_4_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_ext_trig : in STD_LOGIC;
    slot_4_ext_trig_stop : in STD_LOGIC;
    slot_5_axi_aclk : in STD_LOGIC;
    slot_5_axi_aresetn : in STD_LOGIC;
    slot_5_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_5_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_awvalid : in STD_LOGIC;
    slot_5_axi_awready : in STD_LOGIC;
    slot_5_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axi_wlast : in STD_LOGIC;
    slot_5_axi_wvalid : in STD_LOGIC;
    slot_5_axi_wready : in STD_LOGIC;
    slot_5_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_bvalid : in STD_LOGIC;
    slot_5_axi_bready : in STD_LOGIC;
    slot_5_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_5_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_arvalid : in STD_LOGIC;
    slot_5_axi_arready : in STD_LOGIC;
    slot_5_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_rlast : in STD_LOGIC;
    slot_5_axi_rvalid : in STD_LOGIC;
    slot_5_axi_rready : in STD_LOGIC;
    slot_5_axis_aclk : in STD_LOGIC;
    slot_5_axis_aresetn : in STD_LOGIC;
    slot_5_axis_tvalid : in STD_LOGIC;
    slot_5_axis_tready : in STD_LOGIC;
    slot_5_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axis_tlast : in STD_LOGIC;
    slot_5_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_ext_trig : in STD_LOGIC;
    slot_5_ext_trig_stop : in STD_LOGIC;
    slot_6_axi_aclk : in STD_LOGIC;
    slot_6_axi_aresetn : in STD_LOGIC;
    slot_6_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_6_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_awvalid : in STD_LOGIC;
    slot_6_axi_awready : in STD_LOGIC;
    slot_6_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axi_wlast : in STD_LOGIC;
    slot_6_axi_wvalid : in STD_LOGIC;
    slot_6_axi_wready : in STD_LOGIC;
    slot_6_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_bvalid : in STD_LOGIC;
    slot_6_axi_bready : in STD_LOGIC;
    slot_6_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_6_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_arvalid : in STD_LOGIC;
    slot_6_axi_arready : in STD_LOGIC;
    slot_6_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_rlast : in STD_LOGIC;
    slot_6_axi_rvalid : in STD_LOGIC;
    slot_6_axi_rready : in STD_LOGIC;
    slot_6_axis_aclk : in STD_LOGIC;
    slot_6_axis_aresetn : in STD_LOGIC;
    slot_6_axis_tvalid : in STD_LOGIC;
    slot_6_axis_tready : in STD_LOGIC;
    slot_6_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axis_tlast : in STD_LOGIC;
    slot_6_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_ext_trig : in STD_LOGIC;
    slot_6_ext_trig_stop : in STD_LOGIC;
    slot_7_axi_aclk : in STD_LOGIC;
    slot_7_axi_aresetn : in STD_LOGIC;
    slot_7_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_7_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_awvalid : in STD_LOGIC;
    slot_7_axi_awready : in STD_LOGIC;
    slot_7_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axi_wlast : in STD_LOGIC;
    slot_7_axi_wvalid : in STD_LOGIC;
    slot_7_axi_wready : in STD_LOGIC;
    slot_7_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_bvalid : in STD_LOGIC;
    slot_7_axi_bready : in STD_LOGIC;
    slot_7_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_7_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_arvalid : in STD_LOGIC;
    slot_7_axi_arready : in STD_LOGIC;
    slot_7_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_rlast : in STD_LOGIC;
    slot_7_axi_rvalid : in STD_LOGIC;
    slot_7_axi_rready : in STD_LOGIC;
    slot_7_axis_aclk : in STD_LOGIC;
    slot_7_axis_aresetn : in STD_LOGIC;
    slot_7_axis_tvalid : in STD_LOGIC;
    slot_7_axis_tready : in STD_LOGIC;
    slot_7_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axis_tlast : in STD_LOGIC;
    slot_7_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_ext_trig : in STD_LOGIC;
    slot_7_ext_trig_stop : in STD_LOGIC;
    ext_clk_0 : in STD_LOGIC;
    ext_rstn_0 : in STD_LOGIC;
    ext_event_0_cnt_start : in STD_LOGIC;
    ext_event_0_cnt_stop : in STD_LOGIC;
    ext_event_0 : in STD_LOGIC;
    ext_clk_1 : in STD_LOGIC;
    ext_rstn_1 : in STD_LOGIC;
    ext_event_1_cnt_start : in STD_LOGIC;
    ext_event_1_cnt_stop : in STD_LOGIC;
    ext_event_1 : in STD_LOGIC;
    ext_clk_2 : in STD_LOGIC;
    ext_rstn_2 : in STD_LOGIC;
    ext_event_2_cnt_start : in STD_LOGIC;
    ext_event_2_cnt_stop : in STD_LOGIC;
    ext_event_2 : in STD_LOGIC;
    ext_clk_3 : in STD_LOGIC;
    ext_rstn_3 : in STD_LOGIC;
    ext_event_3_cnt_start : in STD_LOGIC;
    ext_event_3_cnt_stop : in STD_LOGIC;
    ext_event_3 : in STD_LOGIC;
    ext_clk_4 : in STD_LOGIC;
    ext_rstn_4 : in STD_LOGIC;
    ext_event_4_cnt_start : in STD_LOGIC;
    ext_event_4_cnt_stop : in STD_LOGIC;
    ext_event_4 : in STD_LOGIC;
    ext_clk_5 : in STD_LOGIC;
    ext_rstn_5 : in STD_LOGIC;
    ext_event_5_cnt_start : in STD_LOGIC;
    ext_event_5_cnt_stop : in STD_LOGIC;
    ext_event_5 : in STD_LOGIC;
    ext_clk_6 : in STD_LOGIC;
    ext_rstn_6 : in STD_LOGIC;
    ext_event_6_cnt_start : in STD_LOGIC;
    ext_event_6_cnt_stop : in STD_LOGIC;
    ext_event_6 : in STD_LOGIC;
    ext_clk_7 : in STD_LOGIC;
    ext_rstn_7 : in STD_LOGIC;
    ext_event_7_cnt_start : in STD_LOGIC;
    ext_event_7_cnt_stop : in STD_LOGIC;
    ext_event_7 : in STD_LOGIC;
    capture_event : in STD_LOGIC;
    reset_event : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready : in STD_LOGIC;
    s_axi_offld_aclk : in STD_LOGIC;
    s_axi_offld_aresetn : in STD_LOGIC;
    s_axi_offld_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_offld_arvalid : in STD_LOGIC;
    s_axi_offld_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_offld_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_offld_arready : out STD_LOGIC;
    s_axi_offld_rready : in STD_LOGIC;
    s_axi_offld_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_offld_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_offld_rvalid : out STD_LOGIC;
    s_axi_offld_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_offld_rlast : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    trigger_in : in STD_LOGIC;
    trigger_in_ack : out STD_LOGIC
  );
  attribute COUNTER_LOAD_VALUE : integer;
  attribute COUNTER_LOAD_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_AXI4LITE_CORE_CLK_ASYNC : integer;
  attribute C_AXI4LITE_CORE_CLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 : integer;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 64;
  attribute C_ENABLE_ADVANCED : integer;
  attribute C_ENABLE_ADVANCED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_ENABLE_EVENT_COUNT : integer;
  attribute C_ENABLE_EVENT_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_ENABLE_EVENT_LOG : integer;
  attribute C_ENABLE_EVENT_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_ENABLE_PROFILE : integer;
  attribute C_ENABLE_PROFILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_ENABLE_TRACE : integer;
  attribute C_ENABLE_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_EN_ALL_TRACE : integer;
  attribute C_EN_ALL_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EN_AXI_DEBUG : integer;
  attribute C_EN_AXI_DEBUG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_EN_EXT_EVENTS_FLAG : integer;
  attribute C_EN_EXT_EVENTS_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_EN_FIRST_READ_FLAG : integer;
  attribute C_EN_FIRST_READ_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EN_FIRST_WRITE_FLAG : integer;
  attribute C_EN_FIRST_WRITE_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EN_LAST_READ_FLAG : integer;
  attribute C_EN_LAST_READ_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EN_LAST_WRITE_FLAG : integer;
  attribute C_EN_LAST_WRITE_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EN_RD_ADD_FLAG : integer;
  attribute C_EN_RD_ADD_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EN_RESPONSE_FLAG : integer;
  attribute C_EN_RESPONSE_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EN_SW_REG_WR_FLAG : integer;
  attribute C_EN_SW_REG_WR_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_EN_TRIGGER : integer;
  attribute C_EN_TRIGGER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_EN_WR_ADD_FLAG : integer;
  attribute C_EN_WR_ADD_FLAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EXT_EVENT0_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT0_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EXT_EVENT1_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT1_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EXT_EVENT2_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT2_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EXT_EVENT3_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT3_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EXT_EVENT4_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT4_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EXT_EVENT5_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT5_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EXT_EVENT6_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT6_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_EXT_EVENT7_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT7_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "zynq";
  attribute C_FIFO_AXIS_DEPTH : integer;
  attribute C_FIFO_AXIS_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_FIFO_AXIS_SYNC : integer;
  attribute C_FIFO_AXIS_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_FIFO_AXIS_TDATA_WIDTH : integer;
  attribute C_FIFO_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 56;
  attribute C_FIFO_AXIS_TID_WIDTH : integer;
  attribute C_FIFO_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_GLOBAL_COUNT_WIDTH : integer;
  attribute C_GLOBAL_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_HAVE_SAMPLED_METRIC_CNT : integer;
  attribute C_HAVE_SAMPLED_METRIC_CNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "jtag_axi_axi_perf_mon_0_0";
  attribute C_LITE_ADDRESS_WIDTH : integer;
  attribute C_LITE_ADDRESS_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 16;
  attribute C_LOG_DATA_OFFLD : integer;
  attribute C_LOG_DATA_OFFLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH : integer;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_METRIC_COUNT_SCALE : integer;
  attribute C_METRIC_COUNT_SCALE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_METRIC_COUNT_WIDTH : integer;
  attribute C_METRIC_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_NUM_MONITOR_SLOTS : integer;
  attribute C_NUM_MONITOR_SLOTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_NUM_OF_COUNTERS : integer;
  attribute C_NUM_OF_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_REG_ALL_MONITOR_SIGNALS : integer;
  attribute C_REG_ALL_MONITOR_SIGNALS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SHOW_AXIS_TDEST : integer;
  attribute C_SHOW_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SHOW_AXIS_TID : integer;
  attribute C_SHOW_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SHOW_AXIS_TUSER : integer;
  attribute C_SHOW_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SHOW_AXI_IDS : integer;
  attribute C_SHOW_AXI_IDS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SHOW_AXI_LEN : integer;
  attribute C_SHOW_AXI_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_0_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_0_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_0_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 9;
  attribute C_SLOT_0_AXI_AWLEN : integer;
  attribute C_SLOT_0_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 7;
  attribute C_SLOT_0_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_0_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_0_AXI_ID_WIDTH : integer;
  attribute C_SLOT_0_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_0_AXI_LOCK : integer;
  attribute C_SLOT_0_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SLOT_0_AXI_PROTOCOL : string;
  attribute C_SLOT_0_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4LITE";
  attribute C_SLOT_0_FIFO_ENABLE : integer;
  attribute C_SLOT_0_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_1_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_1_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_1_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_1_AXI_AWLEN : integer;
  attribute C_SLOT_1_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 7;
  attribute C_SLOT_1_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_1_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_1_AXI_ID_WIDTH : integer;
  attribute C_SLOT_1_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_1_AXI_LOCK : integer;
  attribute C_SLOT_1_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SLOT_1_AXI_PROTOCOL : string;
  attribute C_SLOT_1_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute C_SLOT_1_FIFO_ENABLE : integer;
  attribute C_SLOT_1_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_2_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_2_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_2_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_2_AXI_AWLEN : integer;
  attribute C_SLOT_2_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 7;
  attribute C_SLOT_2_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_2_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_2_AXI_ID_WIDTH : integer;
  attribute C_SLOT_2_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_2_AXI_LOCK : integer;
  attribute C_SLOT_2_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SLOT_2_AXI_PROTOCOL : string;
  attribute C_SLOT_2_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute C_SLOT_2_FIFO_ENABLE : integer;
  attribute C_SLOT_2_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_3_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_3_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_3_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_3_AXI_AWLEN : integer;
  attribute C_SLOT_3_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 7;
  attribute C_SLOT_3_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_3_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_3_AXI_ID_WIDTH : integer;
  attribute C_SLOT_3_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_3_AXI_LOCK : integer;
  attribute C_SLOT_3_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SLOT_3_AXI_PROTOCOL : string;
  attribute C_SLOT_3_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute C_SLOT_3_FIFO_ENABLE : integer;
  attribute C_SLOT_3_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_4_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_4_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_4_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_4_AXI_AWLEN : integer;
  attribute C_SLOT_4_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 7;
  attribute C_SLOT_4_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_4_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_4_AXI_ID_WIDTH : integer;
  attribute C_SLOT_4_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_4_AXI_LOCK : integer;
  attribute C_SLOT_4_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SLOT_4_AXI_PROTOCOL : string;
  attribute C_SLOT_4_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute C_SLOT_4_FIFO_ENABLE : integer;
  attribute C_SLOT_4_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_5_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_5_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_5_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_5_AXI_AWLEN : integer;
  attribute C_SLOT_5_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 7;
  attribute C_SLOT_5_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_5_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_5_AXI_ID_WIDTH : integer;
  attribute C_SLOT_5_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_5_AXI_LOCK : integer;
  attribute C_SLOT_5_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SLOT_5_AXI_PROTOCOL : string;
  attribute C_SLOT_5_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute C_SLOT_5_FIFO_ENABLE : integer;
  attribute C_SLOT_5_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_6_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_6_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_6_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_6_AXI_AWLEN : integer;
  attribute C_SLOT_6_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 7;
  attribute C_SLOT_6_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_6_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_6_AXI_ID_WIDTH : integer;
  attribute C_SLOT_6_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_6_AXI_LOCK : integer;
  attribute C_SLOT_6_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SLOT_6_AXI_PROTOCOL : string;
  attribute C_SLOT_6_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute C_SLOT_6_FIFO_ENABLE : integer;
  attribute C_SLOT_6_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_7_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_7_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_7_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_7_AXI_AWLEN : integer;
  attribute C_SLOT_7_AXI_AWLEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 7;
  attribute C_SLOT_7_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_7_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_SLOT_7_AXI_ID_WIDTH : integer;
  attribute C_SLOT_7_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SLOT_7_AXI_LOCK : integer;
  attribute C_SLOT_7_AXI_LOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_SLOT_7_AXI_PROTOCOL : string;
  attribute C_SLOT_7_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute C_SLOT_7_FIFO_ENABLE : integer;
  attribute C_SLOT_7_FIFO_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_SUPPORT_ID_REFLECTION : integer;
  attribute C_SUPPORT_ID_REFLECTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_S_AXI4_BASEADDR : integer;
  attribute C_S_AXI4_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is -1;
  attribute C_S_AXI4_HIGHADDR : integer;
  attribute C_S_AXI4_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 16;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4LITE";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "yes";
  attribute ENABLE_EXT_EVENTS : integer;
  attribute ENABLE_EXT_EVENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 0;
  attribute SLOT_0_AXI_PROTOCOL : string;
  attribute SLOT_0_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute SLOT_0_AXI_SUB_PROTOCOL : string;
  attribute SLOT_0_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4LITE";
  attribute SLOT_1_AXI_PROTOCOL : string;
  attribute SLOT_1_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute SLOT_1_AXI_SUB_PROTOCOL : string;
  attribute SLOT_1_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "NONE";
  attribute SLOT_2_AXI_PROTOCOL : string;
  attribute SLOT_2_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute SLOT_2_AXI_SUB_PROTOCOL : string;
  attribute SLOT_2_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "NONE";
  attribute SLOT_3_AXI_PROTOCOL : string;
  attribute SLOT_3_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute SLOT_3_AXI_SUB_PROTOCOL : string;
  attribute SLOT_3_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "NONE";
  attribute SLOT_4_AXI_PROTOCOL : string;
  attribute SLOT_4_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute SLOT_4_AXI_SUB_PROTOCOL : string;
  attribute SLOT_4_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "NONE";
  attribute SLOT_5_AXI_PROTOCOL : string;
  attribute SLOT_5_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute SLOT_5_AXI_SUB_PROTOCOL : string;
  attribute SLOT_5_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "NONE";
  attribute SLOT_6_AXI_PROTOCOL : string;
  attribute SLOT_6_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute SLOT_6_AXI_SUB_PROTOCOL : string;
  attribute SLOT_6_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "NONE";
  attribute SLOT_7_AXI_PROTOCOL : string;
  attribute SLOT_7_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "AXI4";
  attribute SLOT_7_AXI_SUB_PROTOCOL : string;
  attribute SLOT_7_AXI_SUB_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is "NONE";
  attribute S_AXI_OFFLD_ID_WIDTH : integer;
  attribute S_AXI_OFFLD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top is
  signal \<const0>\ : STD_LOGIC;
  signal Control_Bits_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_100\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_101\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_102\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_103\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_104\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_105\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_139\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_140\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_141\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_142\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_143\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_144\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_145\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_146\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_147\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_148\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_149\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_150\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_151\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_152\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_153\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_154\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_155\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_156\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_157\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_158\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_159\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_160\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_161\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_162\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_163\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_164\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_165\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_166\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_167\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_168\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_169\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_170\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_42\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_43\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_44\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_45\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_46\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_47\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_48\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_49\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_50\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_51\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_52\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_53\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_54\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_55\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_56\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_57\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_58\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_59\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_60\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_61\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_62\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_63\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_64\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_65\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_66\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_67\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_68\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_69\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_70\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_71\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_72\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_73\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_74\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_75\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_76\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_77\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_78\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_79\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_80\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_81\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_82\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_83\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_84\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_85\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_86\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_87\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_88\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_89\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_90\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_91\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_92\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_93\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_94\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_95\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_96\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_97\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_98\ : STD_LOGIC;
  signal \GEN_Advanced_Mode.adavnced_mode_inst_n_99\ : STD_LOGIC;
  signal capture_event_sync : STD_LOGIC;
  signal flop_fi_out : STD_LOGIC;
  signal flop_ze_out : STD_LOGIC;
  signal \metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F1_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F1_Wr_Data\ : STD_LOGIC;
  signal \metric_calc_inst0/F1_Wr_En\ : STD_LOGIC;
  signal \metric_calc_inst0/F2_FIRST_WRITE/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F2_Wr_En\ : STD_LOGIC;
  signal \metric_calc_inst0/F3_WR_LAT_START/dout0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F3_Wr_En\ : STD_LOGIC;
  signal \metric_calc_inst0/F4_WR_LAT_END/dout0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/F4_Wr_En\ : STD_LOGIC;
  signal \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0\ : STD_LOGIC;
  signal \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \metric_calc_inst0/Write_Latency_Cnt_Out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \metric_calc_inst0/Write_Latency_Cnt_Ovf\ : STD_LOGIC;
  signal \metric_calc_inst0/rd_latency_fifo_inst/dout0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \metric_calc_inst0/wren0\ : STD_LOGIC;
  signal \metric_calc_inst0/wren047_out\ : STD_LOGIC;
  signal \metric_calc_inst0/wren051_out\ : STD_LOGIC;
  signal \register_module_inst/p_0_in\ : STD_LOGIC;
  signal reset_event_cdc_sync1_n_0 : STD_LOGIC;
  signal rst_flop_fi_out : STD_LOGIC;
  signal rst_flop_ze_out : STD_LOGIC;
  signal \NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_F1_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F3_WR_LAT_START/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_F4_WR_LAT_END/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_30_32\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F3_WR_LAT_START/mem_reg_0_31_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_30_32\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \F4_WR_LAT_END/mem_reg_0_31_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_30_32\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \rd_latency_fifo_inst/mem_reg_0_31_6_11\ : label is "";
begin
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tstrb(6) <= \<const0>\;
  m_axis_tstrb(5) <= \<const0>\;
  m_axis_tstrb(4) <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_offld_arready <= \<const0>\;
  s_axi_offld_rdata(31) <= \<const0>\;
  s_axi_offld_rdata(30) <= \<const0>\;
  s_axi_offld_rdata(29) <= \<const0>\;
  s_axi_offld_rdata(28) <= \<const0>\;
  s_axi_offld_rdata(27) <= \<const0>\;
  s_axi_offld_rdata(26) <= \<const0>\;
  s_axi_offld_rdata(25) <= \<const0>\;
  s_axi_offld_rdata(24) <= \<const0>\;
  s_axi_offld_rdata(23) <= \<const0>\;
  s_axi_offld_rdata(22) <= \<const0>\;
  s_axi_offld_rdata(21) <= \<const0>\;
  s_axi_offld_rdata(20) <= \<const0>\;
  s_axi_offld_rdata(19) <= \<const0>\;
  s_axi_offld_rdata(18) <= \<const0>\;
  s_axi_offld_rdata(17) <= \<const0>\;
  s_axi_offld_rdata(16) <= \<const0>\;
  s_axi_offld_rdata(15) <= \<const0>\;
  s_axi_offld_rdata(14) <= \<const0>\;
  s_axi_offld_rdata(13) <= \<const0>\;
  s_axi_offld_rdata(12) <= \<const0>\;
  s_axi_offld_rdata(11) <= \<const0>\;
  s_axi_offld_rdata(10) <= \<const0>\;
  s_axi_offld_rdata(9) <= \<const0>\;
  s_axi_offld_rdata(8) <= \<const0>\;
  s_axi_offld_rdata(7) <= \<const0>\;
  s_axi_offld_rdata(6) <= \<const0>\;
  s_axi_offld_rdata(5) <= \<const0>\;
  s_axi_offld_rdata(4) <= \<const0>\;
  s_axi_offld_rdata(3) <= \<const0>\;
  s_axi_offld_rdata(2) <= \<const0>\;
  s_axi_offld_rdata(1) <= \<const0>\;
  s_axi_offld_rdata(0) <= \<const0>\;
  s_axi_offld_rid(0) <= \<const0>\;
  s_axi_offld_rlast <= \<const0>\;
  s_axi_offld_rresp(1) <= \<const0>\;
  s_axi_offld_rresp(0) <= \<const0>\;
  s_axi_offld_rvalid <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
\BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(0),
      A1 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(1),
      A2 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(2),
      A3 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(3),
      A4 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(4),
      D => \metric_calc_inst0/F1_Wr_Data\,
      DPO => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0\,
      DPRA0 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F1_Wr_En\
    );
\F1_AWID_MATCH/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(0),
      A1 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(1),
      A2 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(2),
      A3 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(3),
      A4 => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(4),
      D => \metric_calc_inst0/F1_Wr_Data\,
      DPO => \metric_calc_inst0/F1_AWID_MATCH/dout0\,
      DPRA0 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_F1_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F1_Wr_En\
    );
\F2_FIRST_WRITE/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(0),
      A1 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(1),
      A2 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(2),
      A3 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(3),
      A4 => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(4),
      D => '1',
      DPO => \metric_calc_inst0/F2_FIRST_WRITE/dout0\,
      DPRA0 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(4),
      SPO => \NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F2_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(1 downto 0),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(3 downto 2),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(13 downto 12),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(15 downto 14),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(19 downto 18),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(21 downto 20),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(25 downto 24),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(27 downto 26),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_30_32\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \metric_calc_inst0/Write_Latency_Cnt_Ovf\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(31 downto 30),
      DOB(1) => \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOB_UNCONNECTED\(1),
      DOB(0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(32),
      DOC(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F3_WR_LAT_START/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(7 downto 6),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(9 downto 8),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_F3_WR_LAT_START/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F3_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(1 downto 0),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(3 downto 2),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(13 downto 12),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(15 downto 14),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(19 downto 18),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(21 downto 20),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(25 downto 24),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(27 downto 26),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_30_32\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \metric_calc_inst0/Write_Latency_Cnt_Ovf\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(31 downto 30),
      DOB(1) => \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOB_UNCONNECTED\(1),
      DOB(0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(32),
      DOC(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\F4_WR_LAT_END/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(7 downto 6),
      DIB(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(9 downto 8),
      DIC(1 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_F4_WR_LAT_END/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F4_Wr_En\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_104\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_105\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_102\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_103\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_100\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_101\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_92\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_93\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_90\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_91\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_88\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_89\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_86\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_87\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_84\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_85\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_82\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_83\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_80\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_81\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_78\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_79\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_76\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_77\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_74\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_75\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_72\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_73\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_70\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_71\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(31 downto 30),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(33 downto 32),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(35 downto 34),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_68\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_69\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_66\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_67\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_64\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_65\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(37 downto 36),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(39 downto 38),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(41 downto 40),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_62\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_63\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_60\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_61\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_58\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_59\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(43 downto 42),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(45 downto 44),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(47 downto 46),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_56\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_57\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_54\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_55\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_52\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_53\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(49 downto 48),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(51 downto 50),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(53 downto 52),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_50\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_51\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_48\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_49\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_46\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_47\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(55 downto 54),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(57 downto 56),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(59 downto 58),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_60_63\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_44\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_45\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_42\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_43\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(61 downto 60),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(63 downto 62),
      DOC(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FBC_WR_BEAT_CNT/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_98\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_99\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_96\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_97\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_94\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_95\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren051_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_169\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_170\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_167\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_168\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_165\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_166\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren047_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_157\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_158\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_155\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_156\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_153\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_154\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren047_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_151\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_152\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_149\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_150\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_147\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_148\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren047_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_145\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_146\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_143\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_144\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_141\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_142\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren047_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_30_31\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_139\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_140\,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(31 downto 30),
      DOB(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren047_out\
    );
\FSWI_WR_LAST_CNT/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      DIA(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_163\,
      DIA(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_164\,
      DIB(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_161\,
      DIB(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_162\,
      DIC(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_159\,
      DIC(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_160\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren047_out\
    );
\GEN_Advanced_Mode.adavnced_mode_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_advanced
     port map (
      \Beat_fifo_Wr_data_reg[61]\(63 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/dout0\(63 downto 0),
      \Count_Out_i_reg[31]\(32 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/dout0\(32 downto 0),
      D(1) => slot_0_ext_trig_stop,
      D(0) => slot_0_ext_trig,
      E(0) => \metric_calc_inst0/F2_Wr_En\,
      F1_Wr_Data => \metric_calc_inst0/F1_Wr_Data\,
      F1_Wr_En => \metric_calc_inst0/F1_Wr_En\,
      O322(4 downto 0) => \metric_calc_inst0/F1_AWID_MATCH/wptr_reg\(4 downto 0),
      O323(4 downto 0) => \metric_calc_inst0/F2_FIRST_WRITE/rptr_reg\(4 downto 0),
      O324(4 downto 0) => \metric_calc_inst0/F2_FIRST_WRITE/wptr_reg\(4 downto 0),
      O325(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/rptr_reg\(4 downto 0),
      O326(4 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/wptr_reg\(4 downto 0),
      O327(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/rptr_reg\(4 downto 0),
      O328(4 downto 0) => \metric_calc_inst0/F4_WR_LAT_END/wptr_reg\(4 downto 0),
      O329(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      O330(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      O333(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg\(4 downto 0),
      O334(4 downto 0) => \metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg\(4 downto 0),
      O335(4 downto 0) => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg\(4 downto 0),
      O336(4 downto 0) => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg\(4 downto 0),
      O337(4 downto 0) => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(4 downto 0),
      O338(4 downto 0) => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(4 downto 0),
      O339(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg\(4 downto 0),
      O340(4 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg\(4 downto 0),
      O342(4 downto 0) => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(4 downto 0),
      O343(4 downto 0) => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(4 downto 0),
      Q(32) => \metric_calc_inst0/Write_Latency_Cnt_Ovf\,
      Q(31 downto 0) => \metric_calc_inst0/Write_Latency_Cnt_Out\(31 downto 0),
      \Rd_Latency_Fifo_Wr_Data_reg[31]\(32 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(32 downto 0),
      SR(0) => \register_module_inst/p_0_in\,
      \Slv_Wr_Idle_Fifo_Wr_data_reg[31]\(31 downto 0) => \metric_calc_inst0/FSWI_WR_LAST_CNT/dout0\(31 downto 0),
      UNCONN_IN(2) => ext_event_0_cnt_start,
      UNCONN_IN(1) => ext_event_0_cnt_stop,
      UNCONN_IN(0) => ext_event_0,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      din(29) => slot_0_axi_awid(0),
      din(28) => slot_0_axi_awaddr(8),
      din(27) => slot_0_axi_awsize(0),
      din(26 downto 25) => slot_0_axi_awburst(1 downto 0),
      din(24) => slot_0_axi_awvalid,
      din(23) => slot_0_axi_awready,
      din(22 downto 19) => slot_0_axi_wstrb(3 downto 0),
      din(18) => slot_0_axi_wvalid,
      din(17) => slot_0_axi_wready,
      din(16) => slot_0_axi_bid(0),
      din(15 downto 14) => slot_0_axi_bresp(1 downto 0),
      din(13) => slot_0_axi_bvalid,
      din(12) => slot_0_axi_bready,
      din(11) => slot_0_axi_arid(0),
      din(10 downto 9) => slot_0_axi_arsize(1 downto 0),
      din(8 downto 7) => slot_0_axi_arburst(1 downto 0),
      din(6) => slot_0_axi_arvalid,
      din(5) => slot_0_axi_arready,
      din(4) => slot_0_axi_rid(0),
      din(3 downto 2) => slot_0_axi_rresp(1 downto 0),
      din(1) => slot_0_axi_rvalid,
      din(0) => slot_0_axi_rready,
      dout0(32 downto 0) => \metric_calc_inst0/F3_WR_LAT_START/dout0\(32 downto 0),
      dout0_0 => \metric_calc_inst0/F1_AWID_MATCH/dout0\,
      dout0_1 => \metric_calc_inst0/F2_FIRST_WRITE/dout0\,
      dout0_2 => \metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0\,
      dout0_3 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0\,
      dout0_4 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0\,
      \dout_reg[31]\(32 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(32 downto 0),
      \dout_reg[31]_0\(31) => \GEN_Advanced_Mode.adavnced_mode_inst_n_139\,
      \dout_reg[31]_0\(30) => \GEN_Advanced_Mode.adavnced_mode_inst_n_140\,
      \dout_reg[31]_0\(29) => \GEN_Advanced_Mode.adavnced_mode_inst_n_141\,
      \dout_reg[31]_0\(28) => \GEN_Advanced_Mode.adavnced_mode_inst_n_142\,
      \dout_reg[31]_0\(27) => \GEN_Advanced_Mode.adavnced_mode_inst_n_143\,
      \dout_reg[31]_0\(26) => \GEN_Advanced_Mode.adavnced_mode_inst_n_144\,
      \dout_reg[31]_0\(25) => \GEN_Advanced_Mode.adavnced_mode_inst_n_145\,
      \dout_reg[31]_0\(24) => \GEN_Advanced_Mode.adavnced_mode_inst_n_146\,
      \dout_reg[31]_0\(23) => \GEN_Advanced_Mode.adavnced_mode_inst_n_147\,
      \dout_reg[31]_0\(22) => \GEN_Advanced_Mode.adavnced_mode_inst_n_148\,
      \dout_reg[31]_0\(21) => \GEN_Advanced_Mode.adavnced_mode_inst_n_149\,
      \dout_reg[31]_0\(20) => \GEN_Advanced_Mode.adavnced_mode_inst_n_150\,
      \dout_reg[31]_0\(19) => \GEN_Advanced_Mode.adavnced_mode_inst_n_151\,
      \dout_reg[31]_0\(18) => \GEN_Advanced_Mode.adavnced_mode_inst_n_152\,
      \dout_reg[31]_0\(17) => \GEN_Advanced_Mode.adavnced_mode_inst_n_153\,
      \dout_reg[31]_0\(16) => \GEN_Advanced_Mode.adavnced_mode_inst_n_154\,
      \dout_reg[31]_0\(15) => \GEN_Advanced_Mode.adavnced_mode_inst_n_155\,
      \dout_reg[31]_0\(14) => \GEN_Advanced_Mode.adavnced_mode_inst_n_156\,
      \dout_reg[31]_0\(13) => \GEN_Advanced_Mode.adavnced_mode_inst_n_157\,
      \dout_reg[31]_0\(12) => \GEN_Advanced_Mode.adavnced_mode_inst_n_158\,
      \dout_reg[31]_0\(11) => \GEN_Advanced_Mode.adavnced_mode_inst_n_159\,
      \dout_reg[31]_0\(10) => \GEN_Advanced_Mode.adavnced_mode_inst_n_160\,
      \dout_reg[31]_0\(9) => \GEN_Advanced_Mode.adavnced_mode_inst_n_161\,
      \dout_reg[31]_0\(8) => \GEN_Advanced_Mode.adavnced_mode_inst_n_162\,
      \dout_reg[31]_0\(7) => \GEN_Advanced_Mode.adavnced_mode_inst_n_163\,
      \dout_reg[31]_0\(6) => \GEN_Advanced_Mode.adavnced_mode_inst_n_164\,
      \dout_reg[31]_0\(5) => \GEN_Advanced_Mode.adavnced_mode_inst_n_165\,
      \dout_reg[31]_0\(4) => \GEN_Advanced_Mode.adavnced_mode_inst_n_166\,
      \dout_reg[31]_0\(3) => \GEN_Advanced_Mode.adavnced_mode_inst_n_167\,
      \dout_reg[31]_0\(2) => \GEN_Advanced_Mode.adavnced_mode_inst_n_168\,
      \dout_reg[31]_0\(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_169\,
      \dout_reg[31]_0\(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_170\,
      \dout_reg[61]\(63) => \GEN_Advanced_Mode.adavnced_mode_inst_n_42\,
      \dout_reg[61]\(62) => \GEN_Advanced_Mode.adavnced_mode_inst_n_43\,
      \dout_reg[61]\(61) => \GEN_Advanced_Mode.adavnced_mode_inst_n_44\,
      \dout_reg[61]\(60) => \GEN_Advanced_Mode.adavnced_mode_inst_n_45\,
      \dout_reg[61]\(59) => \GEN_Advanced_Mode.adavnced_mode_inst_n_46\,
      \dout_reg[61]\(58) => \GEN_Advanced_Mode.adavnced_mode_inst_n_47\,
      \dout_reg[61]\(57) => \GEN_Advanced_Mode.adavnced_mode_inst_n_48\,
      \dout_reg[61]\(56) => \GEN_Advanced_Mode.adavnced_mode_inst_n_49\,
      \dout_reg[61]\(55) => \GEN_Advanced_Mode.adavnced_mode_inst_n_50\,
      \dout_reg[61]\(54) => \GEN_Advanced_Mode.adavnced_mode_inst_n_51\,
      \dout_reg[61]\(53) => \GEN_Advanced_Mode.adavnced_mode_inst_n_52\,
      \dout_reg[61]\(52) => \GEN_Advanced_Mode.adavnced_mode_inst_n_53\,
      \dout_reg[61]\(51) => \GEN_Advanced_Mode.adavnced_mode_inst_n_54\,
      \dout_reg[61]\(50) => \GEN_Advanced_Mode.adavnced_mode_inst_n_55\,
      \dout_reg[61]\(49) => \GEN_Advanced_Mode.adavnced_mode_inst_n_56\,
      \dout_reg[61]\(48) => \GEN_Advanced_Mode.adavnced_mode_inst_n_57\,
      \dout_reg[61]\(47) => \GEN_Advanced_Mode.adavnced_mode_inst_n_58\,
      \dout_reg[61]\(46) => \GEN_Advanced_Mode.adavnced_mode_inst_n_59\,
      \dout_reg[61]\(45) => \GEN_Advanced_Mode.adavnced_mode_inst_n_60\,
      \dout_reg[61]\(44) => \GEN_Advanced_Mode.adavnced_mode_inst_n_61\,
      \dout_reg[61]\(43) => \GEN_Advanced_Mode.adavnced_mode_inst_n_62\,
      \dout_reg[61]\(42) => \GEN_Advanced_Mode.adavnced_mode_inst_n_63\,
      \dout_reg[61]\(41) => \GEN_Advanced_Mode.adavnced_mode_inst_n_64\,
      \dout_reg[61]\(40) => \GEN_Advanced_Mode.adavnced_mode_inst_n_65\,
      \dout_reg[61]\(39) => \GEN_Advanced_Mode.adavnced_mode_inst_n_66\,
      \dout_reg[61]\(38) => \GEN_Advanced_Mode.adavnced_mode_inst_n_67\,
      \dout_reg[61]\(37) => \GEN_Advanced_Mode.adavnced_mode_inst_n_68\,
      \dout_reg[61]\(36) => \GEN_Advanced_Mode.adavnced_mode_inst_n_69\,
      \dout_reg[61]\(35) => \GEN_Advanced_Mode.adavnced_mode_inst_n_70\,
      \dout_reg[61]\(34) => \GEN_Advanced_Mode.adavnced_mode_inst_n_71\,
      \dout_reg[61]\(33) => \GEN_Advanced_Mode.adavnced_mode_inst_n_72\,
      \dout_reg[61]\(32) => \GEN_Advanced_Mode.adavnced_mode_inst_n_73\,
      \dout_reg[61]\(31) => \GEN_Advanced_Mode.adavnced_mode_inst_n_74\,
      \dout_reg[61]\(30) => \GEN_Advanced_Mode.adavnced_mode_inst_n_75\,
      \dout_reg[61]\(29) => \GEN_Advanced_Mode.adavnced_mode_inst_n_76\,
      \dout_reg[61]\(28) => \GEN_Advanced_Mode.adavnced_mode_inst_n_77\,
      \dout_reg[61]\(27) => \GEN_Advanced_Mode.adavnced_mode_inst_n_78\,
      \dout_reg[61]\(26) => \GEN_Advanced_Mode.adavnced_mode_inst_n_79\,
      \dout_reg[61]\(25) => \GEN_Advanced_Mode.adavnced_mode_inst_n_80\,
      \dout_reg[61]\(24) => \GEN_Advanced_Mode.adavnced_mode_inst_n_81\,
      \dout_reg[61]\(23) => \GEN_Advanced_Mode.adavnced_mode_inst_n_82\,
      \dout_reg[61]\(22) => \GEN_Advanced_Mode.adavnced_mode_inst_n_83\,
      \dout_reg[61]\(21) => \GEN_Advanced_Mode.adavnced_mode_inst_n_84\,
      \dout_reg[61]\(20) => \GEN_Advanced_Mode.adavnced_mode_inst_n_85\,
      \dout_reg[61]\(19) => \GEN_Advanced_Mode.adavnced_mode_inst_n_86\,
      \dout_reg[61]\(18) => \GEN_Advanced_Mode.adavnced_mode_inst_n_87\,
      \dout_reg[61]\(17) => \GEN_Advanced_Mode.adavnced_mode_inst_n_88\,
      \dout_reg[61]\(16) => \GEN_Advanced_Mode.adavnced_mode_inst_n_89\,
      \dout_reg[61]\(15) => \GEN_Advanced_Mode.adavnced_mode_inst_n_90\,
      \dout_reg[61]\(14) => \GEN_Advanced_Mode.adavnced_mode_inst_n_91\,
      \dout_reg[61]\(13) => \GEN_Advanced_Mode.adavnced_mode_inst_n_92\,
      \dout_reg[61]\(12) => \GEN_Advanced_Mode.adavnced_mode_inst_n_93\,
      \dout_reg[61]\(11) => \GEN_Advanced_Mode.adavnced_mode_inst_n_94\,
      \dout_reg[61]\(10) => \GEN_Advanced_Mode.adavnced_mode_inst_n_95\,
      \dout_reg[61]\(9) => \GEN_Advanced_Mode.adavnced_mode_inst_n_96\,
      \dout_reg[61]\(8) => \GEN_Advanced_Mode.adavnced_mode_inst_n_97\,
      \dout_reg[61]\(7) => \GEN_Advanced_Mode.adavnced_mode_inst_n_98\,
      \dout_reg[61]\(6) => \GEN_Advanced_Mode.adavnced_mode_inst_n_99\,
      \dout_reg[61]\(5) => \GEN_Advanced_Mode.adavnced_mode_inst_n_100\,
      \dout_reg[61]\(4) => \GEN_Advanced_Mode.adavnced_mode_inst_n_101\,
      \dout_reg[61]\(3) => \GEN_Advanced_Mode.adavnced_mode_inst_n_102\,
      \dout_reg[61]\(2) => \GEN_Advanced_Mode.adavnced_mode_inst_n_103\,
      \dout_reg[61]\(1) => \GEN_Advanced_Mode.adavnced_mode_inst_n_104\,
      \dout_reg[61]\(0) => \GEN_Advanced_Mode.adavnced_mode_inst_n_105\,
      ext_clk_0 => ext_clk_0,
      ext_rstn_0 => ext_rstn_0,
      interrupt => interrupt,
      \out\(0) => Control_Bits_sync(1),
      \rptr_reg[4]\(4 downto 0) => \metric_calc_inst0/F1_AWID_MATCH/rptr_reg\(4 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      s_level_out_d4_reg(0) => reset_event_cdc_sync1_n_0,
      s_level_out_d4_reg_0 => capture_event_sync,
      slot_0_axi_aclk => slot_0_axi_aclk,
      slot_0_axi_aresetn => slot_0_axi_aresetn,
      trigger_in => trigger_in,
      trigger_in_ack => trigger_in_ack,
      \wptr_reg[0]\(0) => \metric_calc_inst0/F3_Wr_En\,
      \wptr_reg[0]_0\(0) => \metric_calc_inst0/F4_Wr_En\,
      \wptr_reg[0]_1\(0) => \metric_calc_inst0/wren051_out\,
      \wptr_reg[5]\(0) => \metric_calc_inst0/wren047_out\,
      wren0 => \metric_calc_inst0/wren0\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(0),
      A1 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(1),
      A2 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(2),
      A3 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(3),
      A4 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg\(4),
      D => \metric_calc_inst0/F1_Wr_Data\,
      DPO => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0\,
      DPRA0 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F1_Wr_En\
    );
\LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(0),
      A1 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(1),
      A2 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(2),
      A3 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(3),
      A4 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg\(4),
      D => \metric_calc_inst0/F1_Wr_Data\,
      DPO => \metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0\,
      DPRA0 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(0),
      DPRA1 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(1),
      DPRA2 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(2),
      DPRA3 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(3),
      DPRA4 => \metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg\(4),
      SPO => \NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED\,
      WCLK => core_aclk,
      WE => \metric_calc_inst0/F1_Wr_En\
    );
ext_sync_flop_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset
     port map (
      capture_event => capture_event,
      core_aclk => core_aclk,
      \out\ => flop_ze_out
    );
ext_sync_flop_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_0
     port map (
      core_aclk => core_aclk,
      \out\ => rst_flop_ze_out,
      reset_event => reset_event
    );
ext_sync_flop_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_1
     port map (
      capture_event => capture_event,
      core_aclk => core_aclk,
      \out\ => flop_fi_out,
      q_reg_0 => flop_ze_out
    );
ext_sync_flop_10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_dff_async_reset_2
     port map (
      core_aclk => core_aclk,
      \out\ => rst_flop_fi_out,
      q_reg_0 => rst_flop_ze_out,
      reset_event => reset_event
    );
\rd_latency_fifo_inst/mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(1 downto 0),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(3 downto 2),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(1 downto 0),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(3 downto 2),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(5 downto 4),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(13 downto 12),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(15 downto 14),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(13 downto 12),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(15 downto 14),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(17 downto 16),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(19 downto 18),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(21 downto 20),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(19 downto 18),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(21 downto 20),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(23 downto 22),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(25 downto 24),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(27 downto 26),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(25 downto 24),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(27 downto 26),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(29 downto 28),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_30_32\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(31 downto 30),
      DOB(1) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOB_UNCONNECTED\(1),
      DOB(0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(32),
      DOC(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
\rd_latency_fifo_inst/mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRB(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRC(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/rptr_reg\(4 downto 0),
      ADDRD(4 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/wptr_reg\(4 downto 0),
      DIA(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(7 downto 6),
      DIB(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(9 downto 8),
      DIC(1 downto 0) => \metric_calc_inst0/Rd_Latency_Fifo_Wr_Data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(7 downto 6),
      DOB(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(9 downto 8),
      DOC(1 downto 0) => \metric_calc_inst0/rd_latency_fifo_inst/dout0\(11 downto 10),
      DOD(1 downto 0) => \NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => core_aclk,
      WE => \metric_calc_inst0/wren0\
    );
reset_event_cdc_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized6\
     port map (
      SR(0) => \register_module_inst/p_0_in\,
      core_aclk => core_aclk,
      \out\ => capture_event_sync,
      q_reg => flop_fi_out
    );
reset_event_cdc_sync1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_cdc_sync__parameterized7\
     port map (
      \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]\(0) => reset_event_cdc_sync1_n_0,
      SR(0) => \register_module_inst/p_0_in\,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      \out\ => rst_flop_fi_out,
      \s_level_out_bus_d4_reg[1]\(0) => Control_Bits_sync(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    slot_0_axi_aresetn : in STD_LOGIC;
    slot_0_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    slot_0_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_0_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_bvalid : in STD_LOGIC;
    slot_0_axi_bready : in STD_LOGIC;
    slot_0_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    slot_0_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    capture_event : in STD_LOGIC;
    reset_event : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "jtag_axi_axi_perf_mon_0_0,axi_perf_mon_v5_0_13_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_perf_mon_v5_0_13_top,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_offld_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_offld_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_offld_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trigger_in_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal NLW_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_offld_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_offld_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_offld_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute COUNTER_LOAD_VALUE : integer;
  attribute COUNTER_LOAD_VALUE of inst : label is 0;
  attribute C_AXI4LITE_CORE_CLK_ASYNC : integer;
  attribute C_AXI4LITE_CORE_CLK_ASYNC of inst : label is 1;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 : integer;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 of inst : label is 64;
  attribute C_ENABLE_ADVANCED : integer;
  attribute C_ENABLE_ADVANCED of inst : label is 1;
  attribute C_ENABLE_EVENT_COUNT : integer;
  attribute C_ENABLE_EVENT_COUNT of inst : label is 1;
  attribute C_ENABLE_EVENT_LOG : integer;
  attribute C_ENABLE_EVENT_LOG of inst : label is 0;
  attribute C_ENABLE_PROFILE : integer;
  attribute C_ENABLE_PROFILE of inst : label is 0;
  attribute C_ENABLE_TRACE : integer;
  attribute C_ENABLE_TRACE of inst : label is 0;
  attribute C_EN_ALL_TRACE : integer;
  attribute C_EN_ALL_TRACE of inst : label is 1;
  attribute C_EN_AXI_DEBUG : integer;
  attribute C_EN_AXI_DEBUG of inst : label is 0;
  attribute C_EN_EXT_EVENTS_FLAG : integer;
  attribute C_EN_EXT_EVENTS_FLAG of inst : label is 0;
  attribute C_EN_FIRST_READ_FLAG : integer;
  attribute C_EN_FIRST_READ_FLAG of inst : label is 1;
  attribute C_EN_FIRST_WRITE_FLAG : integer;
  attribute C_EN_FIRST_WRITE_FLAG of inst : label is 1;
  attribute C_EN_LAST_READ_FLAG : integer;
  attribute C_EN_LAST_READ_FLAG of inst : label is 1;
  attribute C_EN_LAST_WRITE_FLAG : integer;
  attribute C_EN_LAST_WRITE_FLAG of inst : label is 1;
  attribute C_EN_RD_ADD_FLAG : integer;
  attribute C_EN_RD_ADD_FLAG of inst : label is 1;
  attribute C_EN_RESPONSE_FLAG : integer;
  attribute C_EN_RESPONSE_FLAG of inst : label is 1;
  attribute C_EN_SW_REG_WR_FLAG : integer;
  attribute C_EN_SW_REG_WR_FLAG of inst : label is 0;
  attribute C_EN_TRIGGER : integer;
  attribute C_EN_TRIGGER of inst : label is 0;
  attribute C_EN_WR_ADD_FLAG : integer;
  attribute C_EN_WR_ADD_FLAG of inst : label is 1;
  attribute C_EXT_EVENT0_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT0_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT1_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT1_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT2_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT2_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT3_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT3_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT4_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT4_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT5_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT5_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT6_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT6_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT7_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT7_FIFO_ENABLE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FIFO_AXIS_DEPTH : integer;
  attribute C_FIFO_AXIS_DEPTH of inst : label is 32;
  attribute C_FIFO_AXIS_SYNC : integer;
  attribute C_FIFO_AXIS_SYNC of inst : label is 0;
  attribute C_FIFO_AXIS_TDATA_WIDTH : integer;
  attribute C_FIFO_AXIS_TDATA_WIDTH of inst : label is 56;
  attribute C_FIFO_AXIS_TID_WIDTH : integer;
  attribute C_FIFO_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_GLOBAL_COUNT_WIDTH : integer;
  attribute C_GLOBAL_COUNT_WIDTH of inst : label is 32;
  attribute C_HAVE_SAMPLED_METRIC_CNT : integer;
  attribute C_HAVE_SAMPLED_METRIC_CNT of inst : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of inst : label is "jtag_axi_axi_perf_mon_0_0";
  attribute C_LITE_ADDRESS_WIDTH : integer;
  attribute C_LITE_ADDRESS_WIDTH of inst : label is 16;
  attribute C_LOG_DATA_OFFLD : integer;
  attribute C_LOG_DATA_OFFLD of inst : label is 0;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH : integer;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH of inst : label is 32;
  attribute C_METRIC_COUNT_SCALE : integer;
  attribute C_METRIC_COUNT_SCALE of inst : label is 1;
  attribute C_METRIC_COUNT_WIDTH : integer;
  attribute C_METRIC_COUNT_WIDTH of inst : label is 32;
  attribute C_NUM_MONITOR_SLOTS : integer;
  attribute C_NUM_MONITOR_SLOTS of inst : label is 1;
  attribute C_NUM_OF_COUNTERS : integer;
  attribute C_NUM_OF_COUNTERS of inst : label is 1;
  attribute C_REG_ALL_MONITOR_SIGNALS : integer;
  attribute C_REG_ALL_MONITOR_SIGNALS of inst : label is 0;
  attribute C_SHOW_AXIS_TDEST : integer;
  attribute C_SHOW_AXIS_TDEST of inst : label is 0;
  attribute C_SHOW_AXIS_TID : integer;
  attribute C_SHOW_AXIS_TID of inst : label is 0;
  attribute C_SHOW_AXIS_TUSER : integer;
  attribute C_SHOW_AXIS_TUSER of inst : label is 0;
  attribute C_SHOW_AXI_IDS : integer;
  attribute C_SHOW_AXI_IDS of inst : label is 0;
  attribute C_SHOW_AXI_LEN : integer;
  attribute C_SHOW_AXI_LEN of inst : label is 0;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_0_AXI_ADDR_WIDTH of inst : label is 9;
  attribute C_SLOT_0_AXI_AWLEN : integer;
  attribute C_SLOT_0_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_0_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_0_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_0_AXI_ID_WIDTH : integer;
  attribute C_SLOT_0_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXI_LOCK : integer;
  attribute C_SLOT_0_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_0_AXI_PROTOCOL : string;
  attribute C_SLOT_0_AXI_PROTOCOL of inst : label is "AXI4LITE";
  attribute C_SLOT_0_FIFO_ENABLE : integer;
  attribute C_SLOT_0_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_1_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_1_AXI_AWLEN : integer;
  attribute C_SLOT_1_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_1_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_1_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_1_AXI_ID_WIDTH : integer;
  attribute C_SLOT_1_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXI_LOCK : integer;
  attribute C_SLOT_1_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_1_AXI_PROTOCOL : string;
  attribute C_SLOT_1_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_1_FIFO_ENABLE : integer;
  attribute C_SLOT_1_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_2_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_2_AXI_AWLEN : integer;
  attribute C_SLOT_2_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_2_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_2_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_2_AXI_ID_WIDTH : integer;
  attribute C_SLOT_2_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXI_LOCK : integer;
  attribute C_SLOT_2_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_2_AXI_PROTOCOL : string;
  attribute C_SLOT_2_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_2_FIFO_ENABLE : integer;
  attribute C_SLOT_2_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_3_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_3_AXI_AWLEN : integer;
  attribute C_SLOT_3_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_3_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_3_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_3_AXI_ID_WIDTH : integer;
  attribute C_SLOT_3_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXI_LOCK : integer;
  attribute C_SLOT_3_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_3_AXI_PROTOCOL : string;
  attribute C_SLOT_3_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_3_FIFO_ENABLE : integer;
  attribute C_SLOT_3_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_4_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_4_AXI_AWLEN : integer;
  attribute C_SLOT_4_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_4_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_4_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_4_AXI_ID_WIDTH : integer;
  attribute C_SLOT_4_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXI_LOCK : integer;
  attribute C_SLOT_4_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_4_AXI_PROTOCOL : string;
  attribute C_SLOT_4_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_4_FIFO_ENABLE : integer;
  attribute C_SLOT_4_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_5_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_5_AXI_AWLEN : integer;
  attribute C_SLOT_5_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_5_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_5_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_5_AXI_ID_WIDTH : integer;
  attribute C_SLOT_5_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXI_LOCK : integer;
  attribute C_SLOT_5_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_5_AXI_PROTOCOL : string;
  attribute C_SLOT_5_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_5_FIFO_ENABLE : integer;
  attribute C_SLOT_5_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_6_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_6_AXI_AWLEN : integer;
  attribute C_SLOT_6_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_6_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_6_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_6_AXI_ID_WIDTH : integer;
  attribute C_SLOT_6_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXI_LOCK : integer;
  attribute C_SLOT_6_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_6_AXI_PROTOCOL : string;
  attribute C_SLOT_6_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_6_FIFO_ENABLE : integer;
  attribute C_SLOT_6_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_7_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_7_AXI_AWLEN : integer;
  attribute C_SLOT_7_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_7_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_7_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_7_AXI_ID_WIDTH : integer;
  attribute C_SLOT_7_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXI_LOCK : integer;
  attribute C_SLOT_7_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_7_AXI_PROTOCOL : string;
  attribute C_SLOT_7_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_7_FIFO_ENABLE : integer;
  attribute C_SLOT_7_FIFO_ENABLE of inst : label is 1;
  attribute C_SUPPORT_ID_REFLECTION : integer;
  attribute C_SUPPORT_ID_REFLECTION of inst : label is 0;
  attribute C_S_AXI4_BASEADDR : integer;
  attribute C_S_AXI4_BASEADDR of inst : label is -1;
  attribute C_S_AXI4_HIGHADDR : integer;
  attribute C_S_AXI4_HIGHADDR of inst : label is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 16;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of inst : label is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of inst : label is "AXI4LITE";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute ENABLE_EXT_EVENTS : integer;
  attribute ENABLE_EXT_EVENTS of inst : label is 0;
  attribute SLOT_0_AXI_PROTOCOL : string;
  attribute SLOT_0_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_0_AXI_SUB_PROTOCOL : string;
  attribute SLOT_0_AXI_SUB_PROTOCOL of inst : label is "AXI4LITE";
  attribute SLOT_1_AXI_PROTOCOL : string;
  attribute SLOT_1_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_1_AXI_SUB_PROTOCOL : string;
  attribute SLOT_1_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_2_AXI_PROTOCOL : string;
  attribute SLOT_2_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_2_AXI_SUB_PROTOCOL : string;
  attribute SLOT_2_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_3_AXI_PROTOCOL : string;
  attribute SLOT_3_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_3_AXI_SUB_PROTOCOL : string;
  attribute SLOT_3_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_4_AXI_PROTOCOL : string;
  attribute SLOT_4_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_4_AXI_SUB_PROTOCOL : string;
  attribute SLOT_4_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_5_AXI_PROTOCOL : string;
  attribute SLOT_5_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_5_AXI_SUB_PROTOCOL : string;
  attribute SLOT_5_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_6_AXI_PROTOCOL : string;
  attribute SLOT_6_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_6_AXI_SUB_PROTOCOL : string;
  attribute SLOT_6_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_7_AXI_PROTOCOL : string;
  attribute SLOT_7_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_7_AXI_SUB_PROTOCOL : string;
  attribute SLOT_7_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute S_AXI_OFFLD_ID_WIDTH : integer;
  attribute S_AXI_OFFLD_ID_WIDTH of inst : label is 1;
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_13_top
     port map (
      capture_event => capture_event,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      ext_clk_0 => '0',
      ext_clk_1 => '0',
      ext_clk_2 => '0',
      ext_clk_3 => '0',
      ext_clk_4 => '0',
      ext_clk_5 => '0',
      ext_clk_6 => '0',
      ext_clk_7 => '0',
      ext_event_0 => '0',
      ext_event_0_cnt_start => '0',
      ext_event_0_cnt_stop => '0',
      ext_event_1 => '0',
      ext_event_1_cnt_start => '0',
      ext_event_1_cnt_stop => '0',
      ext_event_2 => '0',
      ext_event_2_cnt_start => '0',
      ext_event_2_cnt_stop => '0',
      ext_event_3 => '0',
      ext_event_3_cnt_start => '0',
      ext_event_3_cnt_stop => '0',
      ext_event_4 => '0',
      ext_event_4_cnt_start => '0',
      ext_event_4_cnt_stop => '0',
      ext_event_5 => '0',
      ext_event_5_cnt_start => '0',
      ext_event_5_cnt_stop => '0',
      ext_event_6 => '0',
      ext_event_6_cnt_start => '0',
      ext_event_6_cnt_stop => '0',
      ext_event_7 => '0',
      ext_event_7_cnt_start => '0',
      ext_event_7_cnt_stop => '0',
      ext_rstn_0 => '1',
      ext_rstn_1 => '1',
      ext_rstn_2 => '1',
      ext_rstn_3 => '1',
      ext_rstn_4 => '1',
      ext_rstn_5 => '1',
      ext_rstn_6 => '1',
      ext_rstn_7 => '1',
      interrupt => interrupt,
      m_axis_aclk => '0',
      m_axis_aresetn => '1',
      m_axis_tdata(55 downto 0) => NLW_inst_m_axis_tdata_UNCONNECTED(55 downto 0),
      m_axis_tid(0) => NLW_inst_m_axis_tid_UNCONNECTED(0),
      m_axis_tready => '0',
      m_axis_tstrb(6 downto 0) => NLW_inst_m_axis_tstrb_UNCONNECTED(6 downto 0),
      m_axis_tvalid => NLW_inst_m_axis_tvalid_UNCONNECTED,
      reset_event => reset_event,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => '0',
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_offld_aclk => '0',
      s_axi_offld_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_offld_aresetn => '1',
      s_axi_offld_arid(0) => '0',
      s_axi_offld_arlen(7 downto 0) => B"00000000",
      s_axi_offld_arready => NLW_inst_s_axi_offld_arready_UNCONNECTED,
      s_axi_offld_arvalid => '0',
      s_axi_offld_rdata(31 downto 0) => NLW_inst_s_axi_offld_rdata_UNCONNECTED(31 downto 0),
      s_axi_offld_rid(0) => NLW_inst_s_axi_offld_rid_UNCONNECTED(0),
      s_axi_offld_rlast => NLW_inst_s_axi_offld_rlast_UNCONNECTED,
      s_axi_offld_rready => '0',
      s_axi_offld_rresp(1 downto 0) => NLW_inst_s_axi_offld_rresp_UNCONNECTED(1 downto 0),
      s_axi_offld_rvalid => NLW_inst_s_axi_offld_rvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      slot_0_axi_aclk => slot_0_axi_aclk,
      slot_0_axi_araddr(8 downto 0) => slot_0_axi_araddr(8 downto 0),
      slot_0_axi_arburst(1 downto 0) => B"00",
      slot_0_axi_arcache(3 downto 0) => B"0000",
      slot_0_axi_aresetn => slot_0_axi_aresetn,
      slot_0_axi_arid(0) => '0',
      slot_0_axi_arlen(7 downto 0) => B"00000000",
      slot_0_axi_arlock(0) => '0',
      slot_0_axi_arprot(2 downto 0) => slot_0_axi_arprot(2 downto 0),
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arsize(2 downto 0) => B"000",
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awaddr(8 downto 0) => slot_0_axi_awaddr(8 downto 0),
      slot_0_axi_awburst(1 downto 0) => B"00",
      slot_0_axi_awcache(3 downto 0) => B"0000",
      slot_0_axi_awid(0) => '0',
      slot_0_axi_awlen(7 downto 0) => B"00000000",
      slot_0_axi_awlock(0) => '0',
      slot_0_axi_awprot(2 downto 0) => slot_0_axi_awprot(2 downto 0),
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awsize(2 downto 0) => B"000",
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_0_axi_bid(0) => '0',
      slot_0_axi_bready => slot_0_axi_bready,
      slot_0_axi_bresp(1 downto 0) => slot_0_axi_bresp(1 downto 0),
      slot_0_axi_bvalid => slot_0_axi_bvalid,
      slot_0_axi_rdata(31 downto 0) => slot_0_axi_rdata(31 downto 0),
      slot_0_axi_rid(0) => '0',
      slot_0_axi_rlast => '0',
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rresp(1 downto 0) => slot_0_axi_rresp(1 downto 0),
      slot_0_axi_rvalid => slot_0_axi_rvalid,
      slot_0_axi_wdata(31 downto 0) => slot_0_axi_wdata(31 downto 0),
      slot_0_axi_wlast => '0',
      slot_0_axi_wready => slot_0_axi_wready,
      slot_0_axi_wstrb(3 downto 0) => slot_0_axi_wstrb(3 downto 0),
      slot_0_axi_wvalid => slot_0_axi_wvalid,
      slot_0_axis_aclk => '0',
      slot_0_axis_aresetn => '1',
      slot_0_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_0_axis_tdest(0) => '0',
      slot_0_axis_tid(0) => '0',
      slot_0_axis_tkeep(3 downto 0) => B"1111",
      slot_0_axis_tlast => '0',
      slot_0_axis_tready => '0',
      slot_0_axis_tstrb(3 downto 0) => B"1111",
      slot_0_axis_tuser(0) => '0',
      slot_0_axis_tvalid => '0',
      slot_0_ext_trig => '0',
      slot_0_ext_trig_stop => '0',
      slot_1_axi_aclk => '0',
      slot_1_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_1_axi_arburst(1 downto 0) => B"00",
      slot_1_axi_arcache(3 downto 0) => B"0000",
      slot_1_axi_aresetn => '1',
      slot_1_axi_arid(0) => '0',
      slot_1_axi_arlen(7 downto 0) => B"00000000",
      slot_1_axi_arlock(0) => '0',
      slot_1_axi_arprot(2 downto 0) => B"000",
      slot_1_axi_arready => '0',
      slot_1_axi_arsize(2 downto 0) => B"000",
      slot_1_axi_arvalid => '0',
      slot_1_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_1_axi_awburst(1 downto 0) => B"00",
      slot_1_axi_awcache(3 downto 0) => B"0000",
      slot_1_axi_awid(0) => '0',
      slot_1_axi_awlen(7 downto 0) => B"00000000",
      slot_1_axi_awlock(0) => '0',
      slot_1_axi_awprot(2 downto 0) => B"000",
      slot_1_axi_awready => '0',
      slot_1_axi_awsize(2 downto 0) => B"000",
      slot_1_axi_awvalid => '0',
      slot_1_axi_bid(0) => '0',
      slot_1_axi_bready => '0',
      slot_1_axi_bresp(1 downto 0) => B"00",
      slot_1_axi_bvalid => '0',
      slot_1_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_1_axi_rid(0) => '0',
      slot_1_axi_rlast => '0',
      slot_1_axi_rready => '0',
      slot_1_axi_rresp(1 downto 0) => B"00",
      slot_1_axi_rvalid => '0',
      slot_1_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_1_axi_wlast => '0',
      slot_1_axi_wready => '0',
      slot_1_axi_wstrb(3 downto 0) => B"0000",
      slot_1_axi_wvalid => '0',
      slot_1_axis_aclk => '0',
      slot_1_axis_aresetn => '1',
      slot_1_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_1_axis_tdest(0) => '0',
      slot_1_axis_tid(0) => '0',
      slot_1_axis_tkeep(3 downto 0) => B"1111",
      slot_1_axis_tlast => '0',
      slot_1_axis_tready => '0',
      slot_1_axis_tstrb(3 downto 0) => B"1111",
      slot_1_axis_tuser(0) => '0',
      slot_1_axis_tvalid => '0',
      slot_1_ext_trig => '0',
      slot_1_ext_trig_stop => '0',
      slot_2_axi_aclk => '0',
      slot_2_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axi_arburst(1 downto 0) => B"00",
      slot_2_axi_arcache(3 downto 0) => B"0000",
      slot_2_axi_aresetn => '1',
      slot_2_axi_arid(0) => '0',
      slot_2_axi_arlen(7 downto 0) => B"00000000",
      slot_2_axi_arlock(0) => '0',
      slot_2_axi_arprot(2 downto 0) => B"000",
      slot_2_axi_arready => '0',
      slot_2_axi_arsize(2 downto 0) => B"000",
      slot_2_axi_arvalid => '0',
      slot_2_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axi_awburst(1 downto 0) => B"00",
      slot_2_axi_awcache(3 downto 0) => B"0000",
      slot_2_axi_awid(0) => '0',
      slot_2_axi_awlen(7 downto 0) => B"00000000",
      slot_2_axi_awlock(0) => '0',
      slot_2_axi_awprot(2 downto 0) => B"000",
      slot_2_axi_awready => '0',
      slot_2_axi_awsize(2 downto 0) => B"000",
      slot_2_axi_awvalid => '0',
      slot_2_axi_bid(0) => '0',
      slot_2_axi_bready => '0',
      slot_2_axi_bresp(1 downto 0) => B"00",
      slot_2_axi_bvalid => '0',
      slot_2_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axi_rid(0) => '0',
      slot_2_axi_rlast => '0',
      slot_2_axi_rready => '0',
      slot_2_axi_rresp(1 downto 0) => B"00",
      slot_2_axi_rvalid => '0',
      slot_2_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axi_wlast => '0',
      slot_2_axi_wready => '0',
      slot_2_axi_wstrb(3 downto 0) => B"0000",
      slot_2_axi_wvalid => '0',
      slot_2_axis_aclk => '0',
      slot_2_axis_aresetn => '1',
      slot_2_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axis_tdest(0) => '0',
      slot_2_axis_tid(0) => '0',
      slot_2_axis_tkeep(3 downto 0) => B"1111",
      slot_2_axis_tlast => '0',
      slot_2_axis_tready => '0',
      slot_2_axis_tstrb(3 downto 0) => B"1111",
      slot_2_axis_tuser(0) => '0',
      slot_2_axis_tvalid => '0',
      slot_2_ext_trig => '0',
      slot_2_ext_trig_stop => '0',
      slot_3_axi_aclk => '0',
      slot_3_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_arburst(1 downto 0) => B"00",
      slot_3_axi_arcache(3 downto 0) => B"0000",
      slot_3_axi_aresetn => '1',
      slot_3_axi_arid(0) => '0',
      slot_3_axi_arlen(7 downto 0) => B"00000000",
      slot_3_axi_arlock(0) => '0',
      slot_3_axi_arprot(2 downto 0) => B"000",
      slot_3_axi_arready => '0',
      slot_3_axi_arsize(2 downto 0) => B"000",
      slot_3_axi_arvalid => '0',
      slot_3_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_awburst(1 downto 0) => B"00",
      slot_3_axi_awcache(3 downto 0) => B"0000",
      slot_3_axi_awid(0) => '0',
      slot_3_axi_awlen(7 downto 0) => B"00000000",
      slot_3_axi_awlock(0) => '0',
      slot_3_axi_awprot(2 downto 0) => B"000",
      slot_3_axi_awready => '0',
      slot_3_axi_awsize(2 downto 0) => B"000",
      slot_3_axi_awvalid => '0',
      slot_3_axi_bid(0) => '0',
      slot_3_axi_bready => '0',
      slot_3_axi_bresp(1 downto 0) => B"00",
      slot_3_axi_bvalid => '0',
      slot_3_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_rid(0) => '0',
      slot_3_axi_rlast => '0',
      slot_3_axi_rready => '0',
      slot_3_axi_rresp(1 downto 0) => B"00",
      slot_3_axi_rvalid => '0',
      slot_3_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_wlast => '0',
      slot_3_axi_wready => '0',
      slot_3_axi_wstrb(3 downto 0) => B"0000",
      slot_3_axi_wvalid => '0',
      slot_3_axis_aclk => '0',
      slot_3_axis_aresetn => '1',
      slot_3_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axis_tdest(0) => '0',
      slot_3_axis_tid(0) => '0',
      slot_3_axis_tkeep(3 downto 0) => B"1111",
      slot_3_axis_tlast => '0',
      slot_3_axis_tready => '0',
      slot_3_axis_tstrb(3 downto 0) => B"1111",
      slot_3_axis_tuser(0) => '0',
      slot_3_axis_tvalid => '0',
      slot_3_ext_trig => '0',
      slot_3_ext_trig_stop => '0',
      slot_4_axi_aclk => '0',
      slot_4_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_arburst(1 downto 0) => B"00",
      slot_4_axi_arcache(3 downto 0) => B"0000",
      slot_4_axi_aresetn => '1',
      slot_4_axi_arid(0) => '0',
      slot_4_axi_arlen(7 downto 0) => B"00000000",
      slot_4_axi_arlock(0) => '0',
      slot_4_axi_arprot(2 downto 0) => B"000",
      slot_4_axi_arready => '0',
      slot_4_axi_arsize(2 downto 0) => B"000",
      slot_4_axi_arvalid => '0',
      slot_4_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_awburst(1 downto 0) => B"00",
      slot_4_axi_awcache(3 downto 0) => B"0000",
      slot_4_axi_awid(0) => '0',
      slot_4_axi_awlen(7 downto 0) => B"00000000",
      slot_4_axi_awlock(0) => '0',
      slot_4_axi_awprot(2 downto 0) => B"000",
      slot_4_axi_awready => '0',
      slot_4_axi_awsize(2 downto 0) => B"000",
      slot_4_axi_awvalid => '0',
      slot_4_axi_bid(0) => '0',
      slot_4_axi_bready => '0',
      slot_4_axi_bresp(1 downto 0) => B"00",
      slot_4_axi_bvalid => '0',
      slot_4_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_rid(0) => '0',
      slot_4_axi_rlast => '0',
      slot_4_axi_rready => '0',
      slot_4_axi_rresp(1 downto 0) => B"00",
      slot_4_axi_rvalid => '0',
      slot_4_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_wlast => '0',
      slot_4_axi_wready => '0',
      slot_4_axi_wstrb(3 downto 0) => B"0000",
      slot_4_axi_wvalid => '0',
      slot_4_axis_aclk => '0',
      slot_4_axis_aresetn => '1',
      slot_4_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axis_tdest(0) => '0',
      slot_4_axis_tid(0) => '0',
      slot_4_axis_tkeep(3 downto 0) => B"1111",
      slot_4_axis_tlast => '0',
      slot_4_axis_tready => '0',
      slot_4_axis_tstrb(3 downto 0) => B"1111",
      slot_4_axis_tuser(0) => '0',
      slot_4_axis_tvalid => '0',
      slot_4_ext_trig => '0',
      slot_4_ext_trig_stop => '0',
      slot_5_axi_aclk => '0',
      slot_5_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_arburst(1 downto 0) => B"00",
      slot_5_axi_arcache(3 downto 0) => B"0000",
      slot_5_axi_aresetn => '0',
      slot_5_axi_arid(0) => '0',
      slot_5_axi_arlen(7 downto 0) => B"00000000",
      slot_5_axi_arlock(0) => '0',
      slot_5_axi_arprot(2 downto 0) => B"000",
      slot_5_axi_arready => '0',
      slot_5_axi_arsize(2 downto 0) => B"000",
      slot_5_axi_arvalid => '0',
      slot_5_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_awburst(1 downto 0) => B"00",
      slot_5_axi_awcache(3 downto 0) => B"0000",
      slot_5_axi_awid(0) => '0',
      slot_5_axi_awlen(7 downto 0) => B"00000000",
      slot_5_axi_awlock(0) => '0',
      slot_5_axi_awprot(2 downto 0) => B"000",
      slot_5_axi_awready => '0',
      slot_5_axi_awsize(2 downto 0) => B"000",
      slot_5_axi_awvalid => '0',
      slot_5_axi_bid(0) => '0',
      slot_5_axi_bready => '0',
      slot_5_axi_bresp(1 downto 0) => B"00",
      slot_5_axi_bvalid => '0',
      slot_5_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_rid(0) => '0',
      slot_5_axi_rlast => '0',
      slot_5_axi_rready => '0',
      slot_5_axi_rresp(1 downto 0) => B"00",
      slot_5_axi_rvalid => '0',
      slot_5_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_wlast => '0',
      slot_5_axi_wready => '0',
      slot_5_axi_wstrb(3 downto 0) => B"0000",
      slot_5_axi_wvalid => '0',
      slot_5_axis_aclk => '0',
      slot_5_axis_aresetn => '1',
      slot_5_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axis_tdest(0) => '0',
      slot_5_axis_tid(0) => '0',
      slot_5_axis_tkeep(3 downto 0) => B"1111",
      slot_5_axis_tlast => '0',
      slot_5_axis_tready => '0',
      slot_5_axis_tstrb(3 downto 0) => B"1111",
      slot_5_axis_tuser(0) => '0',
      slot_5_axis_tvalid => '0',
      slot_5_ext_trig => '0',
      slot_5_ext_trig_stop => '0',
      slot_6_axi_aclk => '0',
      slot_6_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_arburst(1 downto 0) => B"00",
      slot_6_axi_arcache(3 downto 0) => B"0000",
      slot_6_axi_aresetn => '1',
      slot_6_axi_arid(0) => '0',
      slot_6_axi_arlen(7 downto 0) => B"00000000",
      slot_6_axi_arlock(0) => '0',
      slot_6_axi_arprot(2 downto 0) => B"000",
      slot_6_axi_arready => '0',
      slot_6_axi_arsize(2 downto 0) => B"000",
      slot_6_axi_arvalid => '0',
      slot_6_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_awburst(1 downto 0) => B"00",
      slot_6_axi_awcache(3 downto 0) => B"0000",
      slot_6_axi_awid(0) => '0',
      slot_6_axi_awlen(7 downto 0) => B"00000000",
      slot_6_axi_awlock(0) => '0',
      slot_6_axi_awprot(2 downto 0) => B"000",
      slot_6_axi_awready => '0',
      slot_6_axi_awsize(2 downto 0) => B"000",
      slot_6_axi_awvalid => '0',
      slot_6_axi_bid(0) => '0',
      slot_6_axi_bready => '0',
      slot_6_axi_bresp(1 downto 0) => B"00",
      slot_6_axi_bvalid => '0',
      slot_6_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_rid(0) => '0',
      slot_6_axi_rlast => '0',
      slot_6_axi_rready => '0',
      slot_6_axi_rresp(1 downto 0) => B"00",
      slot_6_axi_rvalid => '0',
      slot_6_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_wlast => '0',
      slot_6_axi_wready => '0',
      slot_6_axi_wstrb(3 downto 0) => B"0000",
      slot_6_axi_wvalid => '0',
      slot_6_axis_aclk => '0',
      slot_6_axis_aresetn => '1',
      slot_6_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axis_tdest(0) => '0',
      slot_6_axis_tid(0) => '0',
      slot_6_axis_tkeep(3 downto 0) => B"1111",
      slot_6_axis_tlast => '0',
      slot_6_axis_tready => '0',
      slot_6_axis_tstrb(3 downto 0) => B"1111",
      slot_6_axis_tuser(0) => '0',
      slot_6_axis_tvalid => '0',
      slot_6_ext_trig => '0',
      slot_6_ext_trig_stop => '0',
      slot_7_axi_aclk => '0',
      slot_7_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_arburst(1 downto 0) => B"00",
      slot_7_axi_arcache(3 downto 0) => B"0000",
      slot_7_axi_aresetn => '1',
      slot_7_axi_arid(0) => '0',
      slot_7_axi_arlen(7 downto 0) => B"00000000",
      slot_7_axi_arlock(0) => '0',
      slot_7_axi_arprot(2 downto 0) => B"000",
      slot_7_axi_arready => '0',
      slot_7_axi_arsize(2 downto 0) => B"000",
      slot_7_axi_arvalid => '0',
      slot_7_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_awburst(1 downto 0) => B"00",
      slot_7_axi_awcache(3 downto 0) => B"0000",
      slot_7_axi_awid(0) => '0',
      slot_7_axi_awlen(7 downto 0) => B"00000000",
      slot_7_axi_awlock(0) => '0',
      slot_7_axi_awprot(2 downto 0) => B"000",
      slot_7_axi_awready => '0',
      slot_7_axi_awsize(2 downto 0) => B"000",
      slot_7_axi_awvalid => '0',
      slot_7_axi_bid(0) => '0',
      slot_7_axi_bready => '0',
      slot_7_axi_bresp(1 downto 0) => B"00",
      slot_7_axi_bvalid => '0',
      slot_7_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_rid(0) => '0',
      slot_7_axi_rlast => '0',
      slot_7_axi_rready => '0',
      slot_7_axi_rresp(1 downto 0) => B"00",
      slot_7_axi_rvalid => '0',
      slot_7_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_wlast => '0',
      slot_7_axi_wready => '0',
      slot_7_axi_wstrb(3 downto 0) => B"0000",
      slot_7_axi_wvalid => '0',
      slot_7_axis_aclk => '0',
      slot_7_axis_aresetn => '1',
      slot_7_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axis_tdest(0) => '0',
      slot_7_axis_tid(0) => '0',
      slot_7_axis_tkeep(3 downto 0) => B"1111",
      slot_7_axis_tlast => '0',
      slot_7_axis_tready => '0',
      slot_7_axis_tstrb(3 downto 0) => B"1111",
      slot_7_axis_tuser(0) => '0',
      slot_7_axis_tvalid => '0',
      slot_7_ext_trig => '0',
      slot_7_ext_trig_stop => '0',
      trigger_in => '0',
      trigger_in_ack => NLW_inst_trigger_in_ack_UNCONNECTED
    );
end STRUCTURE;
