{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513119947535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513119947535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:05:47 2017 " "Processing started: Tue Dec 12 17:05:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513119947535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513119947535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513119947535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_85c_slow.svo C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_85c_slow.svo in folder \"C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513119951380 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_0c_slow.svo C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_0c_slow.svo in folder \"C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513119953583 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_min_1200mv_0c_fast.svo C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/ simulation " "Generated file DE2_CCD_min_1200mv_0c_fast.svo in folder \"C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513119956102 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD.svo C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/ simulation " "Generated file DE2_CCD.svo in folder \"C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513119958305 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_85c_v_slow.sdo C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_85c_v_slow.sdo in folder \"C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513119959914 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_0c_v_slow.sdo C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_0c_v_slow.sdo in folder \"C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513119961555 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_min_1200mv_0c_v_fast.sdo C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/ simulation " "Generated file DE2_CCD_min_1200mv_0c_v_fast.sdo in folder \"C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513119963180 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_v.sdo C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/ simulation " "Generated file DE2_CCD_v.sdo in folder \"C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513119964836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "781 " "Peak virtual memory: 781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513119965242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:06:05 2017 " "Processing ended: Tue Dec 12 17:06:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513119965242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513119965242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513119965242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513119965242 ""}
