{"position": "Principal Design Engineer", "company": "Intel Corporation", "profiles": ["Experience Technical Lead Engineer Cortina Systems October 2006  \u2013 Present (8 years 11 months) Senior Principal Design Engineer Intel Corporation September 2001  \u2013  October 2006  (5 years 2 months) Senior Design Engineer Nortel Networks February 1994  \u2013  August 2001  (7 years 7 months) Design Engineer NCR June 1990  \u2013  February 1994  (3 years 9 months) Technical Lead Engineer Cortina Systems October 2006  \u2013 Present (8 years 11 months) Technical Lead Engineer Cortina Systems October 2006  \u2013 Present (8 years 11 months) Senior Principal Design Engineer Intel Corporation September 2001  \u2013  October 2006  (5 years 2 months) Senior Principal Design Engineer Intel Corporation September 2001  \u2013  October 2006  (5 years 2 months) Senior Design Engineer Nortel Networks February 1994  \u2013  August 2001  (7 years 7 months) Senior Design Engineer Nortel Networks February 1994  \u2013  August 2001  (7 years 7 months) Design Engineer NCR June 1990  \u2013  February 1994  (3 years 9 months) Design Engineer NCR June 1990  \u2013  February 1994  (3 years 9 months) Skills Verilog TCL FPGA Debugging RTL design VHDL SystemVerilog ASIC RTL coding SoC Embedded Systems Integrated Circuit... Perl Hardware Architecture I2C PCB design Semiconductors See 2+ \u00a0 \u00a0 See less Skills  Verilog TCL FPGA Debugging RTL design VHDL SystemVerilog ASIC RTL coding SoC Embedded Systems Integrated Circuit... Perl Hardware Architecture I2C PCB design Semiconductors See 2+ \u00a0 \u00a0 See less Verilog TCL FPGA Debugging RTL design VHDL SystemVerilog ASIC RTL coding SoC Embedded Systems Integrated Circuit... Perl Hardware Architecture I2C PCB design Semiconductors See 2+ \u00a0 \u00a0 See less Verilog TCL FPGA Debugging RTL design VHDL SystemVerilog ASIC RTL coding SoC Embedded Systems Integrated Circuit... Perl Hardware Architecture I2C PCB design Semiconductors See 2+ \u00a0 \u00a0 See less Education North Carolina State University MS,  Electrical Engineering 1989  \u2013 1990 Purdue University BS,  Electrical Engineering 1982  \u2013 1985 North Carolina State University MS,  Electrical Engineering 1989  \u2013 1990 North Carolina State University MS,  Electrical Engineering 1989  \u2013 1990 North Carolina State University MS,  Electrical Engineering 1989  \u2013 1990 Purdue University BS,  Electrical Engineering 1982  \u2013 1985 Purdue University BS,  Electrical Engineering 1982  \u2013 1985 Purdue University BS,  Electrical Engineering 1982  \u2013 1985 ", "Experience Principal Design Engineer Intel Corporation Principal Design Engineer Intel Corporation Principal Design Engineer Intel Corporation Education University of Cincinnati 1982  \u2013 1987 University of Cincinnati 1982  \u2013 1987 University of Cincinnati 1982  \u2013 1987 University of Cincinnati 1982  \u2013 1987 ", "Experience Principal Design Engineer Analog Devices May 2007  \u2013 Present (8 years 4 months) RF Transceivers - Active Filters, In situ tuners, Trans Impedance Amplifier, RF squarer, LDOs  Principal Design Engineer Intel Corporation July 1999  \u2013  May 2007  (7 years 11 months) Graphics Memory Interface, Image Sensors, 100/1000BaseT, SERDES, XFI, OC-192, XAUI, 10/100BaseT Senior Staff Design Engineer Level One Communications July 1999  \u2013  May 2007  (7 years 11 months) Acquired by Intel Member of the Technical Staff Cadence Design Systems December 1997  \u2013  July 1999  (1 year 8 months) 1000BaseCX SERDES Design Engineer II IBM June 1995  \u2013  December 1997  (2 years 7 months) Principal Design Engineer Analog Devices May 2007  \u2013 Present (8 years 4 months) RF Transceivers - Active Filters, In situ tuners, Trans Impedance Amplifier, RF squarer, LDOs  Principal Design Engineer Analog Devices May 2007  \u2013 Present (8 years 4 months) RF Transceivers - Active Filters, In situ tuners, Trans Impedance Amplifier, RF squarer, LDOs  Principal Design Engineer Intel Corporation July 1999  \u2013  May 2007  (7 years 11 months) Graphics Memory Interface, Image Sensors, 100/1000BaseT, SERDES, XFI, OC-192, XAUI, 10/100BaseT Principal Design Engineer Intel Corporation July 1999  \u2013  May 2007  (7 years 11 months) Graphics Memory Interface, Image Sensors, 100/1000BaseT, SERDES, XFI, OC-192, XAUI, 10/100BaseT Senior Staff Design Engineer Level One Communications July 1999  \u2013  May 2007  (7 years 11 months) Acquired by Intel Senior Staff Design Engineer Level One Communications July 1999  \u2013  May 2007  (7 years 11 months) Acquired by Intel Member of the Technical Staff Cadence Design Systems December 1997  \u2013  July 1999  (1 year 8 months) 1000BaseCX SERDES Member of the Technical Staff Cadence Design Systems December 1997  \u2013  July 1999  (1 year 8 months) 1000BaseCX SERDES Design Engineer II IBM June 1995  \u2013  December 1997  (2 years 7 months) Design Engineer II IBM June 1995  \u2013  December 1997  (2 years 7 months) Languages   Skills Analog Circuit Design Integrated Circuit... Mixed-Signal IC Design CMOS Semiconductors ASIC Analog Intel Filters Data Conversion RF Filter Design High Speed Interfaces Electronics SERDES Skills  Analog Circuit Design Integrated Circuit... Mixed-Signal IC Design CMOS Semiconductors ASIC Analog Intel Filters Data Conversion RF Filter Design High Speed Interfaces Electronics SERDES Analog Circuit Design Integrated Circuit... Mixed-Signal IC Design CMOS Semiconductors ASIC Analog Intel Filters Data Conversion RF Filter Design High Speed Interfaces Electronics SERDES Analog Circuit Design Integrated Circuit... Mixed-Signal IC Design CMOS Semiconductors ASIC Analog Intel Filters Data Conversion RF Filter Design High Speed Interfaces Electronics SERDES Education North Carolina State University Master's Degree,  Electrical Engineering Washington State University Bachelor's Degree,  Electrical Engineering North Carolina State University Master's Degree,  Electrical Engineering North Carolina State University Master's Degree,  Electrical Engineering North Carolina State University Master's Degree,  Electrical Engineering Washington State University Bachelor's Degree,  Electrical Engineering Washington State University Bachelor's Degree,  Electrical Engineering Washington State University Bachelor's Degree,  Electrical Engineering Honors & Awards ", "Experience Principal design Engineer Intel Corporation May 2000  \u2013 Present (15 years 4 months) Resolution enhancement technology for semiconductor manufacuring \noptical lithography simulation Staff Scientist Lawrence Berkeley national Laboratory January 1998  \u2013  May 2000  (2 years 5 months) EUV Lithography Mask blank defect inspection Graduate Student researcher University of California, Berkeley 1992  \u2013  1997  (5 years) Principal design Engineer Intel Corporation May 2000  \u2013 Present (15 years 4 months) Resolution enhancement technology for semiconductor manufacuring \noptical lithography simulation Principal design Engineer Intel Corporation May 2000  \u2013 Present (15 years 4 months) Resolution enhancement technology for semiconductor manufacuring \noptical lithography simulation Staff Scientist Lawrence Berkeley national Laboratory January 1998  \u2013  May 2000  (2 years 5 months) EUV Lithography Mask blank defect inspection Staff Scientist Lawrence Berkeley national Laboratory January 1998  \u2013  May 2000  (2 years 5 months) EUV Lithography Mask blank defect inspection Graduate Student researcher University of California, Berkeley 1992  \u2013  1997  (5 years) Graduate Student researcher University of California, Berkeley 1992  \u2013  1997  (5 years) Skills Simulation Semiconductors Optics Lithography Physics EDA Engineering Management C++ C Matlab Semiconductor... Process Development Skills  Simulation Semiconductors Optics Lithography Physics EDA Engineering Management C++ C Matlab Semiconductor... Process Development Simulation Semiconductors Optics Lithography Physics EDA Engineering Management C++ C Matlab Semiconductor... Process Development Simulation Semiconductors Optics Lithography Physics EDA Engineering Management C++ C Matlab Semiconductor... Process Development Education University of California, Berkeley PhD,  Physics 1992  \u2013 1997 Laser optics/ solid state spectroscopy/ ultrashort pulse laser spectroscopy Seoul National University Bachelor,  physics 1988  \u2013 1992 University of California, Berkeley PhD,  Physics 1992  \u2013 1997 Laser optics/ solid state spectroscopy/ ultrashort pulse laser spectroscopy University of California, Berkeley PhD,  Physics 1992  \u2013 1997 Laser optics/ solid state spectroscopy/ ultrashort pulse laser spectroscopy University of California, Berkeley PhD,  Physics 1992  \u2013 1997 Laser optics/ solid state spectroscopy/ ultrashort pulse laser spectroscopy Seoul National University Bachelor,  physics 1988  \u2013 1992 Seoul National University Bachelor,  physics 1988  \u2013 1992 Seoul National University Bachelor,  physics 1988  \u2013 1992 ", "Experience Principal ASIC Engineer Compound Photonics March 2012  \u2013 Present (3 years 6 months) Portland, Oregon Area Principal Engineer Rockwell Collins September 2010  \u2013  February 2012  (1 year 6 months) Portland, Oregon Area Principal Design Engineer Intel Corporation July 2008  \u2013  August 2010  (2 years 2 months) Portland, Oregon Area Principal IC Engineer Sigma Designs June 2007  \u2013  June 2008  (1 year 1 month) Portland, Oregon Area Principal IC Engineer Enuclia Semiconductor January 2006  \u2013  May 2007  (1 year 5 months) Portland, Oregon Area Principal IC Engineer Pixelworks 1998  \u2013  2006  (8 years) Principal ASIC Engineer Compound Photonics March 2012  \u2013 Present (3 years 6 months) Portland, Oregon Area Principal ASIC Engineer Compound Photonics March 2012  \u2013 Present (3 years 6 months) Portland, Oregon Area Principal Engineer Rockwell Collins September 2010  \u2013  February 2012  (1 year 6 months) Portland, Oregon Area Principal Engineer Rockwell Collins September 2010  \u2013  February 2012  (1 year 6 months) Portland, Oregon Area Principal Design Engineer Intel Corporation July 2008  \u2013  August 2010  (2 years 2 months) Portland, Oregon Area Principal Design Engineer Intel Corporation July 2008  \u2013  August 2010  (2 years 2 months) Portland, Oregon Area Principal IC Engineer Sigma Designs June 2007  \u2013  June 2008  (1 year 1 month) Portland, Oregon Area Principal IC Engineer Sigma Designs June 2007  \u2013  June 2008  (1 year 1 month) Portland, Oregon Area Principal IC Engineer Enuclia Semiconductor January 2006  \u2013  May 2007  (1 year 5 months) Portland, Oregon Area Principal IC Engineer Enuclia Semiconductor January 2006  \u2013  May 2007  (1 year 5 months) Portland, Oregon Area Principal IC Engineer Pixelworks 1998  \u2013  2006  (8 years) Principal IC Engineer Pixelworks 1998  \u2013  2006  (8 years) "]}