device top_level:

inputs [("__in0",1)]
outputs [("__out0",8)]
states [("__st0",16)]

$Pure.dispatch :: W16 -> W1 -> W26
$Pure.dispatch $0 $1 = 26'case {1'$1, 16'$0} of
    {1'@, 16'@} -> $LL.Main.sig1

$Pure.start :: W26
$Pure.start  = 26'h2000001

$LL.Main.sig10 :: W16 -> W26
$LL.Main.sig10 $0 = 26'case 16'$0 of
    {16'@} -> Main.sig

$LL.Main.incr20 :: W26 -> W26
$LL.Main.incr20 $0 = 26'case 26'$0 of
    {2'h0, 8'@, 16'@} -> $LL.Main.incr

$LL.Main.incr19 :: W8 -> W8 -> W16 -> W26
$LL.Main.incr19 $0 $1 $2 = 26'case {8'$0, 8'$1, 16'$2} of
    {8'@, 8'@, 16'@} -> $LL.Main.incr9

$LL.Main.sig9 :: W26 -> W26
$LL.Main.sig9 $0 = 26'case 26'$0 of
    {2'h0, 8'@, 16'@} -> $LL.Main.sig

$LL.Main.sig8 :: W1 -> W1 -> W16 -> W26
$LL.Main.sig8 $0 $1 $2 = 26'case {16'$2, 1'$1} of
    {16'@, 1'h1} -> $LL.Main.sig10
    _ -> 26'case {1'$0, 16'$2} of
      {1'@, 16'@} -> $LL.Main.sig2

$LL.Main.incr15 :: W8 -> W26 -> W26
$LL.Main.incr15 $0 $1 = 26'case {8'$0, 26'$1} of
    {8'@, 2'h0, 8'@, 16'@} -> $LL.Main.incr19

$LL.Main.sig7 :: W8 -> W16 -> W26
$LL.Main.sig7 $0 $1 = {2'h2, 8'$0, 16'$1}

$LL.Main.sig6 :: W16 -> W26
$LL.Main.sig6 $0 = 26'case 16'$0 of
    {16'@} -> Main.incr

Main.incr :: W16 -> W26
Main.incr $0 = 26'case 26'case 24'case 16'$0 of
        {16'@} -> Main.first of
      {24'@} -> $LL.Main.incr12 of
    {26'@} -> $LL.Main.incr20

$LL.Main.incr14 :: W8 -> W16 -> W26
$LL.Main.incr14 $0 $1 = {2'h0, 8'$0, 16'$1}

$LL.Main.incr13 :: W16 -> W26
$LL.Main.incr13 $0 = {10'h100, 16'$0}

$LL.Main.incr12 :: W24 -> W26
$LL.Main.incr12 $0 = 26'case 24'$0 of
    {8'@, 16'@} -> $LL.Main.incr14

$LL.Main.incr10 :: W26 -> W26
$LL.Main.incr10 $0 = 26'case 26'$0 of
    {2'h1, 8'_, 16'@} -> $LL.Main.sig10

$LL.Main.incr9 :: W8 -> W8 -> W16 -> W26
$LL.Main.incr9 $0 $1 $2 = 26'case 26'case {8'$1, 8'case {8'$0, 8'$1} of {8'@, 8'@} -> Add} of
      {16'@} -> $LL.Main.incr13 of
    {26'@} -> $LL.Main.incr10

Main.sig :: W16 -> W26
Main.sig $0 = 26'case 26'case 24'case 16'$0 of
        {16'@} -> Main.first of
      {24'@} -> $LL.Main.incr12 of
    {26'@} -> $LL.Main.sig9

Main.first :: W16 -> W24
Main.first $0 = 24'case {16'$0, 16'$0} of
    {32'@} -> $LL.Main.first2

$LL.Main.incr4 :: W8 -> W16 -> W26
$LL.Main.incr4 $0 $1 = 26'case {8'$0, 26'case 24'case 16'$1 of {16'@} -> Main.second of {24'@} -> $LL.Main.incr12} of
    {8'@, 26'@} -> $LL.Main.incr15

$LL.Main.first3 :: W16 -> W16 -> W24
$LL.Main.first3 $0 $1 = {8'case 16'$0 of {16'@} -> $LL.Main.first, 16'$1}

$LL.Main.second4 :: W16 -> W16 -> W24
$LL.Main.second4 $0 $1 = {8'case 16'$0 of {16'@} -> $LL.Main.second3, 16'$1}

$LL.Main.first2 :: W32 -> W24
$LL.Main.first2 $0 = 24'case 32'$0 of
    {16'@, 16'@} -> $LL.Main.first3

$LL.Main.second3 :: W16 -> W8
$LL.Main.second3 $0 = 8'case 128'case {128'case 16'$0 of {16'@} -> Resize, 128'h0} of
      {128'@, 128'@} -> RShift of
    {128'@} -> Resize

Main.second :: W16 -> W24
Main.second $0 = 24'case {16'$0, 16'$0} of
    {32'@} -> $LL.Main.second

$LL.Main.second :: W32 -> W24
$LL.Main.second $0 = 24'case 32'$0 of
    {16'@, 16'@} -> $LL.Main.second4

$LL.Main.sig2 :: W1 -> W16 -> W26
$LL.Main.sig2 $0 $1 = 26'case {16'$1, 1'$0} of
    {16'@, 1'h0} -> $LL.Main.sig6

$LL.Main.first :: W16 -> W8
$LL.Main.first $0 = 8'case 16'$0 of
    {8'@, 8'_} -> Id

$LL.Main.sig1 :: W1 -> W16 -> W26
$LL.Main.sig1 $0 $1 = 26'case {1'$0, 1'$0, 16'$1} of
    {1'@, 1'@, 16'@} -> $LL.Main.sig8

$LL.Main.sig :: W8 -> W16 -> W26
$LL.Main.sig $0 $1 = 26'case {8'$0, 16'$1} of
    {8'@, 16'@} -> $LL.Main.sig7

$LL.Main.incr :: W8 -> W16 -> W26
$LL.Main.incr $0 $1 = 26'case {8'$0, 16'$1} of
    {8'@, 16'@} -> $LL.Main.incr4