// Seed: 971750193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3  = 1;
  assign id_11 = 1'b0 < id_11;
  assign id_1  = 1'b0;
endmodule
module module_1 ();
  tri1 id_1;
  assign id_1 = 1;
  id_2 :
  assert property (@(posedge 1) 1)
  else $display(id_2);
  generate
    for (id_3 = 1'h0; 1; id_2 = id_3) begin
      id_4(
          .id_0(1 < 1), .id_1(id_1)
      );
    end
  endgenerate
  module_0(
      id_3, id_2, id_2, id_1, id_3, id_2, id_3, id_3, id_3, id_3, id_2
  );
endmodule
