#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Nov 03 15:11:32 2019
# Process ID: 11212
# Current directory: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25356 H:\FPGA\ZYNQ_PSPL\X_Ubuntu_lcd\X_Ubuntu\X_Ubuntu.xpr
# Log file: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/vivado.log
# Journal file: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZYNQ/MicroZus01/Demo/X_demo_7010/X_demo/ps_pl_hdmi_out/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_Vivado2015/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 891.535 ; gain = 279.965
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_140M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ps_pl_hdmi> from BD file <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1067.492 ; gain = 175.957
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.v
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi_wrapper.v
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_140M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi.hwh
Generated Block Design Tcl file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi_bd.tcl
Generated Hardware Definition File H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.hwdef
[Sun Nov 03 15:12:55 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sun Nov 03 15:12:55 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1095.613 ; gain = 28.047
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/clk_lvds_synth_1/clk_lvds.dcp' for cell 'lvds_ins_u0/clk_pll_lvds'
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. lvds_ins_u0/clk_pll_lvds/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'lvds_ins_u0/clk_pll_lvds/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp_2/clk_lvds.edf:339]
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_processing_system7_0_0/ps_pl_hdmi_processing_system7_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_processing_system7_0_0/ps_pl_hdmi_processing_system7_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/processing_system7_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1820.227 ; gain = 477.359
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds_board.xdc] for cell 'lvds_ins_u0/clk_pll_lvds/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds_board.xdc] for cell 'lvds_ins_u0/clk_pll_lvds/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xdc] for cell 'lvds_ins_u0/clk_pll_lvds/inst'
INFO: [Timing 38-2] Deriving generated clocks [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xdc:56]
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xdc] for cell 'lvds_ins_u0/clk_pll_lvds/inst'
Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc]
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[3]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[2]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[1]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[0]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[0]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[1]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[2]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[3]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/clk_lvds_synth_1/clk_lvds.dcp'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_axi4s_vid_out_0_0/ps_pl_hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_axi4s_vid_out_0_0/ps_pl_hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_tc_0_0/ps_pl_hdmi_v_tc_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_tc_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_tc_0_0/ps_pl_hdmi_v_tc_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_tc_0/U0'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.770 ; gain = 635.453
set_property IOSTANDARD LVCMOS33 [get_ports [list {PL_LED4[2]}]]
set_property IOSTANDARD {} [get_ports [list led_o]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_fpga_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led_o]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {PL_LED4[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {PL_LED4[1]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1832.770 ; gain = 0.000
[Sun Nov 03 15:29:30 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'lvds_ins_u0/clk_pll_lvds/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp_2/clk_lvds.edf:339]
Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp/lcd_dis_system_top_board.xdc]
Finished Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp/lcd_dis_system_top_board.xdc]
Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp/lcd_dis_system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1901.406 ; gain = 62.652
INFO: [Timing 38-2] Deriving generated clocks [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xdc:56]
Finished Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp/lcd_dis_system_top_early.xdc]
Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp/lcd_dis_system_top.xdc]
Finished Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp/lcd_dis_system_top.xdc]
Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp/lcd_dis_system_top_late.xdc]
Finished Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/.Xil/Vivado-11212-DESKTOP-L1VR7A3/dcp/lcd_dis_system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.692 . Memory (MB): peak = 1901.438 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.692 . Memory (MB): peak = 1901.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1901.438 ; gain = 62.684
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_tc_0/resetn] [get_bd_pins v_tc_0/s_axi_aresetn]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclken] [get_bd_pins v_tc_0/clken]
save_bd_design
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /v_tc_0/resetn (associated clock /v_tc_0/clk) is connected to reset source /rst_processing_system7_0_100M/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1936.926 ; gain = 0.000
disconnect_bd_net /rst_processing_system7_0_100M_peripheral_aresetn [get_bd_pins v_tc_0/resetn]
connect_bd_net [get_bd_pins v_tc_0/resetn] [get_bd_pins clk_wiz_0/locked]
validate_bd_design
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
save_bd_design
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'ps_pl_hdmi.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.v
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_140M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi.hwh
Generated Block Design Tcl file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi_bd.tcl
Generated Hardware Definition File H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.hwdef
[Tue Nov 05 21:14:24 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Tue Nov 05 21:14:24 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins v_tc_0/clken]
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins v_tc_0/resetn]
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins v_tc_0/s_axi_aclken]
save_bd_design
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.v
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi_wrapper.v
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_140M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi.hwh
Generated Block Design Tcl file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi_bd.tcl
Generated Hardware Definition File H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.hwdef
[Tue Nov 05 21:30:12 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Tue Nov 05 21:30:12 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1981.828 ; gain = 28.906
startgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {false}] [get_bd_cells v_tc_0]
WARNING: [BD 41-1684] Pin /v_tc_0/s_axi_aclk is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /v_tc_0/s_axi_aresetn is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /v_tc_0/irq is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1683] Interface pin /v_tc_0/ctrl is now disabled. It's connection to the interface '/processing_system7_0_axi_periph/M01_AXI' has been removed. 
delete_bd_objs [get_bd_nets v_tc_0_irq] [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
endgroup
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_tc_0/resetn] [get_bd_pins clk_wiz_0/locked]
save_bd_design
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
validate_bd_design
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xlconcat_0/In2

startgroup
set_property -dict [list CONFIG.NUM_PORTS {2}] [get_bd_cells xlconcat_0]
endgroup
save_bd_design
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.v
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi_wrapper.v
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] ps_pl_hdmi_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ps_pl_hdmi_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_140M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi.hwh
Generated Block Design Tcl file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi_bd.tcl
Generated Hardware Definition File H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.hwdef
[Fri Nov 08 20:18:41 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Fri Nov 08 20:18:41 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2080.148 ; gain = 21.945
startgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {true}] [get_bd_cells v_tc_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins v_tc_0/ctrl]
save_bd_design
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.v
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi_wrapper.v
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_140M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi.hwh
Generated Block Design Tcl file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi_bd.tcl
Generated Hardware Definition File H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.hwdef
[Fri Nov 08 21:35:45 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Fri Nov 08 21:35:45 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2246.027 ; gain = 13.594
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov 08 21:42:46 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Fri Nov 08 21:42:46 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

launch_sdk -workspace H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk -hwspec H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk -hwspec H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk -hwspec H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk -hwspec H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {497.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {19.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {19.875} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.CLKOUT1_JITTER {191.014} CONFIG.CLKOUT1_PHASE_ERROR {157.402} CONFIG.CLKOUT2_JITTER {120.488} CONFIG.CLKOUT2_PHASE_ERROR {157.402}] [get_ips clk_lvds]
generate_target all [get_files  H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_lvds'...
export_ip_user_files -of_objects [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci] -no_script -force -quiet
reset_run clk_lvds_synth_1
launch_run -jobs 6 clk_lvds_synth_1
[Sat Nov 09 10:23:08 2019] Launched clk_lvds_synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/clk_lvds_synth_1/runme.log
export_simulation -of_objects [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci] -directory H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 09 10:23:21 2019] Launched clk_lvds_synth_1, synth_1...
Run output will be captured here:
clk_lvds_synth_1: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/clk_lvds_synth_1/runme.log
synth_1: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sat Nov 09 10:23:21 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {350.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {21.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21.000} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.CLKOUT1_JITTER {187.143} CONFIG.CLKOUT1_PHASE_ERROR {164.344} CONFIG.CLKOUT2_JITTER {125.822} CONFIG.CLKOUT2_PHASE_ERROR {164.344}] [get_ips clk_lvds]
generate_target all [get_files  H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_lvds'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_lvds'...
export_ip_user_files -of_objects [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci] -no_script -force -quiet
reset_run clk_lvds_synth_1
launch_run -jobs 6 clk_lvds_synth_1
[Sat Nov 09 11:08:44 2019] Launched clk_lvds_synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/clk_lvds_synth_1/runme.log
export_simulation -of_objects [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci] -directory H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 09 11:21:35 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sat Nov 09 11:21:35 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 09 13:00:35 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sat Nov 09 13:00:35 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_1
endgroup
delete_bd_objs [get_bd_cells axi_dynclk_1]
save_bd_design
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.v
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi_wrapper.v
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_140M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi.hwh
Generated Block Design Tcl file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi_bd.tcl
Generated Hardware Definition File H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.hwdef
[Sat Nov 09 15:01:41 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sat Nov 09 15:01:41 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2486.008 ; gain = 32.848
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {350.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {21} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {178.308} CONFIG.CLKOUT1_PHASE_ERROR {164.344} CONFIG.CLKOUT2_JITTER {122.718} CONFIG.CLKOUT2_PHASE_ERROR {164.344}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_port -dir O -type clk clk_350m
connect_bd_net [get_bd_pins /clk_wiz_0/clk_out2] [get_bd_ports clk_350m]
endgroup
save_bd_design
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd] -top
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.v
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi_wrapper.v
Wrote  : <H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd> 
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2486.008 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'ps_pl_hdmi.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.v
Verilog Output written to : H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_140M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ps_pl_hdmi_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi.hwh
Generated Block Design Tcl file H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hw_handoff/ps_pl_hdmi_bd.tcl
Generated Hardware Definition File H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/hdl/ps_pl_hdmi.hwdef
[Sat Nov 09 16:24:25 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sat Nov 09 16:24:25 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.004 ; gain = 2.469
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 09 19:17:13 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 09 19:19:52 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sat Nov 09 19:19:52 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_processing_system7_0_0/ps_pl_hdmi_processing_system7_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_processing_system7_0_0/ps_pl_hdmi_processing_system7_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/processing_system7_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc]
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[3]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[2]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[1]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[0]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[0]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[1]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[2]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[3]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc]
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_axi4s_vid_out_0_0/ps_pl_hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_axi4s_vid_out_0_0/ps_pl_hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_tc_0_0/ps_pl_hdmi_v_tc_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_tc_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_tc_0_0/ps_pl_hdmi_v_tc_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_tc_0/U0'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2708.320 ; gain = 196.941
set_property IOSTANDARD TMDS_33 [get_ports [list {lvds_data_p_o[0]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {lvds_data_p_o[2]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list lvds_clk_p_o]]
set_property IOSTANDARD TMDS_33 [get_ports [list {lvds_data_p_o[1]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {lvds_data_p_o[3]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2708.320 ; gain = 0.000
[Sat Nov 09 19:40:48 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
file mkdir H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv w ]
add_files -fileset sim_1 H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv
set_property file_type Verilog [get_files  H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/new/vga_drv.sv
update_compile_order -fileset sim_1
set_property top lvds_lcd_controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lvds_lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sim/sim_1/behav'
"xvlog -m64 --relax -prj lvds_lcd_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/new/lcd_lvds.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_lvds
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/new/lvds_lcd_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvds_lcd_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/new/vga_drv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_drv
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvds_lcd_controller_tb
ERROR: [VRFC 10-51] logic is an unknown type [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:28]
ERROR: [VRFC 10-51] logic is an unknown type [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:29]
ERROR: [VRFC 10-51] logic is an unknown type [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:30]
ERROR: [VRFC 10-51] logic is an unknown type [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:32]
ERROR: [VRFC 10-51] logic is an unknown type [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:33]
ERROR: [VRFC 10-51] logic is an unknown type [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:34]
ERROR: [VRFC 10-51] logic is an unknown type [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:36]
ERROR: [VRFC 10-51] logic is an unknown type [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:37]
ERROR: [VRFC 10-51] logic is an unknown type [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:38]
ERROR: [VRFC 10-1040] module lvds_lcd_controller_tb ignored due to previous errors [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv:23]
INFO: [USF-XSim-99] Step results log file:'H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2708.320 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 11:34:58 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sun Nov 10 11:34:58 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

refresh_design
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_processing_system7_0_0/ps_pl_hdmi_processing_system7_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_processing_system7_0_0/ps_pl_hdmi_processing_system7_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/processing_system7_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc]
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[3]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[2]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[1]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[0]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[0]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[1]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[2]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[3]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc]
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_axi4s_vid_out_0_0/ps_pl_hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_axi4s_vid_out_0_0/ps_pl_hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_tc_0_0/ps_pl_hdmi_v_tc_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_tc_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_tc_0_0/ps_pl_hdmi_v_tc_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_tc_0/U0'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2767.438 ; gain = 59.117
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 12:21:16 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sun Nov 10 12:21:16 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_processing_system7_0_0/ps_pl_hdmi_processing_system7_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_processing_system7_0_0/ps_pl_hdmi_processing_system7_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/processing_system7_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_140M_0/ps_pl_hdmi_rst_processing_system7_0_140M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_140M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_rst_processing_system7_0_100M_0/ps_pl_hdmi_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/rst_processing_system7_0_100M'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_0_0/ps_pl_hdmi_axi_gpio_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_gpio_1_0/ps_pl_hdmi_axi_gpio_1_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_gpio_1/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0_board.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_clk_wiz_0_0/ps_pl_hdmi_clk_wiz_0_0.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/clk_wiz_0/inst'
Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc]
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[3]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[2]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[1]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[0]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[0]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[1]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[2]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pl_led4_tri_o[3]'. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/constrs_1/new/ps_pl_hdmi.xdc]
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_axi_vdma_0_0/ps_pl_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_axi4s_vid_out_0_0/ps_pl_hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_axi4s_vid_out_0_0/ps_pl_hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_tc_0_0/ps_pl_hdmi_v_tc_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_tc_0/U0'
Finished Parsing XDC File [h:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ip/ps_pl_hdmi_v_tc_0_0/ps_pl_hdmi_v_tc_0_0_clocks.xdc] for cell 'zynq_sys/ps_pl_hdmi_i/v_tc_0/U0'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.906 ; gain = 9.469
set_property IOSTANDARD BLVDS_25 [get_ports [list {lvds_data_p_o[3]}]]
set_property IOSTANDARD HSTL_II [get_ports [list {PL_LED4[1]}]]
set_property IOSTANDARD BLVDS_25 [get_ports [list {lvds_data_p_o[2]}]]
set_property IOSTANDARD BLVDS_25 [get_ports [list {lvds_data_p_o[1]}]]
set_property IOSTANDARD BLVDS_25 [get_ports [list {lvds_data_p_o[0]}]]
set_property IOSTANDARD BLVDS_25 [get_ports [list lvds_clk_p_o]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 12:44:45 2019] Launched synth_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/synth_1/runme.log
[Sun Nov 10 12:44:45 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {PL_LED4[1]}]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 12:57:53 2019] Launched impl_1...
Run output will be captured here: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/runme.log
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
reset_project
save_bd_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 21:22:31 2019...
