<?xml version="1.0"?>
<Interface Version="1" Minor="1">
	<Ifc Id="ROOT" Top="1">
		<Bus Id="LCD_A">
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="LCD_D">
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="DIGIT">
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
		</Bus>
		<Bus Id="BINARY">
			<Port Id="3" Dir="IN"/>
			<Port Id="2" Dir="IN"/>
			<Port Id="1" Dir="IN"/>
			<Port Id="0" Dir="IN"/>
		</Bus>
		<Port Id="FPGA_RSTB" Dir="IN"/>
		<Port Id="CLK" Dir="IN"/>
		<Port Id="LCD_EN" Dir="OUT"/>
		<Port Id="SEG_A" Dir="OUT"/>
		<Port Id="SEG_B" Dir="OUT"/>
		<Port Id="SEG_C" Dir="OUT"/>
		<Port Id="SEG_D" Dir="OUT"/>
		<Port Id="SEG_E" Dir="OUT"/>
		<Port Id="SEG_F" Dir="OUT"/>
		<Port Id="SEG_G" Dir="OUT"/>
		<Port Id="SEG_DP" Dir="OUT"/>
		<Port Id="PUSH_UL" Dir="IN"/>
		<Port Id="PUSH_UC" Dir="IN"/>
		<Port Id="PUSH_UR" Dir="IN"/>
		<Port Id="PUSH_DL" Dir="IN"/>
		<Port Id="PUSH_DC" Dir="IN"/>
		<Port Id="PUSH_DR" Dir="IN"/>
	</Ifc>
</Interface>

