Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug 16 10:41:34 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file A7BoardTop_timing_summary_routed.rpt -pb A7BoardTop_timing_summary_routed.pb -rpx A7BoardTop_timing_summary_routed.rpx -warn_on_violation
| Design       : A7BoardTop
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                 4           
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (33)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.152        0.000                      0                 4796        0.045        0.000                      0                 4796        3.500        0.000                       0                  1901  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysClk50              {0.000 10.000}       20.000          50.000          
  clk100_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk100ps_clk_wiz_0  {5.750 10.750}       10.000          100.000         
  clk125_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk25ps_clk_wiz_0   {20.000 40.000}      40.000          25.000          
  clk50_clk_wiz_0     {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                7.000        0.000                       0                     2  
  clk100_clk_wiz_0          4.235        0.000                      0                  816        0.045        0.000                      0                  816        4.020        0.000                       0                   452  
  clk100ps_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     2  
  clk125_clk_wiz_0          4.191        0.000                      0                   48        0.179        0.000                      0                   48        3.500        0.000                       0                    46  
  clk25_clk_wiz_0          31.642        0.000                      0                  639        0.128        0.000                      0                  639       19.500        0.000                       0                   331  
  clk25ps_clk_wiz_0                                                                                                                                                    37.424        0.000                       0                     3  
  clk50_clk_wiz_0           2.152        0.000                      0                 3115        0.088        0.000                      0                 3115        8.750        0.000                       0                  1062  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_clk_wiz_0    clk100_clk_wiz_0         5.023        0.000                      0                   27        0.145        0.000                      0                   27  
clk50_clk_wiz_0    clk100_clk_wiz_0         2.807        0.000                      0                  293        0.085        0.000                      0                  293  
clk25_clk_wiz_0    clk125_clk_wiz_0         4.937        0.000                      0                   30        0.128        0.000                      0                   30  
clk100_clk_wiz_0   clk25_clk_wiz_0          3.210        0.000                      0                   34        0.171        0.000                      0                   34  
clk25ps_clk_wiz_0  clk25_clk_wiz_0         15.866        0.000                      0                   32       20.157        0.000                      0                   32  
clk25_clk_wiz_0    clk25ps_clk_wiz_0       17.433        0.000                      0                    9       19.561        0.000                      0                    9  
clk100_clk_wiz_0   clk50_clk_wiz_0          4.667        0.000                      0                  291        0.167        0.000                      0                  291  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                              clk100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk100_clk_wiz_0                        
(none)              clk100ps_clk_wiz_0                      
(none)              clk125_clk_wiz_0                        
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk100_clk_wiz_0    
(none)                                  clk25_clk_wiz_0     
(none)                                  clk50_clk_wiz_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    clk_wiz_0Inst/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.704ns (12.757%)  route 4.815ns (87.243%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.769     5.824    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y140         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDCE (Prop_fdce_C_Q)         0.456     6.280 f  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/Q
                         net (fo=55, routed)          2.023     8.302    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[4]
    SLICE_X7Y122         LUT2 (Prop_lut2_I0_O)        0.124     8.426 r  tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2/O
                         net (fo=9, routed)           1.766    10.193    tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2_n_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I0_O)        0.124    10.317 r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer[8]_i_1/O
                         net (fo=9, routed)           1.026    11.342    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer
    SLICE_X7Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[2]/C
                         clock pessimism              0.278    15.867    
                         clock uncertainty           -0.085    15.782    
    SLICE_X7Y149         FDCE (Setup_fdce_C_CE)      -0.205    15.577    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.704ns (12.757%)  route 4.815ns (87.243%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.769     5.824    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y140         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDCE (Prop_fdce_C_Q)         0.456     6.280 f  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/Q
                         net (fo=55, routed)          2.023     8.302    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[4]
    SLICE_X7Y122         LUT2 (Prop_lut2_I0_O)        0.124     8.426 r  tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2/O
                         net (fo=9, routed)           1.766    10.193    tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2_n_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I0_O)        0.124    10.317 r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer[8]_i_1/O
                         net (fo=9, routed)           1.026    11.342    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer
    SLICE_X7Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[3]/C
                         clock pessimism              0.278    15.867    
                         clock uncertainty           -0.085    15.782    
    SLICE_X7Y149         FDCE (Setup_fdce_C_CE)      -0.205    15.577    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.704ns (12.757%)  route 4.815ns (87.243%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.769     5.824    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y140         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDCE (Prop_fdce_C_Q)         0.456     6.280 f  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/Q
                         net (fo=55, routed)          2.023     8.302    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[4]
    SLICE_X7Y122         LUT2 (Prop_lut2_I0_O)        0.124     8.426 r  tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2/O
                         net (fo=9, routed)           1.766    10.193    tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2_n_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I0_O)        0.124    10.317 r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer[8]_i_1/O
                         net (fo=9, routed)           1.026    11.342    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer
    SLICE_X7Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[4]/C
                         clock pessimism              0.278    15.867    
                         clock uncertainty           -0.085    15.782    
    SLICE_X7Y149         FDCE (Setup_fdce_C_CE)      -0.205    15.577    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.704ns (12.757%)  route 4.815ns (87.243%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.769     5.824    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y140         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDCE (Prop_fdce_C_Q)         0.456     6.280 f  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/Q
                         net (fo=55, routed)          2.023     8.302    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[4]
    SLICE_X7Y122         LUT2 (Prop_lut2_I0_O)        0.124     8.426 r  tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2/O
                         net (fo=9, routed)           1.766    10.193    tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2_n_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I0_O)        0.124    10.317 r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer[8]_i_1/O
                         net (fo=9, routed)           1.026    11.342    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer
    SLICE_X6Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[0]/C
                         clock pessimism              0.278    15.867    
                         clock uncertainty           -0.085    15.782    
    SLICE_X6Y149         FDCE (Setup_fdce_C_CE)      -0.169    15.613    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.704ns (12.757%)  route 4.815ns (87.243%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.769     5.824    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y140         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDCE (Prop_fdce_C_Q)         0.456     6.280 f  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/Q
                         net (fo=55, routed)          2.023     8.302    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[4]
    SLICE_X7Y122         LUT2 (Prop_lut2_I0_O)        0.124     8.426 r  tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2/O
                         net (fo=9, routed)           1.766    10.193    tangerineSOCInst/sdramDMAInst/sdcState[1]_i_2_n_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I0_O)        0.124    10.317 r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer[8]_i_1/O
                         net (fo=9, routed)           1.026    11.342    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer
    SLICE_X6Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[1]/C
                         clock pessimism              0.278    15.867    
                         clock uncertainty           -0.085    15.782    
    SLICE_X6Y149         FDCE (Setup_fdce_C_CE)      -0.169    15.613    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD_IOBUF[31]_inst_i_1/D
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 0.730ns (12.707%)  route 5.015ns (87.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 15.587 - 10.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.770     5.825    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y141         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDCE (Prop_fdce_C_Q)         0.456     6.281 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/Q
                         net (fo=52, routed)          2.720     9.000    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[1]
    SLICE_X8Y122         LUT6 (Prop_lut6_I4_O)        0.124     9.124 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          2.295    11.420    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.150    11.570 r  tangerineSOCInst/sdramDMAInst/sdramD_IOBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.000    11.570    tangerineSOCInst_n_69
    SLICE_X2Y139         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.730    15.587    chipsetClock
    SLICE_X2Y139         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
                         clock pessimism              0.278    15.865    
                         clock uncertainty           -0.085    15.780    
    SLICE_X2Y139         FDPE (Setup_fdpe_C_D)        0.092    15.872    sdramD_IOBUF[31]_inst_i_1
  -------------------------------------------------------------------
                         required time                         15.872    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.064ns (19.023%)  route 4.529ns (80.977%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 15.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.770     5.825    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y142         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDCE (Prop_fdce_C_Q)         0.456     6.281 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=57, routed)          1.527     7.808    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X6Y139         LUT4 (Prop_lut4_I1_O)        0.153     7.961 f  tangerineSOCInst/sdramDMAInst/sdramA[8]_i_4/O
                         net (fo=8, routed)           2.077    10.039    tangerineSOCInst/sdramDMAInst/sdramA[8]_i_4_n_0
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.331    10.370 r  tangerineSOCInst/sdramDMAInst/sdramA[2]_i_2/O
                         net (fo=1, routed)           0.925    11.294    tangerineSOCInst/sdramDMAInst/sdramA[2]_i_2_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  tangerineSOCInst/sdramDMAInst/sdramA[2]_i_1/O
                         net (fo=1, routed)           0.000    11.418    tangerineSOCInst/sdramDMAInst/p_1_in[2]
    SLICE_X7Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.725    15.582    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[2]/C
                         clock pessimism              0.278    15.860    
                         clock uncertainty           -0.085    15.775    
    SLICE_X7Y115         FDCE (Setup_fdce_C_D)        0.029    15.804    tangerineSOCInst/sdramDMAInst/sdramA_reg[2]
  -------------------------------------------------------------------
                         required time                         15.804    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.580ns (11.012%)  route 4.687ns (88.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 15.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.770     5.825    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y141         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDCE (Prop_fdce_C_Q)         0.456     6.281 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/Q
                         net (fo=52, routed)          3.034     9.315    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[1]
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  tangerineSOCInst/sdramDMAInst/ch0Dout[31]_i_1/O
                         net (fo=32, routed)          1.653    11.092    tangerineSOCInst/sdramDMAInst/ch0Dout[31]_i_1_n_0
    SLICE_X13Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.647    15.504    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/C
                         clock pessimism              0.278    15.782    
                         clock uncertainty           -0.085    15.697    
    SLICE_X13Y115        FDCE (Setup_fdce_C_CE)      -0.205    15.492    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.580ns (11.012%)  route 4.687ns (88.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 15.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.770     5.825    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y141         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDCE (Prop_fdce_C_Q)         0.456     6.281 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/Q
                         net (fo=52, routed)          3.034     9.315    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[1]
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  tangerineSOCInst/sdramDMAInst/ch0Dout[31]_i_1/O
                         net (fo=32, routed)          1.653    11.092    tangerineSOCInst/sdramDMAInst/ch0Dout[31]_i_1_n_0
    SLICE_X13Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.647    15.504    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]/C
                         clock pessimism              0.278    15.782    
                         clock uncertainty           -0.085    15.697    
    SLICE_X13Y115        FDCE (Setup_fdce_C_CE)      -0.205    15.492    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.580ns (11.012%)  route 4.687ns (88.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 15.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.770     5.825    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y141         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDCE (Prop_fdce_C_Q)         0.456     6.281 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[1]/Q
                         net (fo=52, routed)          3.034     9.315    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[1]
    SLICE_X4Y119         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  tangerineSOCInst/sdramDMAInst/ch0Dout[31]_i_1/O
                         net (fo=32, routed)          1.653    11.092    tangerineSOCInst/sdramDMAInst/ch0Dout[31]_i_1_n_0
    SLICE_X13Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.647    15.504    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y115        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/C
                         clock pessimism              0.278    15.782    
                         clock uncertainty           -0.085    15.697    
    SLICE_X13Y115        FDCE (Setup_fdce_C_CE)      -0.205    15.492    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  4.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamWrA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.861%)  route 0.242ns (63.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.655     1.793    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y149         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDCE (Prop_fdce_C_Q)         0.141     1.934 r  tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg[2]/Q
                         net (fo=6, routed)           0.242     2.176    tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer_reg_n_0_[2]
    SLICE_X7Y150         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamWrA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.927     2.324    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y150         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamWrA_reg[2]/C
                         clock pessimism             -0.258     2.065    
    SLICE_X7Y150         FDCE (Hold_fdce_C_D)         0.066     2.131    tangerineSOCInst/sdramDMAInst/ch3BufRamWrA_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.010%)  route 0.119ns (41.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.620     1.758    tangerineSOCInst/UARTInst/clk100
    SLICE_X22Y115        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_fdre_C_Q)         0.164     1.922 r  tangerineSOCInst/UARTInst/rxBuffer_reg[6]/Q
                         net (fo=2, routed)           0.119     2.041    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.931     2.328    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.514     1.814    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.969    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.968%)  route 0.119ns (42.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.620     1.758    tangerineSOCInst/UARTInst/clk100
    SLICE_X22Y115        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_fdre_C_Q)         0.164     1.922 r  tangerineSOCInst/UARTInst/rxBuffer_reg[7]/Q
                         net (fo=2, routed)           0.119     2.041    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.931     2.328    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.514     1.814    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.969    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.732%)  route 0.174ns (55.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.620     1.758    tangerineSOCInst/UARTInst/clk100
    SLICE_X21Y115        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_fdre_C_Q)         0.141     1.899 r  tangerineSOCInst/UARTInst/rxBuffer_reg[2]/Q
                         net (fo=2, routed)           0.174     2.073    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.931     2.328    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.492     1.836    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.991    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.031%)  route 0.194ns (57.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.620     1.758    tangerineSOCInst/UARTInst/clk100
    SLICE_X21Y115        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_fdre_C_Q)         0.141     1.899 r  tangerineSOCInst/UARTInst/rxBuffer_reg[1]/Q
                         net (fo=2, routed)           0.194     2.094    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.931     2.328    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.492     1.836    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.991    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.031%)  route 0.194ns (57.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.620     1.758    tangerineSOCInst/UARTInst/clk100
    SLICE_X21Y115        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_fdre_C_Q)         0.141     1.899 r  tangerineSOCInst/UARTInst/rxBuffer_reg[5]/Q
                         net (fo=2, routed)           0.194     2.094    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.931     2.328    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.492     1.836    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.991    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.958%)  route 0.178ns (52.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.619     1.757    tangerineSOCInst/UARTInst/clk100
    SLICE_X20Y116        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y116        FDRE (Prop_fdre_C_Q)         0.164     1.921 r  tangerineSOCInst/UARTInst/rxBuffer_reg[3]/Q
                         net (fo=2, routed)           0.178     2.099    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.931     2.328    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.492     1.836    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.991    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y110        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y110        FDRE (Prop_fdre_C_Q)         0.141     1.902 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.958    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X17Y110        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.896     2.293    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y110        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.531     1.761    
    SLICE_X17Y110        FDRE (Hold_fdre_C_D)         0.075     1.836    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.307%)  route 0.227ns (61.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.620     1.758    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y114        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.141     1.899 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.227     2.126    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.931     2.328    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y46         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.514     1.814    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.997    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y111        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.141     1.902 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]/Q
                         net (fo=2, routed)           0.068     1.970    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc[2]
    SLICE_X17Y111        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.896     2.293    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y111        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]/C
                         clock pessimism             -0.531     1.761    
    SLICE_X17Y111        FDRE (Hold_fdre_C_D)         0.078     1.839    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y46     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y46     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y30     tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_wiz_0Inst/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X2Y139     sdramD_IOBUF[31]_inst_i_1/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y112     tangerineSOCInst/gpoRegister_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y112    tangerineSOCInst/gpoRegister_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y109    tangerineSOCInst/gpoRegister_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y115    tangerineSOCInst/gpoRegister_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y109    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y109    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X2Y139     sdramD_IOBUF[31]_inst_i_1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X2Y139     sdramD_IOBUF[31]_inst_i_1/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y112     tangerineSOCInst/gpoRegister_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y112     tangerineSOCInst/gpoRegister_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y112    tangerineSOCInst/gpoRegister_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y112    tangerineSOCInst/gpoRegister_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y109    tangerineSOCInst/gpoRegister_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y109    tangerineSOCInst/gpoRegister_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y109    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y109    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X2Y139     sdramD_IOBUF[31]_inst_i_1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X2Y139     sdramD_IOBUF[31]_inst_i_1/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y112     tangerineSOCInst/gpoRegister_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y112     tangerineSOCInst/gpoRegister_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y112    tangerineSOCInst/gpoRegister_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y112    tangerineSOCInst/gpoRegister_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y109    tangerineSOCInst/gpoRegister_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y109    tangerineSOCInst/gpoRegister_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100ps_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100ps_clk_wiz_0
Waveform(ns):       { 5.750 10.750 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0Inst/inst/clkout7_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  clk125_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.542%)  route 2.564ns (78.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.239     9.150    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X5Y160         FDRE                                         r  dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.277    13.852    
                         clock uncertainty           -0.082    13.769    
    SLICE_X5Y160         FDRE (Setup_fdre_C_R)       -0.429    13.340    dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         13.340    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.542%)  route 2.564ns (78.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.239     9.150    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X5Y160         FDRE                                         r  dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.277    13.852    
                         clock uncertainty           -0.082    13.769    
    SLICE_X5Y160         FDRE (Setup_fdre_C_R)       -0.429    13.340    dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         13.340    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.828ns (22.813%)  route 2.801ns (77.187%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.476     9.387    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X4Y160         LUT3 (Prop_lut3_I1_O)        0.124     9.511 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     9.511    dvidInst/shift_green_1[4]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.277    13.852    
                         clock uncertainty           -0.082    13.769    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)        0.031    13.800    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.841%)  route 2.797ns (77.159%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.472     9.383    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X4Y160         LUT3 (Prop_lut3_I1_O)        0.124     9.507 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     9.507    dvidInst/shift_green_1[6]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism              0.277    13.852    
                         clock uncertainty           -0.082    13.769    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)        0.032    13.801    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.857ns (23.425%)  route 2.801ns (76.575%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.476     9.387    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X4Y160         LUT3 (Prop_lut3_I1_O)        0.153     9.540 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     9.540    dvidInst/shift_green_1[5]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism              0.277    13.852    
                         clock uncertainty           -0.082    13.769    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)        0.075    13.844    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.853ns (23.369%)  route 2.797ns (76.631%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.472     9.383    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X4Y160         LUT3 (Prop_lut3_I1_O)        0.149     9.532 r  dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     9.532    dvidInst/shift_green_1[7]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[7]/C
                         clock pessimism              0.277    13.852    
                         clock uncertainty           -0.082    13.769    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)        0.075    13.844    dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.704ns (24.405%)  route 2.181ns (75.595%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 13.572 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.855     8.766    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X6Y163         FDRE                                         r  dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.716    13.572    dvidInst/clk125
    SLICE_X6Y163         FDRE                                         r  dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.277    13.849    
                         clock uncertainty           -0.082    13.766    
    SLICE_X6Y163         FDRE (Setup_fdre_C_R)       -0.524    13.242    dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.704ns (23.753%)  route 2.260ns (76.247%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.570ns = ( 13.570 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.935     8.845    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X5Y166         FDRE                                         r  dvidInst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.714    13.570    dvidInst/clk125
    SLICE_X5Y166         FDRE                                         r  dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.277    13.847    
                         clock uncertainty           -0.082    13.764    
    SLICE_X5Y166         FDRE (Setup_fdre_C_R)       -0.429    13.335    dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         13.335    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.828ns (24.170%)  route 2.598ns (75.830%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.272     9.183    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X4Y160         LUT3 (Prop_lut3_I1_O)        0.124     9.307 r  dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     9.307    dvidInst/shift_green_1[0]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[0]/C
                         clock pessimism              0.277    13.852    
                         clock uncertainty           -0.082    13.769    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)        0.029    13.798    dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.828ns (24.249%)  route 2.587ns (75.751%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.019    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.143 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.261     9.172    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X4Y160         LUT3 (Prop_lut3_I1_O)        0.124     9.296 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     9.296    dvidInst/shift_green_1[2]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.277    13.852    
                         clock uncertainty           -0.082    13.769    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)        0.031    13.800    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  4.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.123     2.047    dvidInst/shift_clock_reg_n_0_[5]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
                         clock pessimism             -0.517     1.796    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.072     1.868    dvidInst/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.527%)  route 0.127ns (47.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.127     2.052    dvidInst/shift_clock_reg_n_0_[2]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.070     1.853    dvidInst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.128     2.052    dvidInst/shift_clock_reg_n_0_[3]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.066     1.849    dvidInst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.647     1.785    dvidInst/clk125
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.148     1.933 r  dvidInst/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.094     2.028    dvidInst/shift_blue[5]
    SLICE_X6Y166         LUT3 (Prop_lut3_I0_O)        0.101     2.129 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.129    dvidInst/shift_blue_0[3]
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.919     2.316    dvidInst/clk125
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism             -0.530     1.785    
    SLICE_X6Y166         FDRE (Hold_fdre_C_D)         0.131     1.916    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.540%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.649     1.787    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.148     1.935 r  dvidInst/shift_red_reg[5]/Q
                         net (fo=1, routed)           0.094     2.030    dvidInst/data1[3]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.101     2.131 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.131    dvidInst/shift_red[3]
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.921     2.319    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.531     1.787    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.131     1.918    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.650     1.788    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_fdre_C_Q)         0.128     1.916 r  dvidInst/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.101     2.017    dvidInst/shift_green[5]
    SLICE_X4Y160         LUT3 (Prop_lut3_I0_O)        0.102     2.119 r  dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.119    dvidInst/shift_green_1[3]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.924     2.321    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[3]/C
                         clock pessimism             -0.532     1.788    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.107     1.895    dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.707%)  route 0.132ns (48.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.132     2.056    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.047     1.830    dvidInst/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.934%)  route 0.194ns (51.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.649     1.787    dvidInst/clk125
    SLICE_X3Y164         FDRE                                         r  dvidInst/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  dvidInst/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.194     2.122    dvidInst/data1[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.167    dvidInst/shift_red[6]
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.921     2.319    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism             -0.518     1.800    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.121     1.921    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.647     1.785    dvidInst/clk125
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.164     1.949 r  dvidInst/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.162     2.111    dvidInst/shift_blue[6]
    SLICE_X6Y166         LUT3 (Prop_lut3_I0_O)        0.045     2.156 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.156    dvidInst/shift_blue_0[4]
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.919     2.316    dvidInst/clk125
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.530     1.785    
    SLICE_X6Y166         FDRE (Hold_fdre_C_D)         0.121     1.906    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.702%)  route 0.197ns (58.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.197     2.121    dvidInst/shift_clock[0]
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[8]/C
                         clock pessimism             -0.517     1.796    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.075     1.871    dvidInst/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    clk_wiz_0Inst/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y166    dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y170    dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y156    dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y160    dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y166     dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y166     dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y166     dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y166     dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y166     dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.642ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 3.056ns (36.712%)  route 5.268ns (63.288%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 45.582 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.380     9.699    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[4]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=4, routed)           2.463    12.286    tangerineSOCInst/systemRamDoutForPixelGen[12]
    SLICE_X0Y122         LUT3 (Prop_lut3_I2_O)        0.152    12.438 r  tangerineSOCInst/pgLutBackgroundColor[23]_i_4/O
                         net (fo=6, routed)           1.426    13.864    tangerineSOCInst/pixelGenInst/videoRamBDout[12]
    SLICE_X2Y133         LUT6 (Prop_lut6_I2_O)        0.326    14.190 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[5]_i_1/O
                         net (fo=1, routed)           0.000    14.190    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[5]
    SLICE_X2Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725    45.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[5]/C
                         clock pessimism              0.278    45.860    
                         clock uncertainty           -0.105    45.755    
    SLICE_X2Y133         FDRE (Setup_fdre_C_D)        0.077    45.832    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[5]
  -------------------------------------------------------------------
                         required time                         45.832    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                 31.642    

Slack (MET) :             31.648ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 3.056ns (36.721%)  route 5.266ns (63.279%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 45.582 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.380     9.699    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[4]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=4, routed)           2.463    12.286    tangerineSOCInst/systemRamDoutForPixelGen[12]
    SLICE_X0Y122         LUT3 (Prop_lut3_I2_O)        0.152    12.438 r  tangerineSOCInst/pgLutBackgroundColor[23]_i_4/O
                         net (fo=6, routed)           1.424    13.862    tangerineSOCInst/pixelGenInst/videoRamBDout[12]
    SLICE_X2Y133         LUT6 (Prop_lut6_I2_O)        0.326    14.188 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[7]_i_1/O
                         net (fo=1, routed)           0.000    14.188    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[7]
    SLICE_X2Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725    45.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[7]/C
                         clock pessimism              0.278    45.860    
                         clock uncertainty           -0.105    45.755    
    SLICE_X2Y133         FDRE (Setup_fdre_C_D)        0.081    45.836    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[7]
  -------------------------------------------------------------------
                         required time                         45.836    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                 31.648    

Slack (MET) :             31.752ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 3.056ns (37.408%)  route 5.113ns (62.592%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 45.582 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.380     9.699    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[4]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=4, routed)           2.463    12.286    tangerineSOCInst/systemRamDoutForPixelGen[12]
    SLICE_X0Y122         LUT3 (Prop_lut3_I2_O)        0.152    12.438 r  tangerineSOCInst/pgLutBackgroundColor[23]_i_4/O
                         net (fo=6, routed)           1.271    13.709    tangerineSOCInst/pixelGenInst/videoRamBDout[12]
    SLICE_X0Y133         LUT6 (Prop_lut6_I5_O)        0.326    14.035 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]_i_1/O
                         net (fo=1, routed)           0.000    14.035    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]
    SLICE_X0Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725    45.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X0Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/C
                         clock pessimism              0.278    45.860    
                         clock uncertainty           -0.105    45.755    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)        0.032    45.787    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]
  -------------------------------------------------------------------
                         required time                         45.787    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                 31.752    

Slack (MET) :             31.907ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 3.056ns (38.137%)  route 4.957ns (61.863%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 45.582 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.380     9.699    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[4]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=4, routed)           2.463    12.286    tangerineSOCInst/systemRamDoutForPixelGen[12]
    SLICE_X0Y122         LUT3 (Prop_lut3_I2_O)        0.152    12.438 r  tangerineSOCInst/pgLutBackgroundColor[23]_i_4/O
                         net (fo=6, routed)           1.114    13.553    tangerineSOCInst/pixelGenInst/videoRamBDout[12]
    SLICE_X0Y133         LUT6 (Prop_lut6_I2_O)        0.326    13.879 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[21]_i_1/O
                         net (fo=1, routed)           0.000    13.879    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[21]
    SLICE_X0Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725    45.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X0Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/C
                         clock pessimism              0.278    45.860    
                         clock uncertainty           -0.105    45.755    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)        0.031    45.786    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]
  -------------------------------------------------------------------
                         required time                         45.786    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                 31.907    

Slack (MET) :             32.045ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 3.056ns (38.813%)  route 4.818ns (61.187%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 45.582 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.380     9.699    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[4]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=4, routed)           2.463    12.286    tangerineSOCInst/systemRamDoutForPixelGen[12]
    SLICE_X0Y122         LUT3 (Prop_lut3_I2_O)        0.152    12.438 r  tangerineSOCInst/pgLutBackgroundColor[23]_i_4/O
                         net (fo=6, routed)           0.975    13.413    tangerineSOCInst/pixelGenInst/videoRamBDout[12]
    SLICE_X0Y133         LUT6 (Prop_lut6_I2_O)        0.326    13.739 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[13]_i_1/O
                         net (fo=1, routed)           0.000    13.739    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[13]
    SLICE_X0Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725    45.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X0Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[13]/C
                         clock pessimism              0.278    45.860    
                         clock uncertainty           -0.105    45.755    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)        0.029    45.784    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[13]
  -------------------------------------------------------------------
                         required time                         45.784    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                 32.045    

Slack (MET) :             32.050ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 3.056ns (38.828%)  route 4.815ns (61.172%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 45.582 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.380     9.699    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[4]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=4, routed)           2.463    12.286    tangerineSOCInst/systemRamDoutForPixelGen[12]
    SLICE_X0Y122         LUT3 (Prop_lut3_I2_O)        0.152    12.438 r  tangerineSOCInst/pgLutBackgroundColor[23]_i_4/O
                         net (fo=6, routed)           0.972    13.410    tangerineSOCInst/pixelGenInst/videoRamBDout[12]
    SLICE_X0Y133         LUT6 (Prop_lut6_I1_O)        0.326    13.736 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[16]_i_1/O
                         net (fo=1, routed)           0.000    13.736    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[16]
    SLICE_X0Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725    45.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X0Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[16]/C
                         clock pessimism              0.278    45.860    
                         clock uncertainty           -0.105    45.755    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)        0.031    45.786    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[16]
  -------------------------------------------------------------------
                         required time                         45.786    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 32.050    

Slack (MET) :             32.277ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 3.054ns (39.971%)  route 4.586ns (60.029%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 45.581 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.326     9.645    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[0]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.769 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=4, routed)           1.676    11.445    tangerineSOCInst/systemRamDoutForPixelGen[8]
    SLICE_X1Y119         LUT3 (Prop_lut3_I2_O)        0.150    11.595 r  tangerineSOCInst/pgLutLetterColor[23]_i_4/O
                         net (fo=6, routed)           1.585    13.180    tangerineSOCInst/pixelGenInst/videoRamBDout[8]
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.326    13.506 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[16]_i_1/O
                         net (fo=1, routed)           0.000    13.506    tangerineSOCInst/pixelGenInst/pgLutLetterColor[16]
    SLICE_X1Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.724    45.581    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[16]/C
                         clock pessimism              0.278    45.859    
                         clock uncertainty           -0.105    45.754    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)        0.029    45.783    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[16]
  -------------------------------------------------------------------
                         required time                         45.783    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                 32.277    

Slack (MET) :             32.339ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 3.054ns (40.289%)  route 4.526ns (59.711%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 45.583 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.326     9.645    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[0]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.769 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=4, routed)           1.676    11.445    tangerineSOCInst/systemRamDoutForPixelGen[8]
    SLICE_X1Y119         LUT3 (Prop_lut3_I2_O)        0.150    11.595 r  tangerineSOCInst/pgLutLetterColor[23]_i_4/O
                         net (fo=6, routed)           1.524    13.120    tangerineSOCInst/pixelGenInst/videoRamBDout[8]
    SLICE_X1Y134         LUT6 (Prop_lut6_I2_O)        0.326    13.446 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[14]_i_1/O
                         net (fo=1, routed)           0.000    13.446    tangerineSOCInst/pixelGenInst/pgLutLetterColor[14]
    SLICE_X1Y134         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.726    45.583    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y134         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[14]/C
                         clock pessimism              0.278    45.861    
                         clock uncertainty           -0.105    45.756    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.029    45.785    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[14]
  -------------------------------------------------------------------
                         required time                         45.785    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                 32.339    

Slack (MET) :             32.343ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 3.054ns (40.300%)  route 4.524ns (59.700%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 45.583 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.326     9.645    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[0]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.769 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=4, routed)           1.676    11.445    tangerineSOCInst/systemRamDoutForPixelGen[8]
    SLICE_X1Y119         LUT3 (Prop_lut3_I2_O)        0.150    11.595 r  tangerineSOCInst/pgLutLetterColor[23]_i_4/O
                         net (fo=6, routed)           1.522    13.118    tangerineSOCInst/pixelGenInst/videoRamBDout[8]
    SLICE_X1Y134         LUT6 (Prop_lut6_I2_O)        0.326    13.444 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[22]_i_1/O
                         net (fo=1, routed)           0.000    13.444    tangerineSOCInst/pixelGenInst/pgLutLetterColor[22]
    SLICE_X1Y134         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.726    45.583    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y134         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]/C
                         clock pessimism              0.278    45.861    
                         clock uncertainty           -0.105    45.756    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.031    45.787    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]
  -------------------------------------------------------------------
                         required time                         45.787    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                 32.343    

Slack (MET) :             32.403ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.054ns (40.622%)  route 4.464ns (59.378%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 45.583 - 40.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.811     5.865    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     8.319 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.995     9.314    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[3]
    SLICE_X23Y111        LUT3 (Prop_lut3_I1_O)        0.150     9.464 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.435    10.899    tangerineSOCInst/systemRamDoutForPixelGen[11]
    SLICE_X1Y118         LUT3 (Prop_lut3_I2_O)        0.326    11.225 r  tangerineSOCInst/pgLutLetterColor[23]_i_2/O
                         net (fo=7, routed)           2.035    13.260    tangerineSOCInst/pixelGenInst/videoRamBDout[11]
    SLICE_X1Y134         LUT6 (Prop_lut6_I0_O)        0.124    13.384 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[7]_i_1/O
                         net (fo=1, routed)           0.000    13.384    tangerineSOCInst/pixelGenInst/pgLutLetterColor[7]
    SLICE_X1Y134         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.726    45.583    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y134         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[7]/C
                         clock pessimism              0.278    45.861    
                         clock uncertainty           -0.105    45.756    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.031    45.787    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[7]
  -------------------------------------------------------------------
                         required time                         45.787    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                 32.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_red/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.648     1.786    dvidInst/TDMS_encoder_red/clk25
    SLICE_X4Y163         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_fdre_C_Q)         0.141     1.927 r  dvidInst/TDMS_encoder_red/encoded_reg[4]/Q
                         net (fo=1, routed)           0.058     1.985    dvidInst/TDMS_encoder_red_n_11
    SLICE_X4Y163         FDRE                                         r  dvidInst/latched_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.920     2.318    dvidInst/clk25
    SLICE_X4Y163         FDRE                                         r  dvidInst/latched_red_reg[4]/C
                         clock pessimism             -0.531     1.786    
    SLICE_X4Y163         FDRE (Hold_fdre_C_D)         0.071     1.857    dvidInst/latched_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.650     1.788    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X0Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/Q
                         net (fo=1, routed)           0.053     1.982    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg_n_0_[21]
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.922     2.319    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]/C
                         clock pessimism             -0.517     1.801    
    SLICE_X1Y133         FDRE (Hold_fdre_C_D)         0.047     1.848    tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.652     1.790    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y110         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDSE (Prop_fdse_C_Q)         0.141     1.931 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[10]/Q
                         net (fo=1, routed)           0.098     2.029    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[10]
    SLICE_X6Y110         LUT6 (Prop_lut6_I4_O)        0.045     2.074 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[10]_i_1/O
                         net (fo=1, routed)           0.000     2.074    tangerineSOCInst/pixelGenInst/pgDisplayPtr[10]_i_1_n_0
    SLICE_X6Y110         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.926     2.323    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X6Y110         FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]/C
                         clock pessimism             -0.516     1.806    
    SLICE_X6Y110         FDSE (Hold_fdse_C_D)         0.121     1.927    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.625     1.763    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.164     1.927 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/Q
                         net (fo=1, routed)           0.049     1.976    tangerineSOCInst/pixelGenGfxInst/in16[5]
    SLICE_X9Y154         LUT4 (Prop_lut4_I0_O)        0.045     2.021 r  tangerineSOCInst/pixelGenGfxInst/pggR[5]_i_1/O
                         net (fo=1, routed)           0.000     2.021    tangerineSOCInst/pixelGenGfxInst/pggR0_in[5]
    SLICE_X9Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X9Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]/C
                         clock pessimism             -0.517     1.776    
    SLICE_X9Y154         FDRE (Hold_fdre_C_D)         0.092     1.868    tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.625     1.763    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.164     1.927 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/Q
                         net (fo=1, routed)           0.049     1.976    tangerineSOCInst/pixelGenGfxInst/in16[7]
    SLICE_X9Y153         LUT4 (Prop_lut4_I0_O)        0.045     2.021 r  tangerineSOCInst/pixelGenGfxInst/pggR[7]_i_2/O
                         net (fo=1, routed)           0.000     2.021    tangerineSOCInst/pixelGenGfxInst/pggR0_in[7]
    SLICE_X9Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X9Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/C
                         clock pessimism             -0.517     1.776    
    SLICE_X9Y153         FDRE (Hold_fdre_C_D)         0.092     1.868    tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_blue/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.648     1.786    dvidInst/TDMS_encoder_blue/clk25
    SLICE_X6Y165         FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.164     1.950 r  dvidInst/TDMS_encoder_blue/encoded_reg[3]/Q
                         net (fo=1, routed)           0.056     2.006    dvidInst/TDMS_encoder_blue_n_11
    SLICE_X6Y165         FDRE                                         r  dvidInst/latched_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.920     2.317    dvidInst/clk25
    SLICE_X6Y165         FDRE                                         r  dvidInst/latched_blue_reg[3]/C
                         clock pessimism             -0.530     1.786    
    SLICE_X6Y165         FDRE (Hold_fdre_C_D)         0.060     1.846    dvidInst/latched_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.651     1.789    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y134         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.930 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]/Q
                         net (fo=1, routed)           0.110     2.040    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg_n_0_[22]
    SLICE_X1Y135         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.924     2.321    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y135         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[22]/C
                         clock pessimism             -0.516     1.804    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.075     1.879    tangerineSOCInst/pixelGenInst/pgLetterColor_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.649     1.787    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[16]/Q
                         net (fo=1, routed)           0.112     2.040    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg_n_0_[16]
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.922     2.319    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[16]/C
                         clock pessimism             -0.516     1.802    
    SLICE_X1Y133         FDRE (Hold_fdre_C_D)         0.075     1.877    tangerineSOCInst/pixelGenInst/pgLetterColor_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_blue/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.648     1.786    dvidInst/TDMS_encoder_blue/clk25
    SLICE_X6Y165         FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.164     1.950 r  dvidInst/TDMS_encoder_blue/encoded_reg[4]/Q
                         net (fo=1, routed)           0.056     2.006    dvidInst/TDMS_encoder_blue_n_10
    SLICE_X6Y165         FDRE                                         r  dvidInst/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.920     2.317    dvidInst/clk25
    SLICE_X6Y165         FDRE                                         r  dvidInst/latched_blue_reg[4]/C
                         clock pessimism             -0.530     1.786    
    SLICE_X6Y165         FDRE (Hold_fdre_C_D)         0.053     1.839    dvidInst/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.653     1.791    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[8]/Q
                         net (fo=3, routed)           0.113     2.045    tangerineSOCInst/pixelGenInst/pgDisplayPtr[8]
    SLICE_X7Y109         FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.927     2.324    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y109         FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[8]/C
                         clock pessimism             -0.516     1.807    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.071     1.878    tangerineSOCInst/pixelGenInst/videoRamBA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y44     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y44     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y21     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y20     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y21     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y22     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y24     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y23     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y165     dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y165     dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y166     dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y166     dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y166     dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y166     dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y165     dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y165     dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y165     dvidInst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y165     dvidInst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y165     dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y165     dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y166     dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y166     dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y166     dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y166     dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y165     dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y165     dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y165     dvidInst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y165     dvidInst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25ps_clk_wiz_0
  To Clock:  clk25ps_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25ps_clk_wiz_0
Waveform(ns):       { 20.000 40.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK   n/a            2.576         40.000      37.424     RAMB36_X0Y30     tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y8    clk_wiz_0Inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.225ns  (logic 3.069ns (42.475%)  route 4.156ns (57.525%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 25.572 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.926    19.423    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][3]
    SLICE_X8Y97          LUT3 (Prop_lut3_I0_O)        0.117    19.540 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=1, routed)           1.089    20.629    tangerineSOCInst/picorv32Inst/douta[19]
    SLICE_X10Y110        LUT5 (Prop_lut5_I2_O)        0.348    20.977 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[19]_i_1/O
                         net (fo=5, routed)           1.558    22.535    tangerineSOCInst/picorv32Inst/mem_rdata_q[19]_i_1_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.150    22.685 r  tangerineSOCInst/picorv32Inst/decoded_rs1_rep_rep[4]_i_1/O
                         net (fo=2, routed)           0.583    23.268    tangerineSOCInst/picorv32Inst/decoded_rs1_rep_rep[4]_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.715    25.572    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X0Y125         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep_rep[4]/C
                         clock pessimism              0.206    25.778    
                         clock uncertainty           -0.094    25.684    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.264    25.420    tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep_rep[4]
  -------------------------------------------------------------------
                         required time                         25.420    
                         arrival time                         -23.268    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.501ns  (logic 3.324ns (44.312%)  route 4.177ns (55.688%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.516    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.150    19.666 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           1.073    20.740    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.348    21.088 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_28/O
                         net (fo=1, routed)           0.434    21.522    tangerineSOCInst/picorv32Inst/reg_out[31]_i_28_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    21.646 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_16/O
                         net (fo=1, routed)           0.422    22.068    tangerineSOCInst/picorv32Inst/reg_out[31]_i_16_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124    22.192 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.228    23.420    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[30]_i_1/O
                         net (fo=1, routed)           0.000    23.544    tangerineSOCInst/picorv32Inst/reg_out[30]
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[30]/C
                         clock pessimism              0.206    25.784    
                         clock uncertainty           -0.094    25.690    
    SLICE_X7Y131         FDRE (Setup_fdre_C_D)        0.031    25.721    tangerineSOCInst/picorv32Inst/reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         25.721    
                         arrival time                         -23.544    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.470ns  (logic 3.324ns (44.499%)  route 4.146ns (55.501%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.516    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.150    19.666 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           1.073    20.740    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.348    21.088 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_28/O
                         net (fo=1, routed)           0.434    21.522    tangerineSOCInst/picorv32Inst/reg_out[31]_i_28_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    21.646 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_16/O
                         net (fo=1, routed)           0.422    22.068    tangerineSOCInst/picorv32Inst/reg_out[31]_i_16_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124    22.192 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.197    23.388    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.124    23.512 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[24]_i_1/O
                         net (fo=1, routed)           0.000    23.512    tangerineSOCInst/picorv32Inst/reg_out[24]
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[24]/C
                         clock pessimism              0.206    25.784    
                         clock uncertainty           -0.094    25.690    
    SLICE_X7Y131         FDRE (Setup_fdre_C_D)        0.029    25.719    tangerineSOCInst/picorv32Inst/reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                         25.719    
                         arrival time                         -23.512    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.389ns  (logic 3.324ns (44.984%)  route 4.065ns (55.016%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.516    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.150    19.666 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           1.073    20.740    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.348    21.088 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_28/O
                         net (fo=1, routed)           0.434    21.522    tangerineSOCInst/picorv32Inst/reg_out[31]_i_28_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    21.646 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_16/O
                         net (fo=1, routed)           0.422    22.068    tangerineSOCInst/picorv32Inst/reg_out[31]_i_16_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124    22.192 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.116    23.308    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.124    23.432 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[25]_i_1/O
                         net (fo=1, routed)           0.000    23.432    tangerineSOCInst/picorv32Inst/reg_out[25]
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[25]/C
                         clock pessimism              0.206    25.784    
                         clock uncertainty           -0.094    25.690    
    SLICE_X7Y131         FDRE (Setup_fdre_C_D)        0.031    25.721    tangerineSOCInst/picorv32Inst/reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                         25.721    
                         arrival time                         -23.432    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.306ns  (logic 3.324ns (45.500%)  route 3.982ns (54.500%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns = ( 25.497 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.516    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.150    19.666 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           1.073    20.740    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.348    21.088 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_28/O
                         net (fo=1, routed)           0.434    21.522    tangerineSOCInst/picorv32Inst/reg_out[31]_i_28_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    21.646 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_16/O
                         net (fo=1, routed)           0.422    22.068    tangerineSOCInst/picorv32Inst/reg_out[31]_i_16_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124    22.192 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.032    23.224    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    23.348 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    23.348    tangerineSOCInst/picorv32Inst/reg_out[29]
    SLICE_X9Y128         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.640    25.497    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X9Y128         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/C
                         clock pessimism              0.206    25.703    
                         clock uncertainty           -0.094    25.609    
    SLICE_X9Y128         FDRE (Setup_fdre_C_D)        0.031    25.640    tangerineSOCInst/picorv32Inst/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         25.640    
                         arrival time                         -23.348    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.375ns  (logic 3.324ns (45.071%)  route 4.051ns (54.929%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 25.577 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.516    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.150    19.666 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           1.073    20.740    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.348    21.088 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_28/O
                         net (fo=1, routed)           0.434    21.522    tangerineSOCInst/picorv32Inst/reg_out[31]_i_28_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    21.646 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_16/O
                         net (fo=1, routed)           0.422    22.068    tangerineSOCInst/picorv32Inst/reg_out[31]_i_16_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124    22.192 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.102    23.293    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X4Y129         LUT6 (Prop_lut6_I0_O)        0.124    23.417 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[20]_i_1/O
                         net (fo=1, routed)           0.000    23.417    tangerineSOCInst/picorv32Inst/reg_out[20]
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.720    25.577    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[20]/C
                         clock pessimism              0.206    25.783    
                         clock uncertainty           -0.094    25.689    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)        0.029    25.718    tangerineSOCInst/picorv32Inst/reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                         25.718    
                         arrival time                         -23.417    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.375ns  (logic 3.324ns (45.071%)  route 4.051ns (54.929%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 25.577 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.516    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.150    19.666 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           1.073    20.740    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.348    21.088 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_28/O
                         net (fo=1, routed)           0.434    21.522    tangerineSOCInst/picorv32Inst/reg_out[31]_i_28_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    21.646 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_16/O
                         net (fo=1, routed)           0.422    22.068    tangerineSOCInst/picorv32Inst/reg_out[31]_i_16_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124    22.192 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.102    23.293    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X4Y129         LUT6 (Prop_lut6_I0_O)        0.124    23.417 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000    23.417    tangerineSOCInst/picorv32Inst/reg_out[28]
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.720    25.577    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/C
                         clock pessimism              0.206    25.783    
                         clock uncertainty           -0.094    25.689    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)        0.032    25.721    tangerineSOCInst/picorv32Inst/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         25.721    
                         arrival time                         -23.417    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.372ns  (logic 3.324ns (45.089%)  route 4.048ns (54.911%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 25.577 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.516    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.150    19.666 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           1.073    20.740    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.348    21.088 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_28/O
                         net (fo=1, routed)           0.434    21.522    tangerineSOCInst/picorv32Inst/reg_out[31]_i_28_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    21.646 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_16/O
                         net (fo=1, routed)           0.422    22.068    tangerineSOCInst/picorv32Inst/reg_out[31]_i_16_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124    22.192 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.099    23.290    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X4Y129         LUT6 (Prop_lut6_I0_O)        0.124    23.414 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[26]_i_1/O
                         net (fo=1, routed)           0.000    23.414    tangerineSOCInst/picorv32Inst/reg_out[26]
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.720    25.577    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[26]/C
                         clock pessimism              0.206    25.783    
                         clock uncertainty           -0.094    25.689    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)        0.031    25.720    tangerineSOCInst/picorv32Inst/reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         25.720    
                         arrival time                         -23.414    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.372ns  (logic 3.324ns (45.090%)  route 4.048ns (54.910%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 25.577 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.516    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.150    19.666 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           1.073    20.740    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.348    21.088 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_28/O
                         net (fo=1, routed)           0.434    21.522    tangerineSOCInst/picorv32Inst/reg_out[31]_i_28_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    21.646 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_16/O
                         net (fo=1, routed)           0.422    22.068    tangerineSOCInst/picorv32Inst/reg_out[31]_i_16_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124    22.192 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.099    23.290    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X4Y129         LUT6 (Prop_lut6_I0_O)        0.124    23.414 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[27]_i_1/O
                         net (fo=1, routed)           0.000    23.414    tangerineSOCInst/picorv32Inst/reg_out[27]
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.720    25.577    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[27]/C
                         clock pessimism              0.206    25.783    
                         clock uncertainty           -0.094    25.689    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)        0.031    25.720    tangerineSOCInst/picorv32Inst/reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         25.720    
                         arrival time                         -23.414    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.339ns  (logic 3.324ns (45.290%)  route 4.015ns (54.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 25.574 - 20.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 16.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.988    16.042    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.496 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.516    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.150    19.666 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           1.073    20.740    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X9Y115         LUT5 (Prop_lut5_I1_O)        0.348    21.088 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_28/O
                         net (fo=1, routed)           0.434    21.522    tangerineSOCInst/picorv32Inst/reg_out[31]_i_28_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    21.646 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_16/O
                         net (fo=1, routed)           0.422    22.068    tangerineSOCInst/picorv32Inst/reg_out[31]_i_16_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124    22.192 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.066    23.258    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I0_O)        0.124    23.382 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.000    23.382    tangerineSOCInst/picorv32Inst/reg_out[17]
    SLICE_X4Y127         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.717    25.574    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X4Y127         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/C
                         clock pessimism              0.206    25.780    
                         clock uncertainty           -0.094    25.686    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)        0.029    25.715    tangerineSOCInst/picorv32Inst/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         25.715    
                         arrival time                         -23.382    
  -------------------------------------------------------------------
                         slack                                  2.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetGenCounter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/cpuResetn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.930%)  route 0.251ns (52.070%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.626     1.764    tangerineSOCInst/clk50
    SLICE_X15Y150        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y150        FDPE (Prop_fdpe_C_Q)         0.141     1.905 f  tangerineSOCInst/cpuResetGenCounter_reg[10]/Q
                         net (fo=2, routed)           0.184     2.090    tangerineSOCInst/cpuResetGenCounter_reg[10]
    SLICE_X14Y149        LUT5 (Prop_lut5_I3_O)        0.045     2.135 f  tangerineSOCInst/cpuResetn_i_3/O
                         net (fo=2, routed)           0.067     2.201    tangerineSOCInst/cpuResetn_i_3_n_0
    SLICE_X14Y149        LUT6 (Prop_lut6_I5_O)        0.045     2.246 r  tangerineSOCInst/cpuResetn_i_1/O
                         net (fo=1, routed)           0.000     2.246    tangerineSOCInst/cpuResetn_i_1_n_0
    SLICE_X14Y149        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.900     2.297    tangerineSOCInst/clk50
    SLICE_X14Y149        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
                         clock pessimism             -0.258     2.038    
    SLICE_X14Y149        FDCE (Hold_fdce_C_D)         0.120     2.158    tangerineSOCInst/cpuResetn_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.606     1.744    tangerineSOCInst/picorv32Inst/pcpi_div/clk50
    SLICE_X37Y128        FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y128        FDRE (Prop_fdre_C_Q)         0.141     1.885 r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg[12]/Q
                         net (fo=3, routed)           0.066     1.952    tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg_n_0_[12]
    SLICE_X36Y128        LUT2 (Prop_lut2_I1_O)        0.045     1.997 r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient[12]_i_1/O
                         net (fo=1, routed)           0.000     1.997    tangerineSOCInst/picorv32Inst/pcpi_div/quotient[12]_i_1_n_0
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.876     2.273    tangerineSOCInst/picorv32Inst/pcpi_div/clk50
    SLICE_X36Y128        FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[12]/C
                         clock pessimism             -0.515     1.757    
    SLICE_X36Y128        FDRE (Hold_fdre_C_D)         0.121     1.878    tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetGenCounter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.628     1.766    tangerineSOCInst/clk50
    SLICE_X15Y149        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDPE (Prop_fdpe_C_Q)         0.141     1.907 f  tangerineSOCInst/cpuResetGenCounter_reg[7]/Q
                         net (fo=3, routed)           0.170     2.077    tangerineSOCInst/cpuResetGenCounter_reg[7]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.045     2.122 r  tangerineSOCInst/cpuResetGenCounter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.122    tangerineSOCInst/cpuResetGenCounter[4]_i_2_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.237 r  tangerineSOCInst/cpuResetGenCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.238    tangerineSOCInst/cpuResetGenCounter_reg[4]_i_1_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.292 r  tangerineSOCInst/cpuResetGenCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.292    tangerineSOCInst/cpuResetGenCounter_reg[8]_i_1_n_7
    SLICE_X15Y150        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y150        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[8]/C
                         clock pessimism             -0.258     2.036    
    SLICE_X15Y150        FDPE (Hold_fdpe_C_D)         0.105     2.141    tangerineSOCInst/cpuResetGenCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/reg_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.617     1.755    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y122        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.141     1.896 r  tangerineSOCInst/picorv32Inst/reg_out_reg[12]/Q
                         net (fo=3, routed)           0.099     1.995    tangerineSOCInst/picorv32Inst/reg_out_reg_n_0_[12]
    SLICE_X12Y122        LUT6 (Prop_lut6_I3_O)        0.045     2.040 r  tangerineSOCInst/picorv32Inst/mem_addr[12]_i_1/O
                         net (fo=1, routed)           0.000     2.040    tangerineSOCInst/picorv32Inst/mem_addr[12]_i_1_n_0
    SLICE_X12Y122        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.886     2.283    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X12Y122        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[12]/C
                         clock pessimism             -0.514     1.768    
    SLICE_X12Y122        FDRE (Hold_fdre_C_D)         0.120     1.888    tangerineSOCInst/picorv32Inst/mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.170%)  route 0.124ns (46.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.621     1.759    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X9Y117         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[15]/Q
                         net (fo=2, routed)           0.124     2.024    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[15]
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.892     2.289    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[15]/C
                         clock pessimism             -0.492     1.796    
    SLICE_X11Y116        FDRE (Hold_fdre_C_D)         0.070     1.866    tangerineSOCInst/sdramDMAInst/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.566%)  route 0.127ns (47.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.621     1.759    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X9Y117         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[23]/Q
                         net (fo=2, routed)           0.127     2.027    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[23]
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.892     2.289    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[23]/C
                         clock pessimism             -0.492     1.796    
    SLICE_X11Y116        FDRE (Hold_fdre_C_D)         0.072     1.868    tangerineSOCInst/sdramDMAInst/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_imm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.985%)  route 0.109ns (37.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.644     1.782    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X5Y121         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[24]/Q
                         net (fo=4, routed)           0.109     2.033    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg_n_0_[24]
    SLICE_X6Y121         LUT6 (Prop_lut6_I1_O)        0.045     2.078 r  tangerineSOCInst/picorv32Inst/decoded_imm[4]_i_1/O
                         net (fo=1, routed)           0.000     2.078    tangerineSOCInst/picorv32Inst/decoded_imm[4]_i_1_n_0
    SLICE_X6Y121         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.916     2.313    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X6Y121         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_reg[4]/C
                         clock pessimism             -0.516     1.796    
    SLICE_X6Y121         FDRE (Hold_fdre_C_D)         0.121     1.917    tangerineSOCInst/picorv32Inst/decoded_imm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.566%)  route 0.127ns (47.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.621     1.759    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X9Y117         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[20]/Q
                         net (fo=2, routed)           0.127     2.027    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[20]
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.892     2.289    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[20]/C
                         clock pessimism             -0.492     1.796    
    SLICE_X11Y116        FDRE (Hold_fdre_C_D)         0.070     1.866    tangerineSOCInst/sdramDMAInst/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetGenCounter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.628     1.766    tangerineSOCInst/clk50
    SLICE_X15Y149        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDPE (Prop_fdpe_C_Q)         0.141     1.907 f  tangerineSOCInst/cpuResetGenCounter_reg[7]/Q
                         net (fo=3, routed)           0.170     2.077    tangerineSOCInst/cpuResetGenCounter_reg[7]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.045     2.122 r  tangerineSOCInst/cpuResetGenCounter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.122    tangerineSOCInst/cpuResetGenCounter[4]_i_2_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.237 r  tangerineSOCInst/cpuResetGenCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.238    tangerineSOCInst/cpuResetGenCounter_reg[4]_i_1_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.303 r  tangerineSOCInst/cpuResetGenCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.303    tangerineSOCInst/cpuResetGenCounter_reg[8]_i_1_n_5
    SLICE_X15Y150        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y150        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[10]/C
                         clock pessimism             -0.258     2.036    
    SLICE_X15Y150        FDPE (Hold_fdpe_C_D)         0.105     2.141    tangerineSOCInst/cpuResetGenCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.608     1.746    tangerineSOCInst/picorv32Inst/pcpi_div/clk50
    SLICE_X37Y130        FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg[16]/Q
                         net (fo=3, routed)           0.110     1.998    tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk_reg_n_0_[16]
    SLICE_X36Y130        LUT2 (Prop_lut2_I1_O)        0.045     2.043 r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient[16]_i_1/O
                         net (fo=1, routed)           0.000     2.043    tangerineSOCInst/picorv32Inst/pcpi_div/quotient[16]_i_1_n_0
    SLICE_X36Y130        FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.878     2.275    tangerineSOCInst/picorv32Inst/pcpi_div/clk50
    SLICE_X36Y130        FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[16]/C
                         clock pessimism             -0.515     1.759    
    SLICE_X36Y130        FDRE (Hold_fdre_C_D)         0.120     1.879    tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y51      tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y53      tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y21     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y22     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y123    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    clk_wiz_0Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.002ns (21.805%)  route 3.593ns (78.195%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 15.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT3 (Prop_lut3_I0_O)        0.152     9.353 r  tangerineSOCInst/pixelGenInst/registersDoutForCPU[0]_i_2/O
                         net (fo=1, routed)           0.722    10.075    tangerineSOCInst/picorv32Inst/registersDoutForCPU_reg[0]
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.332    10.407 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000    10.407    tangerineSOCInst/p_1_in__0[0]
    SLICE_X8Y111         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.649    15.506    tangerineSOCInst/clk100
    SLICE_X8Y111         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/C
                         clock pessimism              0.070    15.576    
                         clock uncertainty           -0.225    15.351    
    SLICE_X8Y111         FDRE (Setup_fdre_C_D)        0.079    15.430    tangerineSOCInst/registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.642ns (15.187%)  route 3.585ns (84.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 15.580 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.714    10.039    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y117         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.723    15.580    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y117         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/C
                         clock pessimism              0.070    15.650    
                         clock uncertainty           -0.225    15.425    
    SLICE_X4Y117         FDCE (Setup_fdce_C_CE)      -0.205    15.220    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.642ns (15.187%)  route 3.585ns (84.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 15.580 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.714    10.039    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y117         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.723    15.580    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y117         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/C
                         clock pessimism              0.070    15.650    
                         clock uncertainty           -0.225    15.425    
    SLICE_X4Y117         FDCE (Setup_fdce_C_CE)      -0.205    15.220    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.642ns (15.187%)  route 3.585ns (84.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 15.580 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.714    10.039    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y117         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.723    15.580    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y117         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[19]/C
                         clock pessimism              0.070    15.650    
                         clock uncertainty           -0.225    15.425    
    SLICE_X4Y117         FDCE (Setup_fdce_C_CE)      -0.205    15.220    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[19]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.642ns (15.374%)  route 3.534ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 15.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.663     9.987    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.721    15.578    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/C
                         clock pessimism              0.070    15.648    
                         clock uncertainty           -0.225    15.423    
    SLICE_X4Y118         FDCE (Setup_fdce_C_CE)      -0.205    15.218    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.642ns (15.374%)  route 3.534ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 15.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.663     9.987    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.721    15.578    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/C
                         clock pessimism              0.070    15.648    
                         clock uncertainty           -0.225    15.423    
    SLICE_X4Y118         FDCE (Setup_fdce_C_CE)      -0.205    15.218    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.642ns (15.374%)  route 3.534ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 15.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.663     9.987    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.721    15.578    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/C
                         clock pessimism              0.070    15.648    
                         clock uncertainty           -0.225    15.423    
    SLICE_X4Y118         FDCE (Setup_fdce_C_CE)      -0.205    15.218    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.642ns (15.374%)  route 3.534ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 15.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.663     9.987    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.721    15.578    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/C
                         clock pessimism              0.070    15.648    
                         clock uncertainty           -0.225    15.423    
    SLICE_X4Y118         FDCE (Setup_fdce_C_CE)      -0.205    15.218    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.642ns (15.389%)  route 3.530ns (84.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 15.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.659     9.983    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X5Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.725    15.582    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/C
                         clock pessimism              0.070    15.652    
                         clock uncertainty           -0.225    15.427    
    SLICE_X5Y115         FDCE (Setup_fdce_C_CE)      -0.205    15.222    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.642ns (15.389%)  route 3.530ns (84.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 15.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.871     9.201    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.325 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.659     9.983    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X5Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.725    15.582    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]/C
                         clock pessimism              0.070    15.652    
                         clock uncertainty           -0.225    15.427    
    SLICE_X5Y115         FDCE (Setup_fdce_C_CE)      -0.205    15.222    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[11]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  5.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.207ns (24.211%)  route 0.648ns (75.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.625     1.763    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X12Y153        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y153        FDRE (Prop_fdre_C_Q)         0.164     1.927 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/Q
                         net (fo=2, routed)           0.648     2.575    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[1]
    SLICE_X8Y143         LUT3 (Prop_lut3_I0_O)        0.043     2.618 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1/O
                         net (fo=1, routed)           0.000     2.618    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1_n_0
    SLICE_X8Y143         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.899     2.296    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y143         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/C
                         clock pessimism             -0.178     2.118    
                         clock uncertainty            0.225     2.343    
    SLICE_X8Y143         FDCE (Hold_fdce_C_D)         0.131     2.474    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.624%)  route 0.762ns (80.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.625     1.763    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X13Y154        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y154        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/Q
                         net (fo=2, routed)           0.762     2.666    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[0]
    SLICE_X8Y143         LUT3 (Prop_lut3_I0_O)        0.045     2.711 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1/O
                         net (fo=1, routed)           0.000     2.711    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1_n_0
    SLICE_X8Y143         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.899     2.296    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y143         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/C
                         clock pessimism             -0.178     2.118    
                         clock uncertainty            0.225     2.343    
    SLICE_X8Y143         FDCE (Hold_fdce_C_D)         0.121     2.464    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.209ns (13.484%)  route 1.341ns (86.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.624     1.762    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.926 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           1.196     3.122    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.045     3.167 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.145     3.312    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.367    
    SLICE_X4Y113         FDCE (Hold_fdce_C_CE)       -0.039     2.328    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.209ns (13.484%)  route 1.341ns (86.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.624     1.762    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.926 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           1.196     3.122    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.045     3.167 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.145     3.312    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.367    
    SLICE_X4Y113         FDCE (Hold_fdce_C_CE)       -0.039     2.328    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.209ns (13.484%)  route 1.341ns (86.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.624     1.762    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.926 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           1.196     3.122    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.045     3.167 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.145     3.312    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.367    
    SLICE_X4Y113         FDCE (Hold_fdce_C_CE)       -0.039     2.328    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.209ns (13.484%)  route 1.341ns (86.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.624     1.762    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.926 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           1.196     3.122    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.045     3.167 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.145     3.312    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.367    
    SLICE_X4Y113         FDCE (Hold_fdce_C_CE)       -0.039     2.328    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.209ns (12.973%)  route 1.402ns (87.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.624     1.762    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.926 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           1.196     3.122    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.045     3.167 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.206     3.373    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X6Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.367    
    SLICE_X6Y113         FDCE (Hold_fdce_C_CE)       -0.016     2.351    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.209ns (12.973%)  route 1.402ns (87.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.624     1.762    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.926 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           1.196     3.122    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.045     3.167 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.206     3.373    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X6Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.367    
    SLICE_X6Y113         FDCE (Hold_fdce_C_CE)       -0.016     2.351    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.209ns (12.973%)  route 1.402ns (87.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.624     1.762    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.926 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           1.196     3.122    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.045     3.167 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.206     3.373    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X6Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.367    
    SLICE_X6Y113         FDCE (Hold_fdce_C_CE)       -0.016     2.351    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.209ns (13.082%)  route 1.389ns (86.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.624     1.762    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y159         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.926 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           1.196     3.122    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.045     3.167 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.193     3.360    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X4Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.922     2.319    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[13]/C
                         clock pessimism             -0.178     2.141    
                         clock uncertainty            0.225     2.366    
    SLICE_X4Y115         FDCE (Hold_fdce_C_CE)       -0.039     2.327    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  1.033    





---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/vmMode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.524ns (24.364%)  route 4.731ns (75.636%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 15.509 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT2 (Prop_lut2_I0_O)        0.118    11.449 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_1/O
                         net (fo=16, routed)          0.701    12.150    tangerineSOCInst/picorv32Inst_n_53
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.652    15.509    tangerineSOCInst/clk100
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
                         clock pessimism              0.070    15.579    
                         clock uncertainty           -0.214    15.364    
    SLICE_X11Y108        FDRE (Setup_fdre_C_CE)      -0.407    14.957    tangerineSOCInst/vmMode_reg[3]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/vmMode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.524ns (24.364%)  route 4.731ns (75.636%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 15.509 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT2 (Prop_lut2_I0_O)        0.118    11.449 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_1/O
                         net (fo=16, routed)          0.701    12.150    tangerineSOCInst/picorv32Inst_n_53
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.652    15.509    tangerineSOCInst/clk100
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[4]/C
                         clock pessimism              0.070    15.579    
                         clock uncertainty           -0.214    15.364    
    SLICE_X11Y108        FDRE (Setup_fdre_C_CE)      -0.407    14.957    tangerineSOCInst/vmMode_reg[4]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/vmMode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.524ns (24.364%)  route 4.731ns (75.636%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 15.509 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT2 (Prop_lut2_I0_O)        0.118    11.449 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_1/O
                         net (fo=16, routed)          0.701    12.150    tangerineSOCInst/picorv32Inst_n_53
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.652    15.509    tangerineSOCInst/clk100
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[5]/C
                         clock pessimism              0.070    15.579    
                         clock uncertainty           -0.214    15.364    
    SLICE_X11Y108        FDRE (Setup_fdre_C_CE)      -0.407    14.957    tangerineSOCInst/vmMode_reg[5]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/vmMode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.524ns (24.364%)  route 4.731ns (75.636%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 15.509 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT2 (Prop_lut2_I0_O)        0.118    11.449 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_1/O
                         net (fo=16, routed)          0.701    12.150    tangerineSOCInst/picorv32Inst_n_53
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.652    15.509    tangerineSOCInst/clk100
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[6]/C
                         clock pessimism              0.070    15.579    
                         clock uncertainty           -0.214    15.364    
    SLICE_X11Y108        FDRE (Setup_fdre_C_CE)      -0.407    14.957    tangerineSOCInst/vmMode_reg[6]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/vmMode_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.524ns (24.364%)  route 4.731ns (75.636%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 15.509 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT2 (Prop_lut2_I0_O)        0.118    11.449 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_1/O
                         net (fo=16, routed)          0.701    12.150    tangerineSOCInst/picorv32Inst_n_53
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.652    15.509    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[11]/C
                         clock pessimism              0.070    15.579    
                         clock uncertainty           -0.214    15.364    
    SLICE_X10Y108        FDRE (Setup_fdre_C_CE)      -0.371    14.993    tangerineSOCInst/vmMode_reg[11]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/vmMode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.524ns (24.364%)  route 4.731ns (75.636%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 15.509 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT2 (Prop_lut2_I0_O)        0.118    11.449 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_1/O
                         net (fo=16, routed)          0.701    12.150    tangerineSOCInst/picorv32Inst_n_53
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.652    15.509    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
                         clock pessimism              0.070    15.579    
                         clock uncertainty           -0.214    15.364    
    SLICE_X10Y108        FDRE (Setup_fdre_C_CE)      -0.371    14.993    tangerineSOCInst/vmMode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/vmMode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.524ns (24.364%)  route 4.731ns (75.636%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 15.509 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT2 (Prop_lut2_I0_O)        0.118    11.449 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_1/O
                         net (fo=16, routed)          0.701    12.150    tangerineSOCInst/picorv32Inst_n_53
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.652    15.509    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
                         clock pessimism              0.070    15.579    
                         clock uncertainty           -0.214    15.364    
    SLICE_X10Y108        FDRE (Setup_fdre_C_CE)      -0.371    14.993    tangerineSOCInst/vmMode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/gpoRegister_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.530ns (24.002%)  route 4.845ns (75.998%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 15.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT3 (Prop_lut3_I0_O)        0.124    11.455 r  tangerineSOCInst/picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.814    12.269    tangerineSOCInst/picorv32Inst_n_52
    SLICE_X8Y118         FDRE                                         r  tangerineSOCInst/gpoRegister_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.642    15.499    tangerineSOCInst/clk100
    SLICE_X8Y118         FDRE                                         r  tangerineSOCInst/gpoRegister_reg[27]/C
                         clock pessimism              0.070    15.569    
                         clock uncertainty           -0.214    15.354    
    SLICE_X8Y118         FDRE (Setup_fdre_C_CE)      -0.169    15.185    tangerineSOCInst/gpoRegister_reg[27]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/gpoRegister_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.530ns (24.002%)  route 4.845ns (75.998%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 15.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT3 (Prop_lut3_I0_O)        0.124    11.455 r  tangerineSOCInst/picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.814    12.269    tangerineSOCInst/picorv32Inst_n_52
    SLICE_X8Y118         FDRE                                         r  tangerineSOCInst/gpoRegister_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.642    15.499    tangerineSOCInst/clk100
    SLICE_X8Y118         FDRE                                         r  tangerineSOCInst/gpoRegister_reg[28]/C
                         clock pessimism              0.070    15.569    
                         clock uncertainty           -0.214    15.354    
    SLICE_X8Y118         FDRE (Setup_fdre_C_CE)      -0.169    15.185    tangerineSOCInst/gpoRegister_reg[28]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/gpoRegister_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.530ns (24.002%)  route 4.845ns (75.998%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 15.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.840     5.895    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     6.413 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.859     7.272    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[31][6]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.124     7.396 f  tangerineSOCInst/picorv32Inst/pcpi_mul/ready_i_3/O
                         net (fo=46, routed)          1.682     9.078    tangerineSOCInst/picorv32Inst/pcpi_mul_n_3
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.116     9.194 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.596     9.790    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.320    10.110 r  tangerineSOCInst/picorv32Inst/registerState_i_1/O
                         net (fo=3, routed)           0.482    10.592    tangerineSOCInst/picorv32Inst/registersCE
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.328    10.920 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=3, routed)           0.411    11.331    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y113         LUT3 (Prop_lut3_I0_O)        0.124    11.455 r  tangerineSOCInst/picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.814    12.269    tangerineSOCInst/picorv32Inst_n_52
    SLICE_X8Y118         FDRE                                         r  tangerineSOCInst/gpoRegister_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.642    15.499    tangerineSOCInst/clk100
    SLICE_X8Y118         FDRE                                         r  tangerineSOCInst/gpoRegister_reg[29]/C
                         clock pessimism              0.070    15.569    
                         clock uncertainty           -0.214    15.354    
    SLICE_X8Y118         FDRE (Setup_fdre_C_CE)      -0.169    15.185    tangerineSOCInst/gpoRegister_reg[29]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  2.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.170%)  route 0.533ns (71.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.621     1.759    tangerineSOCInst/clk50
    SLICE_X10Y117        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.164     1.923 r  tangerineSOCInst/tickTimerCounter_reg[25]/Q
                         net (fo=2, routed)           0.533     2.456    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[25]
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.045     2.501 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[25]_i_1/O
                         net (fo=1, routed)           0.000     2.501    tangerineSOCInst/p_1_in__0[25]
    SLICE_X11Y117        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.891     2.288    tangerineSOCInst/clk100
    SLICE_X11Y117        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[25]/C
                         clock pessimism             -0.178     2.110    
                         clock uncertainty            0.214     2.324    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.092     2.416    tangerineSOCInst/registersDoutForCPU_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.439%)  route 0.608ns (76.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.642     1.780    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X4Y123         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[16]/Q
                         net (fo=2, routed)           0.608     2.529    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]_1[14]
    SLICE_X5Y118         LUT6 (Prop_lut6_I2_O)        0.045     2.574 r  tangerineSOCInst/sdramDMAInst/sdramA[5]_i_1/O
                         net (fo=1, routed)           0.000     2.574    tangerineSOCInst/sdramDMAInst/p_1_in[5]
    SLICE_X5Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.919     2.316    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[5]/C
                         clock pessimism             -0.178     2.138    
                         clock uncertainty            0.214     2.352    
    SLICE_X5Y118         FDCE (Hold_fdce_C_D)         0.091     2.443    tangerineSOCInst/sdramDMAInst/sdramA_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.692%)  route 0.634ns (77.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.621     1.759    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X9Y117         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[15]/Q
                         net (fo=2, routed)           0.634     2.534    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[15]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.045     2.579 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[15]_i_1/O
                         net (fo=1, routed)           0.000     2.579    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[15]_i_1_n_0
    SLICE_X4Y116         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.921     2.318    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y116         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]/C
                         clock pessimism             -0.178     2.140    
                         clock uncertainty            0.214     2.354    
    SLICE_X4Y116         FDCE (Hold_fdce_C_D)         0.092     2.446    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.226ns (27.498%)  route 0.596ns (72.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.625     1.763    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X9Y110         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.128     1.891 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[6]/Q
                         net (fo=2, routed)           0.596     2.487    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[6]
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.098     2.585 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.585    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[6]_i_1_n_0
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.214     2.356    
    SLICE_X4Y113         FDCE (Hold_fdce_C_D)         0.092     2.448    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.556%)  route 0.639ns (77.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.626     1.764    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X11Y107        FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.141     1.905 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[8]/Q
                         net (fo=2, routed)           0.639     2.544    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[8]
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.045     2.589 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[8]_i_1/O
                         net (fo=1, routed)           0.000     2.589    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[8]_i_1_n_0
    SLICE_X4Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.922     2.319    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[8]/C
                         clock pessimism             -0.178     2.141    
                         clock uncertainty            0.214     2.355    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.092     2.447    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.621     1.759    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X9Y117         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[17]/Q
                         net (fo=2, routed)           0.648     2.548    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[17]
    SLICE_X4Y117         LUT5 (Prop_lut5_I0_O)        0.045     2.593 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[17]_i_1/O
                         net (fo=1, routed)           0.000     2.593    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[17]_i_1_n_0
    SLICE_X4Y117         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.920     2.317    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y117         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/C
                         clock pessimism             -0.178     2.139    
                         clock uncertainty            0.214     2.353    
    SLICE_X4Y117         FDCE (Hold_fdce_C_D)         0.091     2.444    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.681%)  route 0.634ns (77.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.642     1.780    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X1Y125         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[17]/Q
                         net (fo=1, routed)           0.634     2.555    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]_1[15]
    SLICE_X4Y114         LUT6 (Prop_lut6_I1_O)        0.045     2.600 r  tangerineSOCInst/sdramDMAInst/sdramA[6]_i_1/O
                         net (fo=1, routed)           0.000     2.600    tangerineSOCInst/sdramDMAInst/p_1_in[6]
    SLICE_X4Y114         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y114         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[6]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.214     2.356    
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.092     2.448    tangerineSOCInst/sdramDMAInst/sdramA_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.209ns (24.798%)  route 0.634ns (75.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.623     1.761    tangerineSOCInst/clk50
    SLICE_X10Y115        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164     1.925 r  tangerineSOCInst/tickTimerCounter_reg[19]/Q
                         net (fo=2, routed)           0.634     2.559    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[19]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.045     2.604 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[19]_i_1/O
                         net (fo=1, routed)           0.000     2.604    tangerineSOCInst/p_1_in__0[19]
    SLICE_X10Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.897     2.294    tangerineSOCInst/clk100
    SLICE_X10Y110        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/C
                         clock pessimism             -0.178     2.116    
                         clock uncertainty            0.214     2.330    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.121     2.451    tangerineSOCInst/registersDoutForCPU_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.870%)  route 0.627ns (77.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.652     1.790    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X7Y111         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[4]/Q
                         net (fo=2, routed)           0.627     2.559    tangerineSOCInst/sdramDMAInst/Q[3]
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.045     2.604 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.604    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[4]_i_1_n_0
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y113         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.214     2.356    
    SLICE_X4Y113         FDCE (Hold_fdce_C_D)         0.092     2.448    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.583%)  route 0.638ns (77.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.642     1.780    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X4Y123         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[15]/Q
                         net (fo=1, routed)           0.638     2.559    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]_1[13]
    SLICE_X4Y114         LUT5 (Prop_lut5_I1_O)        0.045     2.604 r  tangerineSOCInst/sdramDMAInst/sdramA[4]_i_1/O
                         net (fo=1, routed)           0.000     2.604    tangerineSOCInst/sdramDMAInst/p_1_in[4]
    SLICE_X4Y114         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.923     2.320    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y114         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.214     2.356    
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.091     2.447    tangerineSOCInst/sdramDMAInst/sdramA_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.675ns (24.197%)  route 2.115ns (75.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.570ns = ( 13.570 - 8.000 ) 
    Source Clock Delay      (SCD):    5.807ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.752     5.807    dvidInst/clk25
    SLICE_X8Y165         FDRE                                         r  dvidInst/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         FDRE (Prop_fdre_C_Q)         0.518     6.325 r  dvidInst/latched_blue_reg[7]/Q
                         net (fo=1, routed)           2.115     8.439    dvidInst/latched_blue[7]
    SLICE_X6Y166         LUT3 (Prop_lut3_I2_O)        0.157     8.596 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     8.596    dvidInst/shift_blue_0[7]
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.714    13.570    dvidInst/clk125
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism              0.070    13.640    
                         clock uncertainty           -0.225    13.415    
    SLICE_X6Y166         FDRE (Setup_fdre_C_D)        0.118    13.533    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.478ns (22.937%)  route 1.606ns (77.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 13.573 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.834     5.889    dvidInst/clk25
    SLICE_X2Y163         FDRE                                         r  dvidInst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.478     6.367 r  dvidInst/latched_red_reg[8]/Q
                         net (fo=1, routed)           1.606     7.973    dvidInst/latched_red[8]
    SLICE_X3Y164         FDRE                                         r  dvidInst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.717    13.573    dvidInst/clk125
    SLICE_X3Y164         FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.070    13.643    
                         clock uncertainty           -0.225    13.418    
    SLICE_X3Y164         FDRE (Setup_fdre_C_D)       -0.244    13.174    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.518ns (22.291%)  route 1.806ns (77.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    dvidInst/clk25
    SLICE_X8Y160         FDRE                                         r  dvidInst/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  dvidInst/latched_green_reg[9]/Q
                         net (fo=1, routed)           1.806     8.135    dvidInst/latched_green[9]
    SLICE_X5Y160         FDRE                                         r  dvidInst/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X5Y160         FDRE                                         r  dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.070    13.645    
                         clock uncertainty           -0.225    13.420    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.081    13.339    dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.747ns (30.167%)  route 1.729ns (69.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.570ns = ( 13.570 - 8.000 ) 
    Source Clock Delay      (SCD):    5.809ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.754     5.809    dvidInst/clk25
    SLICE_X9Y163         FDRE                                         r  dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDRE (Prop_fdre_C_Q)         0.419     6.228 r  dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.729     7.957    dvidInst/latched_blue[5]
    SLICE_X6Y166         LUT3 (Prop_lut3_I2_O)        0.328     8.285 r  dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     8.285    dvidInst/shift_blue_0[5]
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.714    13.570    dvidInst/clk125
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[5]/C
                         clock pessimism              0.070    13.640    
                         clock uncertainty           -0.225    13.415    
    SLICE_X6Y166         FDRE (Setup_fdre_C_D)        0.118    13.533    dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.478ns (23.803%)  route 1.530ns (76.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 13.573 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.834     5.889    dvidInst/clk25
    SLICE_X2Y163         FDRE                                         r  dvidInst/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.478     6.367 r  dvidInst/latched_red_reg[9]/Q
                         net (fo=1, routed)           1.530     7.897    dvidInst/latched_red[9]
    SLICE_X3Y164         FDRE                                         r  dvidInst/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.717    13.573    dvidInst/clk125
    SLICE_X3Y164         FDRE                                         r  dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.070    13.643    
                         clock uncertainty           -0.225    13.418    
    SLICE_X3Y164         FDRE (Setup_fdre_C_D)       -0.253    13.165    dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.609ns (25.650%)  route 1.765ns (74.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 13.573 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.832     5.887    dvidInst/clk25
    SLICE_X3Y165         FDRE                                         r  dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.765     8.108    dvidInst/latched_red[5]
    SLICE_X2Y164         LUT3 (Prop_lut3_I2_O)        0.153     8.261 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     8.261    dvidInst/shift_red[5]
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.717    13.573    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism              0.070    13.643    
                         clock uncertainty           -0.225    13.418    
    SLICE_X2Y164         FDRE (Setup_fdre_C_D)        0.118    13.536    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.642ns (28.600%)  route 1.603ns (71.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.891ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.836     5.891    dvidInst/clk25
    SLICE_X6Y160         FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         FDRE (Prop_fdre_C_Q)         0.518     6.409 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           1.603     8.011    dvidInst/latched_green[2]
    SLICE_X4Y160         LUT3 (Prop_lut3_I2_O)        0.124     8.135 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     8.135    dvidInst/shift_green_1[2]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.070    13.645    
                         clock uncertainty           -0.225    13.420    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)        0.031    13.451    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.518ns (23.489%)  route 1.687ns (76.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 13.575 - 8.000 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.757     5.812    dvidInst/clk25
    SLICE_X8Y160         FDRE                                         r  dvidInst/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160         FDRE (Prop_fdre_C_Q)         0.518     6.330 r  dvidInst/latched_green_reg[8]/Q
                         net (fo=1, routed)           1.687     8.017    dvidInst/latched_green[8]
    SLICE_X5Y160         FDRE                                         r  dvidInst/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.719    13.575    dvidInst/clk125
    SLICE_X5Y160         FDRE                                         r  dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.070    13.645    
                         clock uncertainty           -0.225    13.420    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.067    13.353    dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.675ns (29.206%)  route 1.636ns (70.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 13.573 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.834     5.889    dvidInst/clk25
    SLICE_X2Y163         FDRE                                         r  dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.518     6.407 r  dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           1.636     8.043    dvidInst/latched_red[7]
    SLICE_X2Y164         LUT3 (Prop_lut3_I2_O)        0.157     8.200 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     8.200    dvidInst/shift_red[7]
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.717    13.573    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.070    13.643    
                         clock uncertainty           -0.225    13.418    
    SLICE_X2Y164         FDRE (Setup_fdre_C_D)        0.118    13.536    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.670ns (29.005%)  route 1.640ns (70.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 13.573 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.834     5.889    dvidInst/clk25
    SLICE_X2Y163         FDRE                                         r  dvidInst/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.518     6.407 r  dvidInst/latched_red_reg[3]/Q
                         net (fo=1, routed)           1.640     8.046    dvidInst/latched_red[3]
    SLICE_X2Y164         LUT3 (Prop_lut3_I2_O)        0.152     8.198 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     8.198    dvidInst/shift_red[3]
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.717    13.573    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism              0.070    13.643    
                         clock uncertainty           -0.225    13.418    
    SLICE_X2Y164         FDRE (Setup_fdre_C_D)        0.118    13.536    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  5.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.264%)  route 0.618ns (74.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.649     1.787    dvidInst/clk25
    SLICE_X2Y165         FDRE                                         r  dvidInst/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDRE (Prop_fdre_C_Q)         0.164     1.951 r  dvidInst/latched_red_reg[6]/Q
                         net (fo=1, routed)           0.618     2.570    dvidInst/latched_red[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I2_O)        0.045     2.615 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.615    dvidInst/shift_red[6]
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.921     2.319    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism             -0.178     2.140    
                         clock uncertainty            0.225     2.366    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.121     2.487    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (25.993%)  route 0.595ns (74.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.651     1.789    dvidInst/clk25
    SLICE_X2Y160         FDRE                                         r  dvidInst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDRE (Prop_fdre_C_Q)         0.164     1.953 r  dvidInst/latched_green_reg[6]/Q
                         net (fo=1, routed)           0.595     2.548    dvidInst/latched_green[6]
    SLICE_X4Y160         LUT3 (Prop_lut3_I2_O)        0.045     2.593 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.593    dvidInst/shift_green_1[6]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.924     2.321    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.368    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.092     2.460    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.226ns (26.909%)  route 0.614ns (73.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.648     1.786    dvidInst/clk25
    SLICE_X4Y163         FDRE                                         r  dvidInst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_fdre_C_Q)         0.128     1.914 r  dvidInst/latched_red_reg[4]/Q
                         net (fo=1, routed)           0.614     2.528    dvidInst/latched_red[4]
    SLICE_X2Y164         LUT3 (Prop_lut3_I2_O)        0.098     2.626 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.626    dvidInst/shift_red[4]
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.921     2.319    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism             -0.178     2.140    
                         clock uncertainty            0.225     2.366    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.121     2.487    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.988%)  route 0.660ns (78.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.647     1.785    dvidInst/clk25
    SLICE_X7Y166         FDRE                                         r  dvidInst/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.141     1.926 r  dvidInst/latched_blue_reg[6]/Q
                         net (fo=1, routed)           0.660     2.586    dvidInst/latched_blue[6]
    SLICE_X6Y166         LUT3 (Prop_lut3_I2_O)        0.045     2.631 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.631    dvidInst/shift_blue_0[6]
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.919     2.316    dvidInst/clk125
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism             -0.178     2.137    
                         clock uncertainty            0.225     2.363    
    SLICE_X6Y166         FDRE (Hold_fdre_C_D)         0.121     2.484    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.632%)  route 0.674ns (78.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.648     1.786    dvidInst/clk25
    SLICE_X5Y163         FDRE                                         r  dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y163         FDRE (Prop_fdre_C_Q)         0.141     1.927 r  dvidInst/latched_red_reg[2]/Q
                         net (fo=1, routed)           0.674     2.601    dvidInst/latched_red[2]
    SLICE_X2Y164         LUT3 (Prop_lut3_I2_O)        0.045     2.646 r  dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.646    dvidInst/shift_red[2]
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.921     2.319    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[2]/C
                         clock pessimism             -0.178     2.140    
                         clock uncertainty            0.225     2.366    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.121     2.487    dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.226ns (26.280%)  route 0.634ns (73.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.647     1.785    dvidInst/clk25
    SLICE_X7Y166         FDRE                                         r  dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.128     1.913 r  dvidInst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.634     2.547    dvidInst/latched_blue[2]
    SLICE_X6Y166         LUT3 (Prop_lut3_I2_O)        0.098     2.645 r  dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.645    dvidInst/shift_blue_0[2]
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.919     2.316    dvidInst/clk125
    SLICE_X6Y166         FDRE                                         r  dvidInst/shift_blue_reg[2]/C
                         clock pessimism             -0.178     2.137    
                         clock uncertainty            0.225     2.363    
    SLICE_X6Y166         FDRE (Hold_fdre_C_D)         0.121     2.484    dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.207ns (23.625%)  route 0.669ns (76.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.623     1.761    dvidInst/clk25
    SLICE_X12Y160        FDRE                                         r  dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.164     1.925 r  dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.669     2.595    dvidInst/latched_green[5]
    SLICE_X4Y160         LUT3 (Prop_lut3_I2_O)        0.043     2.638 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.638    dvidInst/shift_green_1[5]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.924     2.321    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.368    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.107     2.475    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.210ns (24.048%)  route 0.663ns (75.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.649     1.787    dvidInst/clk25
    SLICE_X2Y163         FDRE                                         r  dvidInst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.164     1.951 r  dvidInst/latched_red_reg[1]/Q
                         net (fo=1, routed)           0.663     2.615    dvidInst/latched_red[1]
    SLICE_X2Y164         LUT3 (Prop_lut3_I2_O)        0.046     2.661 r  dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.661    dvidInst/shift_red[1]
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.921     2.319    dvidInst/clk125
    SLICE_X2Y164         FDRE                                         r  dvidInst/shift_red_reg[1]/C
                         clock pessimism             -0.178     2.140    
                         clock uncertainty            0.225     2.366    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.131     2.497    dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.209ns (24.104%)  route 0.658ns (75.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.623     1.761    dvidInst/clk25
    SLICE_X8Y160         FDRE                                         r  dvidInst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160         FDRE (Prop_fdre_C_Q)         0.164     1.925 r  dvidInst/latched_green_reg[4]/Q
                         net (fo=1, routed)           0.658     2.583    dvidInst/latched_green[4]
    SLICE_X4Y160         LUT3 (Prop_lut3_I2_O)        0.045     2.628 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.628    dvidInst/shift_green_1[4]
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.924     2.321    dvidInst/clk125
    SLICE_X4Y160         FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism             -0.178     2.142    
                         clock uncertainty            0.225     2.368    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.092     2.460    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.128ns (16.707%)  route 0.638ns (83.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.647     1.785    dvidInst/clk25
    SLICE_X7Y166         FDRE                                         r  dvidInst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.128     1.913 r  dvidInst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.638     2.552    dvidInst/latched_blue[8]
    SLICE_X5Y166         FDRE                                         r  dvidInst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.919     2.316    dvidInst/clk125
    SLICE_X5Y166         FDRE                                         r  dvidInst/shift_blue_reg[8]/C
                         clock pessimism             -0.178     2.137    
                         clock uncertainty            0.225     2.363    
    SLICE_X5Y166         FDRE (Hold_fdre_C_D)         0.017     2.380    dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.338ns  (logic 1.337ns (21.096%)  route 5.001ns (78.904%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 45.498 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.827    41.837    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X9Y156         LUT6 (Prop_lut6_I0_O)        0.327    42.164 r  tangerineSOCInst/pixelGenInst/vgaBlue[4]_i_1/O
                         net (fo=1, routed)           0.000    42.164    tangerineSOCInst/pixelGenInst_n_22
    SLICE_X9Y156         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.642    45.498    tangerineSOCInst/clk25
    SLICE_X9Y156         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[4]/C
                         clock pessimism              0.070    45.568    
                         clock uncertainty           -0.225    45.343    
    SLICE_X9Y156         FDRE (Setup_fdre_C_D)        0.031    45.374    tangerineSOCInst/vgaBlue_reg[4]
  -------------------------------------------------------------------
                         required time                         45.374    
                         arrival time                         -42.164    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.286ns  (logic 1.337ns (21.268%)  route 4.949ns (78.732%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 45.498 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.776    41.785    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X9Y156         LUT6 (Prop_lut6_I0_O)        0.327    42.112 r  tangerineSOCInst/pixelGenInst/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000    42.112    tangerineSOCInst/pixelGenInst_n_30
    SLICE_X9Y156         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.642    45.498    tangerineSOCInst/clk25
    SLICE_X9Y156         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/C
                         clock pessimism              0.070    45.568    
                         clock uncertainty           -0.225    45.343    
    SLICE_X9Y156         FDRE (Setup_fdre_C_D)        0.031    45.374    tangerineSOCInst/vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         45.374    
                         arrival time                         -42.112    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.327ns  (logic 1.337ns (21.130%)  route 4.990ns (78.870%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.817    41.826    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X10Y155        LUT4 (Prop_lut4_I2_O)        0.327    42.153 r  tangerineSOCInst/pixelGenInst/vgaBlue[7]_i_1/O
                         net (fo=1, routed)           0.000    42.153    tangerineSOCInst/pixelGenInst_n_19
    SLICE_X10Y155        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/clk25
    SLICE_X10Y155        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.079    45.423    tangerineSOCInst/vgaBlue_reg[7]
  -------------------------------------------------------------------
                         required time                         45.423    
                         arrival time                         -42.153    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.323ns  (logic 1.337ns (21.143%)  route 4.986ns (78.857%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.813    41.822    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X10Y155        LUT6 (Prop_lut6_I0_O)        0.327    42.149 r  tangerineSOCInst/pixelGenInst/vgaGreen[3]_i_1/O
                         net (fo=1, routed)           0.000    42.149    tangerineSOCInst/pixelGenInst_n_29
    SLICE_X10Y155        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/clk25
    SLICE_X10Y155        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.079    45.423    tangerineSOCInst/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         45.423    
                         arrival time                         -42.149    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.144ns  (logic 1.337ns (21.760%)  route 4.807ns (78.240%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 45.498 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.634    41.643    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X9Y156         LUT6 (Prop_lut6_I0_O)        0.327    41.970 r  tangerineSOCInst/pixelGenInst/vgaBlue[3]_i_1/O
                         net (fo=1, routed)           0.000    41.970    tangerineSOCInst/pixelGenInst_n_23
    SLICE_X9Y156         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.642    45.498    tangerineSOCInst/clk25
    SLICE_X9Y156         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[3]/C
                         clock pessimism              0.070    45.568    
                         clock uncertainty           -0.225    45.343    
    SLICE_X9Y156         FDRE (Setup_fdre_C_D)        0.029    45.372    tangerineSOCInst/vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         45.372    
                         arrival time                         -41.970    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.264ns  (logic 1.337ns (21.343%)  route 4.927ns (78.657%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 45.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.754    41.763    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X6Y153         LUT6 (Prop_lut6_I5_O)        0.327    42.090 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_1/O
                         net (fo=1, routed)           0.000    42.090    tangerineSOCInst/pixelGenInst_n_32
    SLICE_X6Y153         FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.721    45.577    tangerineSOCInst/clk25
    SLICE_X6Y153         FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/C
                         clock pessimism              0.070    45.647    
                         clock uncertainty           -0.225    45.422    
    SLICE_X6Y153         FDRE (Setup_fdre_C_D)        0.079    45.501    tangerineSOCInst/vgaRed_reg[6]
  -------------------------------------------------------------------
                         required time                         45.501    
                         arrival time                         -42.090    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.260ns  (logic 1.337ns (21.356%)  route 4.923ns (78.644%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 45.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.750    41.759    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X6Y153         LUT6 (Prop_lut6_I0_O)        0.327    42.086 r  tangerineSOCInst/pixelGenInst/vgaRed[5]_i_1/O
                         net (fo=1, routed)           0.000    42.086    tangerineSOCInst/pixelGenInst_n_33
    SLICE_X6Y153         FDRE                                         r  tangerineSOCInst/vgaRed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.721    45.577    tangerineSOCInst/clk25
    SLICE_X6Y153         FDRE                                         r  tangerineSOCInst/vgaRed_reg[5]/C
                         clock pessimism              0.070    45.647    
                         clock uncertainty           -0.225    45.422    
    SLICE_X6Y153         FDRE (Setup_fdre_C_D)        0.079    45.501    tangerineSOCInst/vgaRed_reg[5]
  -------------------------------------------------------------------
                         required time                         45.501    
                         arrival time                         -42.086    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.253ns  (logic 1.337ns (21.380%)  route 4.916ns (78.620%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 45.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.743    41.752    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X6Y154         LUT4 (Prop_lut4_I2_O)        0.327    42.079 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_1/O
                         net (fo=1, routed)           0.000    42.079    tangerineSOCInst/pixelGenInst_n_31
    SLICE_X6Y154         FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.721    45.577    tangerineSOCInst/clk25
    SLICE_X6Y154         FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/C
                         clock pessimism              0.070    45.647    
                         clock uncertainty           -0.225    45.422    
    SLICE_X6Y154         FDRE (Setup_fdre_C_D)        0.077    45.499    tangerineSOCInst/vgaRed_reg[7]
  -------------------------------------------------------------------
                         required time                         45.499    
                         arrival time                         -42.079    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.177ns  (logic 1.337ns (21.643%)  route 4.840ns (78.357%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.667    41.676    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X10Y155        LUT6 (Prop_lut6_I0_O)        0.327    42.003 r  tangerineSOCInst/pixelGenInst/vgaBlue[6]_i_1/O
                         net (fo=1, routed)           0.000    42.003    tangerineSOCInst/pixelGenInst_n_20
    SLICE_X10Y155        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/clk25
    SLICE_X10Y155        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.081    45.425    tangerineSOCInst/vgaBlue_reg[6]
  -------------------------------------------------------------------
                         required time                         45.425    
                         arrival time                         -42.003    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.177ns  (logic 1.337ns (21.645%)  route 4.840ns (78.355%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.826ns = ( 35.826 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.771    35.826    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    36.344 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=8, routed)           2.961    39.305    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X9Y153         LUT6 (Prop_lut6_I5_O)        0.124    39.429 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13/O
                         net (fo=1, routed)           0.405    39.834    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_13_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I0_O)        0.124    39.958 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11/O
                         net (fo=1, routed)           0.403    40.361    tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_11_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I1_O)        0.124    40.485 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_6/O
                         net (fo=2, routed)           0.404    40.890    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]
    SLICE_X9Y152         LUT3 (Prop_lut3_I2_O)        0.120    41.010 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=16, routed)          0.666    41.676    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X10Y154        LUT6 (Prop_lut6_I0_O)        0.327    42.003 r  tangerineSOCInst/pixelGenInst/vgaGreen[5]_i_1/O
                         net (fo=1, routed)           0.000    42.003    tangerineSOCInst/pixelGenInst_n_27
    SLICE_X10Y154        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/clk25
    SLICE_X10Y154        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X10Y154        FDRE (Setup_fdre_C_D)        0.081    45.425    tangerineSOCInst/vgaGreen_reg[5]
  -------------------------------------------------------------------
                         required time                         45.425    
                         arrival time                         -42.003    
  -------------------------------------------------------------------
                         slack                                  3.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.478%)  route 0.680ns (78.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.626     1.764    tangerineSOCInst/clk100
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.141     1.905 r  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.680     2.585    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X1Y112         LUT6 (Prop_lut6_I5_O)        0.045     2.630 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.630    tangerineSOCInst/pixelGenInst/pgState__0[1]
    SLICE_X1Y112         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.925     2.322    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y112         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.178     2.144    
                         clock uncertainty            0.225     2.369    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.091     2.460    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.231ns (20.717%)  route 0.884ns (79.283%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/clk100
    SLICE_X13Y113        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     1.902 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=10, routed)          0.784     2.686    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X9Y152         LUT4 (Prop_lut4_I0_O)        0.045     2.731 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2/O
                         net (fo=16, routed)          0.100     2.831    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2_n_0
    SLICE_X9Y152         LUT4 (Prop_lut4_I0_O)        0.045     2.876 r  tangerineSOCInst/pixelGenInst/vgaGreen[7]_i_1/O
                         net (fo=1, routed)           0.000     2.876    tangerineSOCInst/pixelGenInst_n_25
    SLICE_X9Y152         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.898     2.295    tangerineSOCInst/clk25
    SLICE_X9Y152         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/C
                         clock pessimism             -0.178     2.116    
                         clock uncertainty            0.225     2.342    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.092     2.434    tangerineSOCInst/vgaGreen_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.231ns (19.878%)  route 0.931ns (80.122%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.626     1.764    tangerineSOCInst/clk100
    SLICE_X11Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.141     1.905 r  tangerineSOCInst/vmMode_reg[5]/Q
                         net (fo=6, routed)           0.767     2.672    tangerineSOCInst/pixelGenGfxInst/Q[3]
    SLICE_X11Y152        LUT6 (Prop_lut6_I2_O)        0.045     2.717 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_2/O
                         net (fo=1, routed)           0.164     2.881    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_2_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I0_O)        0.045     2.926 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[2]_i_1/O
                         net (fo=1, routed)           0.000     2.926    tangerineSOCInst/pixelGenGfxInst/pggState__0[2]
    SLICE_X13Y153        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X13Y153        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X13Y153        FDRE (Hold_fdre_C_D)         0.091     2.432    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.209ns (18.760%)  route 0.905ns (81.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.626     1.764    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164     1.928 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.771     2.700    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045     2.745 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.134     2.878    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.927     2.324    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X0Y111         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X0Y111         FDRE (Hold_fdre_C_CE)       -0.039     2.332    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.231ns (18.427%)  route 1.023ns (81.573%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/clk100
    SLICE_X13Y113        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     1.902 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=10, routed)          0.784     2.686    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X9Y152         LUT4 (Prop_lut4_I0_O)        0.045     2.731 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2/O
                         net (fo=16, routed)          0.238     2.970    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2_n_0
    SLICE_X10Y154        LUT6 (Prop_lut6_I5_O)        0.045     3.015 r  tangerineSOCInst/pixelGenInst/vgaGreen[5]_i_1/O
                         net (fo=1, routed)           0.000     3.015    tangerineSOCInst/pixelGenInst_n_27
    SLICE_X10Y154        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/clk25
    SLICE_X10Y154        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.121     2.462    tangerineSOCInst/vgaGreen_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.636%)  route 0.912ns (81.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.626     1.764    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164     1.928 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.771     2.700    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045     2.745 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.141     2.886    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.925     2.322    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X0Y112         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/C
                         clock pessimism             -0.178     2.144    
                         clock uncertainty            0.225     2.369    
    SLICE_X0Y112         FDRE (Hold_fdre_C_CE)       -0.039     2.330    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.636%)  route 0.912ns (81.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.626     1.764    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164     1.928 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.771     2.700    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045     2.745 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.141     2.886    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.925     2.322    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X0Y112         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/C
                         clock pessimism             -0.178     2.144    
                         clock uncertainty            0.225     2.369    
    SLICE_X0Y112         FDRE (Hold_fdre_C_CE)       -0.039     2.330    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.636%)  route 0.912ns (81.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.626     1.764    tangerineSOCInst/clk100
    SLICE_X10Y108        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164     1.928 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.771     2.700    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[2]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045     2.745 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.141     2.886    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.925     2.322    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X0Y112         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                         clock pessimism             -0.178     2.144    
                         clock uncertainty            0.225     2.369    
    SLICE_X0Y112         FDRE (Hold_fdre_C_CE)       -0.039     2.330    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.231ns (18.398%)  route 1.025ns (81.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/clk100
    SLICE_X13Y113        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     1.902 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=10, routed)          0.784     2.686    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X9Y152         LUT4 (Prop_lut4_I0_O)        0.045     2.731 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2/O
                         net (fo=16, routed)          0.240     2.972    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2_n_0
    SLICE_X10Y154        LUT6 (Prop_lut6_I5_O)        0.045     3.017 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_1/O
                         net (fo=1, routed)           0.000     3.017    tangerineSOCInst/pixelGenInst_n_28
    SLICE_X10Y154        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/clk25
    SLICE_X10Y154        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[4]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.120     2.461    tangerineSOCInst/vgaGreen_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.231ns (18.126%)  route 1.043ns (81.874%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/clk100
    SLICE_X13Y113        FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     1.902 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=10, routed)          0.784     2.686    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X9Y152         LUT4 (Prop_lut4_I0_O)        0.045     2.731 f  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2/O
                         net (fo=16, routed)          0.259     2.991    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2_n_0
    SLICE_X10Y155        LUT4 (Prop_lut4_I0_O)        0.045     3.036 r  tangerineSOCInst/pixelGenInst/vgaBlue[7]_i_1/O
                         net (fo=1, routed)           0.000     3.036    tangerineSOCInst/pixelGenInst_n_19
    SLICE_X10Y155        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/clk25
    SLICE_X10Y155        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X10Y155        FDRE (Hold_fdre_C_D)         0.121     2.462    tangerineSOCInst/vgaBlue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.574    





---------------------------------------------------------------------------------------------------
From Clock:  clk25ps_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       20.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.593ns  (logic 2.454ns (68.304%)  route 1.139ns (31.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 45.498 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           1.139    29.449    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[21]
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.642    45.498    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]/C
                         clock pessimism              0.070    45.568    
                         clock uncertainty           -0.225    45.343    
    SLICE_X8Y154         FDRE (Setup_fdre_C_D)       -0.028    45.315    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]
  -------------------------------------------------------------------
                         required time                         45.315    
                         arrival time                         -29.449    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.573ns  (logic 2.454ns (68.683%)  route 1.119ns (31.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.119    29.429    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[0]
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)       -0.047    45.297    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]
  -------------------------------------------------------------------
                         required time                         45.297    
                         arrival time                         -29.429    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.964ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.462ns  (logic 2.454ns (70.884%)  route 1.008ns (29.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[28]
                         net (fo=1, routed)           1.008    29.318    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[28]
    SLICE_X9Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X9Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[28]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X9Y151         FDRE (Setup_fdre_C_D)       -0.062    45.282    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[28]
  -------------------------------------------------------------------
                         required time                         45.282    
                         arrival time                         -29.318    
  -------------------------------------------------------------------
                         slack                                 15.964    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.414ns  (logic 2.454ns (71.887%)  route 0.960ns (28.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           0.960    29.270    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[30]
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[30]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)       -0.030    45.314    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[30]
  -------------------------------------------------------------------
                         required time                         45.314    
                         arrival time                         -29.270    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.278ns  (logic 2.454ns (74.864%)  route 0.824ns (25.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           0.824    29.134    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[12]
    SLICE_X9Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X9Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[12]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X9Y151         FDRE (Setup_fdre_C_D)       -0.093    45.251    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[12]
  -------------------------------------------------------------------
                         required time                         45.251    
                         arrival time                         -29.134    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.138ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.337ns  (logic 2.454ns (73.536%)  route 0.883ns (26.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.883    29.193    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[6]
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[6]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)       -0.013    45.331    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[6]
  -------------------------------------------------------------------
                         required time                         45.331    
                         arrival time                         -29.193    
  -------------------------------------------------------------------
                         slack                                 16.138    

Slack (MET) :             16.141ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.281ns  (logic 2.454ns (74.794%)  route 0.827ns (25.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 45.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           0.827    29.137    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[23]
    SLICE_X11Y152        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.644    45.500    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X11Y152        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[23]/C
                         clock pessimism              0.070    45.570    
                         clock uncertainty           -0.225    45.345    
    SLICE_X11Y152        FDRE (Setup_fdre_C_D)       -0.067    45.278    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[23]
  -------------------------------------------------------------------
                         required time                         45.278    
                         arrival time                         -29.137    
  -------------------------------------------------------------------
                         slack                                 16.141    

Slack (MET) :             16.152ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 2.454ns (74.529%)  route 0.839ns (25.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=1, routed)           0.839    29.149    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[16]
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)       -0.043    45.301    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]
  -------------------------------------------------------------------
                         required time                         45.301    
                         arrival time                         -29.149    
  -------------------------------------------------------------------
                         slack                                 16.152    

Slack (MET) :             16.175ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.267ns  (logic 2.454ns (75.109%)  route 0.813ns (24.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 45.498 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.813    29.123    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[1]
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.642    45.498    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/C
                         clock pessimism              0.070    45.568    
                         clock uncertainty           -0.225    45.343    
    SLICE_X8Y153         FDRE (Setup_fdre_C_D)       -0.045    45.298    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]
  -------------------------------------------------------------------
                         required time                         45.298    
                         arrival time                         -29.123    
  -------------------------------------------------------------------
                         slack                                 16.175    

Slack (MET) :             16.176ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.267ns  (logic 2.454ns (75.120%)  route 0.813ns (24.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 45.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.856ns = ( 25.856 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    26.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.900    21.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.697    23.959    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.801    25.856    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454    28.310 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[18]
                         net (fo=1, routed)           0.813    29.123    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[18]
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.643    45.499    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]/C
                         clock pessimism              0.070    45.569    
                         clock uncertainty           -0.225    45.344    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)       -0.045    45.299    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[18]
  -------------------------------------------------------------------
                         required time                         45.299    
                         arrival time                         -29.123    
  -------------------------------------------------------------------
                         slack                                 16.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.157ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.142%)  route 0.183ns (23.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.183    22.574    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[4]
    SLICE_X9Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.898     2.295    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X9Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]/C
                         clock pessimism             -0.178     2.116    
                         clock uncertainty            0.225     2.342    
    SLICE_X9Y151         FDRE (Hold_fdre_C_D)         0.076     2.418    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                          22.574    
  -------------------------------------------------------------------
                         slack                                 20.157    

Slack (MET) :             20.170ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.142%)  route 0.183ns (23.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.183    22.574    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[22]
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.898     2.295    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[22]/C
                         clock pessimism             -0.178     2.116    
                         clock uncertainty            0.225     2.342    
    SLICE_X8Y151         FDRE (Hold_fdre_C_D)         0.063     2.405    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                          22.574    
  -------------------------------------------------------------------
                         slack                                 20.170    

Slack (MET) :             20.170ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.066%)  route 0.184ns (23.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           0.184    22.575    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[9]
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[9]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X8Y153         FDRE (Hold_fdre_C_D)         0.064     2.405    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                          22.575    
  -------------------------------------------------------------------
                         slack                                 20.170    

Slack (MET) :             20.171ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.770ns  (logic 0.585ns (75.967%)  route 0.185ns (24.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.185    22.576    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[5]
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X8Y153         FDRE (Hold_fdre_C_D)         0.064     2.405    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                          22.576    
  -------------------------------------------------------------------
                         slack                                 20.171    

Slack (MET) :             20.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.767ns  (logic 0.585ns (76.241%)  route 0.182ns (23.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.182    22.573    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[2]
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.898     2.295    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/C
                         clock pessimism             -0.178     2.116    
                         clock uncertainty            0.225     2.342    
    SLICE_X8Y151         FDRE (Hold_fdre_C_D)         0.060     2.402    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                          22.573    
  -------------------------------------------------------------------
                         slack                                 20.172    

Slack (MET) :             20.173ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.767ns  (logic 0.585ns (76.241%)  route 0.182ns (23.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.182    22.573    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[25]
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X8Y153         FDRE (Hold_fdre_C_D)         0.060     2.401    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                          22.573    
  -------------------------------------------------------------------
                         slack                                 20.173    

Slack (MET) :             20.181ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.066%)  route 0.184ns (23.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.184    22.575    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[29]
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X8Y154         FDRE (Hold_fdre_C_D)         0.053     2.394    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                          22.575    
  -------------------------------------------------------------------
                         slack                                 20.181    

Slack (MET) :             20.210ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.820ns  (logic 0.585ns (71.309%)  route 0.235ns (28.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.235    22.626    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[13]
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X8Y154         FDRE (Hold_fdre_C_D)         0.076     2.417    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                          22.626    
  -------------------------------------------------------------------
                         slack                                 20.210    

Slack (MET) :             20.210ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.821ns  (logic 0.585ns (71.245%)  route 0.236ns (28.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           0.236    22.627    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[15]
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
                         clock pessimism             -0.178     2.115    
                         clock uncertainty            0.225     2.341    
    SLICE_X8Y153         FDRE (Hold_fdre_C_D)         0.076     2.417    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                          22.627    
  -------------------------------------------------------------------
                         slack                                 20.210    

Slack (MET) :             20.211ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25ps_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.585ns (70.913%)  route 0.240ns (29.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.806ns = ( 21.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    20.270 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    21.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    21.139 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    21.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.683    20.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.912    21.113    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.139 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.667    21.806    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    22.391 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.240    22.631    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[8]
    SLICE_X9Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.898     2.295    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X9Y151         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/C
                         clock pessimism             -0.178     2.116    
                         clock uncertainty            0.225     2.342    
    SLICE_X9Y151         FDRE (Hold_fdre_C_D)         0.078     2.420    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                          22.631    
  -------------------------------------------------------------------
                         slack                                 20.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25ps_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       19.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.433ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.478ns (34.136%)  route 0.922ns (65.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.760     5.815    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.478     6.293 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[6]/Q
                         net (fo=1, routed)           0.922     7.215    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.684    25.540    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.070    25.610    
                         clock uncertainty           -0.225    25.385    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.738    24.647    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.647    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 17.433    

Slack (MET) :             17.695ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.518ns (39.576%)  route 0.791ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.816ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.761     5.816    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X12Y152        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y152        FDRE (Prop_fdre_C_Q)         0.518     6.334 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[8]/Q
                         net (fo=2, routed)           0.791     7.124    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.684    25.540    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.070    25.610    
                         clock uncertainty           -0.225    25.385    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    24.819    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.819    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 17.695    

Slack (MET) :             17.700ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.478ns (42.265%)  route 0.653ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.760     5.815    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.478     6.293 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[7]/Q
                         net (fo=1, routed)           0.653     6.945    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.684    25.540    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.070    25.610    
                         clock uncertainty           -0.225    25.385    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.740    24.645    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.645    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                 17.700    

Slack (MET) :             17.711ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.478ns (42.813%)  route 0.638ns (57.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.760     5.815    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.478     6.293 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[5]/Q
                         net (fo=1, routed)           0.638     6.931    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.684    25.540    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.070    25.610    
                         clock uncertainty           -0.225    25.385    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.743    24.642    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                 17.711    

Slack (MET) :             17.748ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.518ns (41.233%)  route 0.738ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.760     5.815    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.518     6.333 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[2]/Q
                         net (fo=1, routed)           0.738     7.071    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.684    25.540    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.070    25.610    
                         clock uncertainty           -0.225    25.385    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    24.819    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.819    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                 17.748    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.518ns (44.377%)  route 0.649ns (55.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.760     5.815    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.518     6.333 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[0]/Q
                         net (fo=1, routed)           0.649     6.982    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.684    25.540    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.070    25.610    
                         clock uncertainty           -0.225    25.385    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    24.819    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.819    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                 17.838    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.518ns (44.377%)  route 0.649ns (55.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.760     5.815    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.518     6.333 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[3]/Q
                         net (fo=1, routed)           0.649     6.982    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.684    25.540    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.070    25.610    
                         clock uncertainty           -0.225    25.385    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    24.819    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.819    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                 17.838    

Slack (MET) :             17.892ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.478ns (50.735%)  route 0.464ns (49.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.760     5.815    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.478     6.293 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[4]/Q
                         net (fo=1, routed)           0.464     6.757    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.684    25.540    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.070    25.610    
                         clock uncertainty           -0.225    25.385    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.737    24.648    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 17.892    

Slack (MET) :             17.905ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.518ns (47.109%)  route 0.582ns (52.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 25.540 - 20.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.760     5.815    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.518     6.333 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[1]/Q
                         net (fo=1, routed)           0.582     6.914    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.684    25.540    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.070    25.610    
                         clock uncertainty           -0.225    25.385    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    24.819    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.819    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 17.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.561ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.804%)  route 0.162ns (52.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 41.764 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    40.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    41.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    41.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    40.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    41.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.626    41.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.148    41.912 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[4]/Q
                         net (fo=1, routed)           0.162    42.074    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458    20.458 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910    21.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    21.397 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022    22.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.040    20.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.989    21.368    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    21.397 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.939    22.336    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.178    22.158    
                         clock uncertainty            0.225    22.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    22.513    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -22.513    
                         arrival time                          42.074    
  -------------------------------------------------------------------
                         slack                                 19.561    

Slack (MET) :             19.573ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 41.764 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    40.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    41.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    41.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    40.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    41.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.626    41.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.164    41.928 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[1]/Q
                         net (fo=1, routed)           0.211    42.139    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458    20.458 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910    21.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    21.397 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022    22.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.040    20.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.989    21.368    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    21.397 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.939    22.336    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.178    22.158    
                         clock uncertainty            0.225    22.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    22.566    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -22.566    
                         arrival time                          42.139    
  -------------------------------------------------------------------
                         slack                                 19.573    

Slack (MET) :             19.581ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 41.764 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    40.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    41.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    41.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    40.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    41.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.626    41.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.164    41.928 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[0]/Q
                         net (fo=1, routed)           0.219    42.147    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458    20.458 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910    21.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    21.397 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022    22.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.040    20.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.989    21.368    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    21.397 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.939    22.336    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.178    22.158    
                         clock uncertainty            0.225    22.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    22.566    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -22.566    
                         arrival time                          42.147    
  -------------------------------------------------------------------
                         slack                                 19.581    

Slack (MET) :             19.581ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 41.764 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    40.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    41.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    41.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    40.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    41.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.626    41.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.164    41.928 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[3]/Q
                         net (fo=1, routed)           0.219    42.147    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458    20.458 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910    21.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    21.397 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022    22.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.040    20.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.989    21.368    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    21.397 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.939    22.336    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.178    22.158    
                         clock uncertainty            0.225    22.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    22.566    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -22.566    
                         arrival time                          42.147    
  -------------------------------------------------------------------
                         slack                                 19.581    

Slack (MET) :             19.622ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.957%)  route 0.222ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 41.764 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    40.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    41.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    41.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    40.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    41.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.626    41.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.148    41.912 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[7]/Q
                         net (fo=1, routed)           0.222    42.135    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458    20.458 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910    21.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    21.397 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022    22.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.040    20.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.989    21.368    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    21.397 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.939    22.336    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.178    22.158    
                         clock uncertainty            0.225    22.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    22.513    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -22.513    
                         arrival time                          42.135    
  -------------------------------------------------------------------
                         slack                                 19.622    

Slack (MET) :             19.625ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.735%)  route 0.224ns (60.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 41.764 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    40.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    41.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    41.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    40.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    41.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.626    41.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.148    41.912 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[5]/Q
                         net (fo=1, routed)           0.224    42.137    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458    20.458 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910    21.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    21.397 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022    22.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.040    20.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.989    21.368    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    21.397 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.939    22.336    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.178    22.158    
                         clock uncertainty            0.225    22.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129    22.512    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -22.512    
                         arrival time                          42.137    
  -------------------------------------------------------------------
                         slack                                 19.625    

Slack (MET) :             19.626ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.343%)  route 0.264ns (61.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 41.764 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    40.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    41.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    41.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    40.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    41.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.626    41.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.164    41.928 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[2]/Q
                         net (fo=1, routed)           0.264    42.192    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458    20.458 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910    21.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    21.397 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022    22.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.040    20.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.989    21.368    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    21.397 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.939    22.336    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.178    22.158    
                         clock uncertainty            0.225    22.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    22.566    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -22.566    
                         arrival time                          42.192    
  -------------------------------------------------------------------
                         slack                                 19.626    

Slack (MET) :             19.659ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.583%)  route 0.297ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 41.764 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    40.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    41.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    41.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    40.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    41.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.626    41.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X12Y152        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y152        FDRE (Prop_fdre_C_Q)         0.164    41.928 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[8]/Q
                         net (fo=2, routed)           0.297    42.225    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458    20.458 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910    21.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    21.397 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022    22.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.040    20.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.989    21.368    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    21.397 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.939    22.336    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.178    22.158    
                         clock uncertainty            0.225    22.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    22.566    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -22.566    
                         arrival time                          42.225    
  -------------------------------------------------------------------
                         slack                                 19.659    

Slack (MET) :             19.863ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25ps_clk_wiz_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             clk25ps_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk25ps_clk_wiz_0 rise@20.000ns - clk25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        0.611ns  (logic 0.148ns (24.212%)  route 0.463ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 41.764 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270    40.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843    41.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745    41.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    40.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    41.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    41.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.626    41.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y152         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.148    41.912 r  tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA_reg[6]/Q
                         net (fo=1, routed)           0.463    42.376    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk25ps_clk_wiz_0 rise edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458    20.458 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910    21.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    21.397 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022    22.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.040    20.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.989    21.368    clk_wiz_0Inst/inst/clk25ps_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    21.397 r  clk_wiz_0Inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.939    22.336    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.178    22.158    
                         clock uncertainty            0.225    22.383    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130    22.513    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -22.513    
                         arrival time                          42.376    
  -------------------------------------------------------------------
                         slack                                 19.863    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/is_alu_reg_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.979ns  (logic 0.952ns (19.119%)  route 4.027ns (80.881%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    5.818ns = ( 15.818 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.763    15.818    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y116         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDCE (Prop_fdce_C_Q)         0.456    16.274 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[0]/Q
                         net (fo=1, routed)           1.018    17.292    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I1_O)        0.124    17.416 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_3/O
                         net (fo=1, routed)           0.667    18.083    tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_3_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I0_O)        0.124    18.207 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_2/O
                         net (fo=4, routed)           1.274    19.481    tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_2_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_4/O
                         net (fo=9, routed)           1.069    20.673    tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_4_n_0
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124    20.797 r  tangerineSOCInst/picorv32Inst/is_alu_reg_reg_i_1/O
                         net (fo=1, routed)           0.000    20.797    tangerineSOCInst/picorv32Inst/is_alu_reg_reg_i_1_n_0
    SLICE_X1Y120         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_alu_reg_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X1Y120         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_alu_reg_reg_reg/C
                         clock pessimism              0.070    25.648    
                         clock uncertainty           -0.214    25.433    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.031    25.464    tangerineSOCInst/picorv32Inst/is_alu_reg_reg_reg
  -------------------------------------------------------------------
                         required time                         25.464    
                         arrival time                         -20.797    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/instr_lui_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.977ns  (logic 0.952ns (19.127%)  route 4.025ns (80.873%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    5.818ns = ( 15.818 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.763    15.818    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y116         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDCE (Prop_fdce_C_Q)         0.456    16.274 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[0]/Q
                         net (fo=1, routed)           1.018    17.292    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I1_O)        0.124    17.416 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_3/O
                         net (fo=1, routed)           0.667    18.083    tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_3_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I0_O)        0.124    18.207 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_2/O
                         net (fo=4, routed)           1.274    19.481    tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_2_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I2_O)        0.124    19.605 r  tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_4/O
                         net (fo=9, routed)           1.067    20.671    tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_4_n_0
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124    20.795 r  tangerineSOCInst/picorv32Inst/instr_lui_i_1/O
                         net (fo=1, routed)           0.000    20.795    tangerineSOCInst/picorv32Inst/instr_lui_i_1_n_0
    SLICE_X1Y120         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_lui_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X1Y120         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_lui_reg/C
                         clock pessimism              0.070    25.648    
                         clock uncertainty           -0.214    25.433    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.029    25.462    tangerineSOCInst/picorv32Inst/instr_lui_reg
  -------------------------------------------------------------------
                         required time                         25.462    
                         arrival time                         -20.795    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.968ns  (logic 1.304ns (26.245%)  route 3.664ns (73.755%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 15.819 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.764    15.819    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDCE (Prop_fdce_C_Q)         0.456    16.275 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/Q
                         net (fo=2, routed)           0.964    17.239    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[7]
    SLICE_X11Y114        LUT5 (Prop_lut5_I0_O)        0.150    17.389 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_38/O
                         net (fo=1, routed)           0.436    17.826    tangerineSOCInst/picorv32Inst/reg_out[31]_i_38_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.326    18.152 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_25/O
                         net (fo=2, routed)           0.443    18.595    tangerineSOCInst/picorv32Inst/reg_out[31]_i_25_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.124    18.719 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_14/O
                         net (fo=1, routed)           0.592    19.311    tangerineSOCInst/picorv32Inst/reg_out[31]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124    19.435 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.228    20.663    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.124    20.787 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[30]_i_1/O
                         net (fo=1, routed)           0.000    20.787    tangerineSOCInst/picorv32Inst/reg_out[30]
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[30]/C
                         clock pessimism              0.070    25.648    
                         clock uncertainty           -0.214    25.433    
    SLICE_X7Y131         FDRE (Setup_fdre_C_D)        0.031    25.464    tangerineSOCInst/picorv32Inst/reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         25.464    
                         arrival time                         -20.787    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.937ns  (logic 1.304ns (26.413%)  route 3.633ns (73.587%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 15.819 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.764    15.819    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDCE (Prop_fdce_C_Q)         0.456    16.275 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/Q
                         net (fo=2, routed)           0.964    17.239    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[7]
    SLICE_X11Y114        LUT5 (Prop_lut5_I0_O)        0.150    17.389 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_38/O
                         net (fo=1, routed)           0.436    17.826    tangerineSOCInst/picorv32Inst/reg_out[31]_i_38_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.326    18.152 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_25/O
                         net (fo=2, routed)           0.443    18.595    tangerineSOCInst/picorv32Inst/reg_out[31]_i_25_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.124    18.719 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_14/O
                         net (fo=1, routed)           0.592    19.311    tangerineSOCInst/picorv32Inst/reg_out[31]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124    19.435 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.197    20.632    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.124    20.756 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[24]_i_1/O
                         net (fo=1, routed)           0.000    20.756    tangerineSOCInst/picorv32Inst/reg_out[24]
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[24]/C
                         clock pessimism              0.070    25.648    
                         clock uncertainty           -0.214    25.433    
    SLICE_X7Y131         FDRE (Setup_fdre_C_D)        0.029    25.462    tangerineSOCInst/picorv32Inst/reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                         25.462    
                         arrival time                         -20.756    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/instr_auipc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.908ns  (logic 1.320ns (26.894%)  route 3.588ns (73.106%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 15.820 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.765    15.820    tangerineSOCInst/UARTInst/clk100
    SLICE_X15Y115        FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.419    16.239 f  tangerineSOCInst/UARTInst/dout_reg[3]/Q
                         net (fo=1, routed)           0.433    16.672    tangerineSOCInst/picorv32Inst/dout[3]
    SLICE_X15Y115        LUT6 (Prop_lut6_I0_O)        0.299    16.971 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_4/O
                         net (fo=1, routed)           1.011    17.982    tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_4_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    18.106 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_2/O
                         net (fo=3, routed)           1.051    19.157    tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_2_n_0
    SLICE_X2Y119         LUT3 (Prop_lut3_I2_O)        0.150    19.307 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_1/O
                         net (fo=10, routed)          1.093    20.400    tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_1_n_0
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.328    20.728 r  tangerineSOCInst/picorv32Inst/instr_auipc_i_1/O
                         net (fo=1, routed)           0.000    20.728    tangerineSOCInst/picorv32Inst/instr_auipc_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_auipc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X0Y120         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_auipc_reg/C
                         clock pessimism              0.070    25.648    
                         clock uncertainty           -0.214    25.433    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.029    25.462    tangerineSOCInst/picorv32Inst/instr_auipc_reg
  -------------------------------------------------------------------
                         required time                         25.462    
                         arrival time                         -20.728    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/instr_jalr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.904ns  (logic 1.320ns (26.916%)  route 3.584ns (73.084%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 15.820 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.765    15.820    tangerineSOCInst/UARTInst/clk100
    SLICE_X15Y115        FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.419    16.239 f  tangerineSOCInst/UARTInst/dout_reg[3]/Q
                         net (fo=1, routed)           0.433    16.672    tangerineSOCInst/picorv32Inst/dout[3]
    SLICE_X15Y115        LUT6 (Prop_lut6_I0_O)        0.299    16.971 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_4/O
                         net (fo=1, routed)           1.011    17.982    tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_4_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    18.106 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_2/O
                         net (fo=3, routed)           1.051    19.157    tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_2_n_0
    SLICE_X2Y119         LUT3 (Prop_lut3_I2_O)        0.150    19.307 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_1/O
                         net (fo=10, routed)          1.089    20.396    tangerineSOCInst/picorv32Inst/mem_rdata_q[3]_i_1_n_0
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.328    20.724 r  tangerineSOCInst/picorv32Inst/instr_jalr_i_1/O
                         net (fo=1, routed)           0.000    20.724    tangerineSOCInst/picorv32Inst/instr_jalr0
    SLICE_X2Y120         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X2Y120         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jalr_reg/C
                         clock pessimism              0.070    25.648    
                         clock uncertainty           -0.214    25.433    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)        0.077    25.510    tangerineSOCInst/picorv32Inst/instr_jalr_reg
  -------------------------------------------------------------------
                         required time                         25.510    
                         arrival time                         -20.724    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.266ns  (logic 1.014ns (23.769%)  route 3.252ns (76.231%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 25.589 - 20.000 ) 
    Source Clock Delay      (SCD):    5.893ns = ( 15.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.838    15.893    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y119         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDCE (Prop_fdce_C_Q)         0.518    16.411 r  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/Q
                         net (fo=2, routed)           0.459    16.870    tangerineSOCInst/picorv32Inst/pcpi_mul/ch0Ready
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.124    16.994 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_4/O
                         net (fo=4, routed)           0.658    17.652    tangerineSOCInst/picorv32Inst/pcpi_mul/ch0Ready_reg
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    17.776 f  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_45/O
                         net (fo=2, routed)           0.529    18.305    tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_45_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I2_O)        0.124    18.429 f  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=1, routed)           0.407    18.836    tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_20_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124    18.960 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          1.199    20.159    tangerineSOCInst/picorv32Inst/pcpi_mul/E[0]
    DSP48_X1Y53          DSP48E1                                      r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.733    25.589    tangerineSOCInst/picorv32Inst/pcpi_mul/clk50
    DSP48_X1Y53          DSP48E1                                      r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CLK
                         clock pessimism              0.070    25.659    
                         clock uncertainty           -0.214    25.445    
    DSP48_X1Y53          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    24.948    tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0
  -------------------------------------------------------------------
                         required time                         24.948    
                         arrival time                         -20.159    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.856ns  (logic 1.304ns (26.851%)  route 3.552ns (73.149%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 25.578 - 20.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 15.819 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.764    15.819    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDCE (Prop_fdce_C_Q)         0.456    16.275 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/Q
                         net (fo=2, routed)           0.964    17.239    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[7]
    SLICE_X11Y114        LUT5 (Prop_lut5_I0_O)        0.150    17.389 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_38/O
                         net (fo=1, routed)           0.436    17.826    tangerineSOCInst/picorv32Inst/reg_out[31]_i_38_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.326    18.152 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_25/O
                         net (fo=2, routed)           0.443    18.595    tangerineSOCInst/picorv32Inst/reg_out[31]_i_25_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.124    18.719 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_14/O
                         net (fo=1, routed)           0.592    19.311    tangerineSOCInst/picorv32Inst/reg_out[31]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124    19.435 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.116    20.551    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.124    20.675 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[25]_i_1/O
                         net (fo=1, routed)           0.000    20.675    tangerineSOCInst/picorv32Inst/reg_out[25]
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.721    25.578    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X7Y131         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[25]/C
                         clock pessimism              0.070    25.648    
                         clock uncertainty           -0.214    25.433    
    SLICE_X7Y131         FDRE (Setup_fdre_C_D)        0.031    25.464    tangerineSOCInst/picorv32Inst/reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                         25.464    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.773ns  (logic 1.304ns (27.322%)  route 3.469ns (72.678%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns = ( 25.497 - 20.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 15.819 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.764    15.819    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDCE (Prop_fdce_C_Q)         0.456    16.275 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/Q
                         net (fo=2, routed)           0.964    17.239    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[7]
    SLICE_X11Y114        LUT5 (Prop_lut5_I0_O)        0.150    17.389 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_38/O
                         net (fo=1, routed)           0.436    17.826    tangerineSOCInst/picorv32Inst/reg_out[31]_i_38_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.326    18.152 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_25/O
                         net (fo=2, routed)           0.443    18.595    tangerineSOCInst/picorv32Inst/reg_out[31]_i_25_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.124    18.719 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_14/O
                         net (fo=1, routed)           0.592    19.311    tangerineSOCInst/picorv32Inst/reg_out[31]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124    19.435 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.032    20.468    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    20.592 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    20.592    tangerineSOCInst/picorv32Inst/reg_out[29]
    SLICE_X9Y128         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.640    25.497    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X9Y128         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/C
                         clock pessimism              0.070    25.567    
                         clock uncertainty           -0.214    25.352    
    SLICE_X9Y128         FDRE (Setup_fdre_C_D)        0.031    25.383    tangerineSOCInst/picorv32Inst/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -20.592    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.842ns  (logic 1.304ns (26.930%)  route 3.538ns (73.070%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 25.577 - 20.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 15.819 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.764    15.819    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDCE (Prop_fdce_C_Q)         0.456    16.275 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/Q
                         net (fo=2, routed)           0.964    17.239    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[7]
    SLICE_X11Y114        LUT5 (Prop_lut5_I0_O)        0.150    17.389 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_38/O
                         net (fo=1, routed)           0.436    17.826    tangerineSOCInst/picorv32Inst/reg_out[31]_i_38_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.326    18.152 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_25/O
                         net (fo=2, routed)           0.443    18.595    tangerineSOCInst/picorv32Inst/reg_out[31]_i_25_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.124    18.719 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_14/O
                         net (fo=1, routed)           0.592    19.311    tangerineSOCInst/picorv32Inst/reg_out[31]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124    19.435 f  tangerineSOCInst/picorv32Inst/reg_out[31]_i_5/O
                         net (fo=24, routed)          1.102    20.537    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[8]_0
    SLICE_X4Y129         LUT6 (Prop_lut6_I0_O)        0.124    20.661 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[20]_i_1/O
                         net (fo=1, routed)           0.000    20.661    tangerineSOCInst/picorv32Inst/reg_out[20]
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.720    25.577    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X4Y129         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[20]/C
                         clock pessimism              0.070    25.647    
                         clock uncertainty           -0.214    25.432    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)        0.029    25.461    tangerineSOCInst/picorv32Inst/reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                         25.461    
                         arrival time                         -20.661    
  -------------------------------------------------------------------
                         slack                                  4.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.231ns (28.124%)  route 0.590ns (71.876%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.622     1.760    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y116         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDCE (Prop_fdce_C_Q)         0.141     1.901 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/Q
                         net (fo=1, routed)           0.198     2.099    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[15]
    SLICE_X11Y116        LUT5 (Prop_lut5_I4_O)        0.045     2.144 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=2, routed)           0.094     2.238    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.045     2.283 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=6, routed)           0.298     2.582    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X7Y121         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.916     2.313    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X7Y121         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[15]/C
                         clock pessimism             -0.178     2.135    
                         clock uncertainty            0.214     2.349    
    SLICE_X7Y121         FDRE (Hold_fdre_C_D)         0.066     2.415    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.276ns (32.407%)  route 0.576ns (67.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/clk100
    SLICE_X9Y115         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.902 r  tangerineSOCInst/registersDoutForCPU_reg[18]/Q
                         net (fo=1, routed)           0.195     2.098    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X9Y115         LUT5 (Prop_lut5_I0_O)        0.045     2.143 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[18]_i_1/O
                         net (fo=5, routed)           0.291     2.434    tangerineSOCInst/picorv32Inst/mem_rdata_q[18]_i_1_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.479 f  tangerineSOCInst/picorv32Inst/reg_out[2]_i_5/O
                         net (fo=1, routed)           0.089     2.568    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[2]_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I5_O)        0.045     2.613 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.613    tangerineSOCInst/picorv32Inst/reg_out[2]
    SLICE_X12Y121        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.887     2.284    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X12Y121        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[2]/C
                         clock pessimism             -0.178     2.106    
                         clock uncertainty            0.214     2.320    
    SLICE_X12Y121        FDRE (Hold_fdre_C_D)         0.121     2.441    tangerineSOCInst/picorv32Inst/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.292ns (33.941%)  route 0.568ns (66.059%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.649     1.787    tangerineSOCInst/UARTInst/clk100
    SLICE_X7Y116         FDRE                                         r  tangerineSOCInst/UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.928 f  tangerineSOCInst/UARTInst/ready_reg/Q
                         net (fo=9, routed)           0.294     2.222    tangerineSOCInst/picorv32Inst/ready
    SLICE_X7Y116         LUT5 (Prop_lut5_I1_O)        0.044     2.266 f  tangerineSOCInst/picorv32Inst/mem_valid_i_2/O
                         net (fo=1, routed)           0.274     2.541    tangerineSOCInst/picorv32Inst/mem_valid_i_2_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I1_O)        0.107     2.648 r  tangerineSOCInst/picorv32Inst/mem_valid_i_1/O
                         net (fo=1, routed)           0.000     2.648    tangerineSOCInst/picorv32Inst/mem_valid_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.921     2.318    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X5Y116         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_valid_reg/C
                         clock pessimism             -0.178     2.140    
                         clock uncertainty            0.214     2.354    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.091     2.445    tangerineSOCInst/picorv32Inst/mem_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_rd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.257ns (29.104%)  route 0.626ns (70.896%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/clk100
    SLICE_X12Y113        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.164     1.925 r  tangerineSOCInst/registersDoutForCPU_reg[8]/Q
                         net (fo=1, routed)           0.280     2.206    tangerineSOCInst/picorv32Inst/Q[8]
    SLICE_X13Y115        LUT5 (Prop_lut5_I0_O)        0.045     2.251 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[8]_i_1/O
                         net (fo=4, routed)           0.346     2.596    tangerineSOCInst/picorv32Inst/mem_rdata_q[8]_i_1_n_0
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.048     2.644 r  tangerineSOCInst/picorv32Inst/decoded_rd[1]_i_1/O
                         net (fo=1, routed)           0.000     2.644    tangerineSOCInst/picorv32Inst/decoded_rd[1]_i_1_n_0
    SLICE_X11Y119        FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.889     2.286    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X11Y119        FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rd_reg[1]/C
                         clock pessimism             -0.178     2.108    
                         clock uncertainty            0.214     2.322    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.107     2.429    tangerineSOCInst/picorv32Inst/decoded_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_rd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.252ns (27.277%)  route 0.672ns (72.723%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/clk100
    SLICE_X12Y113        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.164     1.925 r  tangerineSOCInst/registersDoutForCPU_reg[10]/Q
                         net (fo=1, routed)           0.335     2.261    tangerineSOCInst/picorv32Inst/Q[10]
    SLICE_X13Y114        LUT5 (Prop_lut5_I0_O)        0.045     2.306 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[10]_i_1/O
                         net (fo=4, routed)           0.336     2.642    tangerineSOCInst/picorv32Inst/mem_rdata_q[10]_i_1_n_0
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.043     2.685 r  tangerineSOCInst/picorv32Inst/decoded_rd[3]_i_1/O
                         net (fo=1, routed)           0.000     2.685    tangerineSOCInst/picorv32Inst/decoded_rd[3]_i_1_n_0
    SLICE_X11Y119        FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.889     2.286    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X11Y119        FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rd_reg[3]/C
                         clock pessimism             -0.178     2.108    
                         clock uncertainty            0.214     2.322    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.107     2.429    tangerineSOCInst/picorv32Inst/decoded_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_wordsize_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.276ns (30.973%)  route 0.615ns (69.026%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.649     1.787    tangerineSOCInst/UARTInst/clk100
    SLICE_X7Y116         FDRE                                         r  tangerineSOCInst/UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.928 f  tangerineSOCInst/UARTInst/ready_reg/Q
                         net (fo=9, routed)           0.210     2.138    tangerineSOCInst/picorv32Inst/pcpi_mul/ready
    SLICE_X7Y116         LUT6 (Prop_lut6_I2_O)        0.045     2.183 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_45/O
                         net (fo=2, routed)           0.248     2.432    tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_45_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I1_O)        0.045     2.477 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_19/O
                         net (fo=3, routed)           0.157     2.633    tangerineSOCInst/picorv32Inst/pcpi_mul_n_41
    SLICE_X9Y118         LUT6 (Prop_lut6_I1_O)        0.045     2.678 r  tangerineSOCInst/picorv32Inst/mem_wordsize[0]_i_1/O
                         net (fo=1, routed)           0.000     2.678    tangerineSOCInst/picorv32Inst/mem_wordsize[0]_i_1_n_0
    SLICE_X9Y118         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wordsize_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.890     2.287    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X9Y118         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wordsize_reg[0]/C
                         clock pessimism             -0.178     2.109    
                         clock uncertainty            0.214     2.323    
    SLICE_X9Y118         FDRE (Hold_fdre_C_D)         0.091     2.414    tangerineSOCInst/picorv32Inst/mem_wordsize_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_wordsize_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.276ns (30.939%)  route 0.616ns (69.061%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.649     1.787    tangerineSOCInst/UARTInst/clk100
    SLICE_X7Y116         FDRE                                         r  tangerineSOCInst/UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.928 f  tangerineSOCInst/UARTInst/ready_reg/Q
                         net (fo=9, routed)           0.210     2.138    tangerineSOCInst/picorv32Inst/pcpi_mul/ready
    SLICE_X7Y116         LUT6 (Prop_lut6_I2_O)        0.045     2.183 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_45/O
                         net (fo=2, routed)           0.248     2.432    tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_45_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I1_O)        0.045     2.477 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_19/O
                         net (fo=3, routed)           0.158     2.634    tangerineSOCInst/picorv32Inst/pcpi_mul_n_41
    SLICE_X9Y118         LUT6 (Prop_lut6_I1_O)        0.045     2.679 r  tangerineSOCInst/picorv32Inst/mem_wordsize[1]_i_1/O
                         net (fo=1, routed)           0.000     2.679    tangerineSOCInst/picorv32Inst/mem_wordsize[1]_i_1_n_0
    SLICE_X9Y118         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wordsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.890     2.287    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X9Y118         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wordsize_reg[1]/C
                         clock pessimism             -0.178     2.109    
                         clock uncertainty            0.214     2.323    
    SLICE_X9Y118         FDRE (Hold_fdre_C_D)         0.092     2.415    tangerineSOCInst/picorv32Inst/mem_wordsize_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.254ns (27.004%)  route 0.687ns (72.996%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.623     1.761    tangerineSOCInst/clk100
    SLICE_X12Y114        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDRE (Prop_fdre_C_Q)         0.164     1.925 r  tangerineSOCInst/registersDoutForCPU_reg[16]/Q
                         net (fo=1, routed)           0.190     2.115    tangerineSOCInst/picorv32Inst/Q[16]
    SLICE_X12Y114        LUT5 (Prop_lut5_I0_O)        0.045     2.160 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[16]_i_1/O
                         net (fo=5, routed)           0.497     2.657    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[16]
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.045     2.702 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[16]_i_1/O
                         net (fo=1, routed)           0.000     2.702    tangerineSOCInst/picorv32Inst/reg_out[16]
    SLICE_X8Y125         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.883     2.280    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y125         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[16]/C
                         clock pessimism             -0.178     2.102    
                         clock uncertainty            0.214     2.316    
    SLICE_X8Y125         FDRE (Hold_fdre_C_D)         0.121     2.437    tangerineSOCInst/picorv32Inst/reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.291ns (32.259%)  route 0.611ns (67.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.621     1.759    tangerineSOCInst/UARTInst/clk100
    SLICE_X16Y114        FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_fdre_C_Q)         0.148     1.907 r  tangerineSOCInst/UARTInst/dout_reg[7]/Q
                         net (fo=3, routed)           0.213     2.121    tangerineSOCInst/picorv32Inst/dout[7]
    SLICE_X9Y113         LUT6 (Prop_lut6_I0_O)        0.098     2.219 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_3/O
                         net (fo=1, routed)           0.082     2.301    tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_3_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.045     2.346 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_1/O
                         net (fo=4, routed)           0.316     2.661    tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_1_n_0
    SLICE_X9Y119         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.889     2.286    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X9Y119         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]/C
                         clock pessimism             -0.178     2.108    
                         clock uncertainty            0.214     2.322    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.070     2.392    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_rd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.336ns (35.919%)  route 0.599ns (64.081%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.621     1.759    tangerineSOCInst/UARTInst/clk100
    SLICE_X16Y114        FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_fdre_C_Q)         0.148     1.907 r  tangerineSOCInst/UARTInst/dout_reg[7]/Q
                         net (fo=3, routed)           0.213     2.121    tangerineSOCInst/picorv32Inst/dout[7]
    SLICE_X9Y113         LUT6 (Prop_lut6_I0_O)        0.098     2.219 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_3/O
                         net (fo=1, routed)           0.082     2.301    tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_3_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.045     2.346 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_1/O
                         net (fo=4, routed)           0.304     2.650    tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_1_n_0
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.695 r  tangerineSOCInst/picorv32Inst/decoded_rd[0]_i_1/O
                         net (fo=1, routed)           0.000     2.695    tangerineSOCInst/picorv32Inst/decoded_rd[0]_i_1_n_0
    SLICE_X11Y119        FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.889     2.286    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X11Y119        FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rd_reg[0]/C
                         clock pessimism             -0.178     2.108    
                         clock uncertainty            0.214     2.322    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.091     2.413    tangerineSOCInst/picorv32Inst/decoded_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.282    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.077ns  (logic 0.220ns (2.424%)  route 8.857ns (97.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          6.355     6.355    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.479 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.061    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.157 r  reset_BUFG_inst/O
                         net (fo=465, routed)         1.920     9.077    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X17Y110        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.650     5.507    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y110        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.697ns  (logic 0.071ns (1.921%)  route 3.626ns (98.079%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.676     3.697    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X17Y110        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.896     2.293    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y110        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 0.220ns (2.347%)  route 9.152ns (97.653%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          6.355     6.355    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.479 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.061    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.157 r  reset_BUFG_inst/O
                         net (fo=465, routed)         2.216     9.372    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.127ns (71.166%)  route 1.672ns (28.834%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           1.672     2.231    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         3.568     5.799 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     5.799    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.426ns (81.535%)  route 0.323ns (18.465%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           0.323     0.481    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         1.268     1.749 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     1.749    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 0.071ns (1.865%)  route 3.735ns (98.135%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.786     3.806    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.824ns  (logic 4.089ns (31.884%)  route 8.735ns (68.116%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.849     5.904    chipsetClock
    SLICE_X2Y139         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDPE (Prop_fdpe_C_Q)         0.518     6.422 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.735    15.157    sdramD_IOBUF[23]_inst/T
    F4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.571    18.728 r  sdramD_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.728    sdramD[23]
    F4                                                                r  sdramD[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramBA_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramBA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.696ns  (logic 4.029ns (31.736%)  route 8.667ns (68.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.844     5.899    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y134         FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramBA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDPE (Prop_fdpe_C_Q)         0.456     6.355 r  tangerineSOCInst/sdramDMAInst/sdramBA_reg[0]/Q
                         net (fo=1, routed)           8.667    15.022    sdramBA_OBUF[0]
    N1                   OBUF (Prop_obuf_I_O)         3.573    18.595 r  sdramBA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.595    sdramBA[0]
    N1                                                                r  sdramBA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramDQM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.614ns  (logic 4.007ns (31.769%)  route 8.607ns (68.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.841     5.896    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y117         FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDPE (Prop_fdpe_C_Q)         0.456     6.352 r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/Q
                         net (fo=1, routed)           8.607    14.958    sdramDQM_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.551    18.510 r  sdramDQM_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.510    sdramDQM[2]
    G4                                                                r  sdramDQM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramBA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.571ns  (logic 4.015ns (31.939%)  route 8.556ns (68.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.844     5.899    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y134         FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDPE (Prop_fdpe_C_Q)         0.456     6.355 r  tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]/Q
                         net (fo=1, routed)           8.556    14.911    sdramBA_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.559    18.470 r  sdramBA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.470    sdramBA[1]
    P1                                                                r  sdramBA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.559ns  (logic 4.005ns (31.885%)  route 8.555ns (68.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.843     5.898    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     6.354 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[0]/Q
                         net (fo=1, routed)           8.555    14.909    sdramA_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         3.549    18.457 r  sdramA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.457    sdramA[0]
    R2                                                                r  sdramA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDQM_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramDQM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.560ns  (logic 4.006ns (31.893%)  route 8.554ns (68.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.841     5.896    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y117         FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDPE (Prop_fdpe_C_Q)         0.456     6.352 r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[0]/Q
                         net (fo=1, routed)           8.554    14.906    sdramDQM_OBUF[0]
    T3                   OBUF (Prop_obuf_I_O)         3.550    18.456 r  sdramDQM_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.456    sdramDQM[0]
    T3                                                                r  sdramDQM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.533ns  (logic 4.111ns (32.800%)  route 8.422ns (67.200%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.849     5.904    chipsetClock
    SLICE_X2Y139         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDPE (Prop_fdpe_C_Q)         0.518     6.422 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.422    14.844    sdramD_IOBUF[16]_inst/T
    E5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.593    18.437 r  sdramD_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.437    sdramD[16]
    E5                                                                r  sdramD[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.521ns  (logic 4.024ns (32.135%)  route 8.497ns (67.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.843     5.898    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     6.354 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[3]/Q
                         net (fo=1, routed)           8.497    14.851    sdramA_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         3.568    18.419 r  sdramA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.419    sdramA[3]
    U2                                                                r  sdramA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.502ns  (logic 4.029ns (32.226%)  route 8.473ns (67.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.843     5.898    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y115         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     6.354 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[2]/Q
                         net (fo=1, routed)           8.473    14.827    sdramA_OBUF[2]
    U1                   OBUF (Prop_obuf_I_O)         3.573    18.400 r  sdramA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.400    sdramA[2]
    U1                                                                r  sdramA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.489ns  (logic 4.016ns (32.154%)  route 8.473ns (67.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.833     5.888    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y122         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDCE (Prop_fdce_C_Q)         0.456     6.344 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[10]/Q
                         net (fo=1, routed)           8.473    14.817    sdramA_OBUF[10]
    R1                   OBUF (Prop_obuf_I_O)         3.560    18.377 r  sdramA_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.377    sdramA[10]
    R1                                                                r  sdramA[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 0.988ns (58.637%)  route 0.697ns (41.363%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.653     1.791    chipsetClock
    SLICE_X2Y139         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDPE (Prop_fdpe_C_Q)         0.164     1.955 r  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          0.697     2.652    sdramD_IOBUF[24]_inst/T
    K26                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.476 r  sdramD_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.476    sdramD[24]
    K26                                                               r  sdramD[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.386ns (74.675%)  route 0.470ns (25.325%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.626     1.764    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y107         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141     1.905 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.470     2.375    sdramD_IOBUF[13]_inst/I
    T24                  OBUFT (Prop_obuft_I_O)       1.245     3.620 r  sdramD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.620    sdramD[13]
    T24                                                               r  sdramD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 0.988ns (53.027%)  route 0.875ns (46.973%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.653     1.791    chipsetClock
    SLICE_X2Y139         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDPE (Prop_fdpe_C_Q)         0.164     1.955 r  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          0.875     2.830    sdramD_IOBUF[15]_inst/T
    R25                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.654 r  sdramD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.654    sdramD[15]
    R25                                                               r  sdramD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.412ns (74.577%)  route 0.481ns (25.423%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.627     1.765    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X10Y106        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/Q
                         net (fo=1, routed)           0.481     2.410    sdramD_IOBUF[14]_inst/I
    T25                  OBUFT (Prop_obuft_I_O)       1.248     3.658 r  sdramD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.658    sdramD[14]
    T25                                                               r  sdramD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.420ns (71.510%)  route 0.566ns (28.490%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.651     1.789    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y137         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.164     1.953 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[31]/Q
                         net (fo=1, routed)           0.566     2.519    sdramD_IOBUF[31]_inst/I
    J25                  OBUFT (Prop_obuft_I_O)       1.256     3.775 r  sdramD_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.775    sdramD[31]
    J25                                                               r  sdramD[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.418ns (69.607%)  route 0.619ns (30.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.650     1.788    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y114         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[6]/Q
                         net (fo=1, routed)           0.619     2.548    sdramA_OBUF[6]
    W25                  OBUF (Prop_obuf_I_O)         1.277     3.825 r  sdramA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.825    sdramA[6]
    W25                                                               r  sdramA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/UARTInst/uartTXD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232Txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.386ns (66.793%)  route 0.689ns (33.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.653     1.791    tangerineSOCInst/UARTInst/clk100
    SLICE_X4Y108         FDSE                                         r  tangerineSOCInst/UARTInst/uartTXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDSE (Prop_fdse_C_Q)         0.141     1.932 r  tangerineSOCInst/UARTInst/uartTXD_reg/Q
                         net (fo=1, routed)           0.689     2.621    rs232Txd_OBUF
    M24                  OBUF (Prop_obuf_I_O)         1.245     3.866 r  rs232Txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.866    rs232Txd
    M24                                                               r  rs232Txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.429ns (68.588%)  route 0.654ns (31.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.650     1.788    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y114         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/Q
                         net (fo=1, routed)           0.654     2.584    sdramA_OBUF[4]
    AB26                 OBUF (Prop_obuf_I_O)         1.288     3.872 r  sdramA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.872    sdramA[4]
    AB26                                                              r  sdramA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.397ns (65.664%)  route 0.731ns (34.336%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.627     1.765    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X11Y106        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[10]/Q
                         net (fo=1, routed)           0.731     2.637    sdramD_IOBUF[10]_inst/I
    W23                  OBUFT (Prop_obuft_I_O)       1.256     3.893 r  sdramD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.893    sdramD[10]
    W23                                                               r  sdramD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.432ns (67.429%)  route 0.692ns (32.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.647     1.785    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y118         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.141     1.926 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[5]/Q
                         net (fo=1, routed)           0.692     2.618    sdramA_OBUF[5]
    AC26                 OBUF (Prop_obuf_I_O)         1.291     3.910 r  sdramA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.910    sdramA[5]
    AC26                                                              r  sdramA[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100ps_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.700ns  (logic 3.676ns (37.898%)  route 6.024ns (62.102%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    11.911    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -4.900     7.011 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           2.697     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=1, routed)           3.326    13.131    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         3.580    16.711 r  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.711    sdramCLK
    AA25                                                              r  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.093ns  (logic 1.306ns (42.236%)  route 1.787ns (57.764%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 fall edge)
                                                      0.750     0.750 f  
    U22                                               0.000     0.750 f  sysClk50 (IN)
                         net (fo=0)                   0.000     0.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     1.020 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.889 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     2.633    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.683     0.951 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.912     1.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.889 f  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=1, routed)           0.875     2.764    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         1.280     4.044 f  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.044    sdramCLK
    AA25                                                              f  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk125_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 2.387ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    1.915    12.285 r  OBUFDS_red/OB
                         net (fo=0)                   0.000    12.285    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     1.914    12.284 r  OBUFDS_red/O
                         net (fo=0)                   0.000    12.284    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    1.895    12.266 r  OBUFDS_green/OB
                         net (fo=0)                   0.000    12.266    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     1.894    12.265 r  OBUFDS_green/O
                         net (fo=0)                   0.000    12.265    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.360ns  (logic 2.359ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_OB)    1.887    12.253 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000    12.253    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 2.358ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_O)     1.886    12.252 r  OBUFDS_blue/O
                         net (fo=0)                   0.000    12.252    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    1.874    12.233 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000    12.233    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     1.873    12.232 r  OBUFDS_clock/O
                         net (fo=0)                   0.000    12.232    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     0.822     2.777 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.777    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    0.823     2.778 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.778    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 1.011ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_O)     0.834     2.793 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.793    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 1.012ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_OB)    0.835     2.794 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.794    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 1.020ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     0.843     2.803 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.803    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    0.844     2.804 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.804    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     0.862     2.822 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.822    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 1.040ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    0.863     2.823 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.823    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay           413 Endpoints
Min Delay           413 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.760ns  (logic 0.248ns (1.802%)  route 13.512ns (98.198%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.832    12.832    tangerineSOCInst/UARTInst/locked
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.124    12.956 r  tangerineSOCInst/UARTInst/rxBuffer[3]_i_3/O
                         net (fo=1, routed)           0.680    13.636    tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer_reg[3]_0
    SLICE_X20Y116        LUT3 (Prop_lut3_I1_O)        0.124    13.760 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    13.760    tangerineSOCInst/UARTInst/rxdSyncInst_n_6
    SLICE_X20Y116        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.643     5.500    tangerineSOCInst/UARTInst/clk100
    SLICE_X20Y116        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.661ns  (logic 0.248ns (1.815%)  route 13.413ns (98.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.909    12.909    tangerineSOCInst/UARTInst/locked
    SLICE_X20Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.033 r  tangerineSOCInst/UARTInst/rxBuffer[1]_i_2/O
                         net (fo=1, routed)           0.504    13.537    tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer_reg[1]
    SLICE_X21Y115        LUT6 (Prop_lut6_I4_O)        0.124    13.661 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000    13.661    tangerineSOCInst/UARTInst/rxdSyncInst_n_8
    SLICE_X21Y115        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.644     5.501    tangerineSOCInst/UARTInst/clk100
    SLICE_X21Y115        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.517ns  (logic 0.248ns (1.835%)  route 13.269ns (98.165%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.928    12.928    tangerineSOCInst/UARTInst/locked
    SLICE_X20Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.052 r  tangerineSOCInst/UARTInst/rxBuffer[2]_i_4/O
                         net (fo=1, routed)           0.340    13.393    tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer_reg[2]_1
    SLICE_X21Y115        LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000    13.517    tangerineSOCInst/UARTInst/rxdSyncInst_n_7
    SLICE_X21Y115        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.644     5.501    tangerineSOCInst/UARTInst/clk100
    SLICE_X21Y115        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSend_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.413ns  (logic 0.124ns (0.924%)  route 13.289ns (99.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.515    12.515    tangerineSOCInst/picorv32Inst/locked
    SLICE_X14Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.639 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=8, routed)           0.774    13.413    tangerineSOCInst/UARTInst/E[0]
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.651     5.508    tangerineSOCInst/UARTInst/clk100
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSend_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.413ns  (logic 0.124ns (0.924%)  route 13.289ns (99.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.515    12.515    tangerineSOCInst/picorv32Inst/locked
    SLICE_X14Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.639 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=8, routed)           0.774    13.413    tangerineSOCInst/UARTInst/E[0]
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.651     5.508    tangerineSOCInst/UARTInst/clk100
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSend_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.413ns  (logic 0.124ns (0.924%)  route 13.289ns (99.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.515    12.515    tangerineSOCInst/picorv32Inst/locked
    SLICE_X14Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.639 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=8, routed)           0.774    13.413    tangerineSOCInst/UARTInst/E[0]
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.651     5.508    tangerineSOCInst/UARTInst/clk100
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSend_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.413ns  (logic 0.124ns (0.924%)  route 13.289ns (99.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.515    12.515    tangerineSOCInst/picorv32Inst/locked
    SLICE_X14Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.639 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=8, routed)           0.774    13.413    tangerineSOCInst/UARTInst/E[0]
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.651     5.508    tangerineSOCInst/UARTInst/clk100
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSend_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.413ns  (logic 0.124ns (0.924%)  route 13.289ns (99.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.515    12.515    tangerineSOCInst/picorv32Inst/locked
    SLICE_X14Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.639 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=8, routed)           0.774    13.413    tangerineSOCInst/UARTInst/E[0]
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.651     5.508    tangerineSOCInst/UARTInst/clk100
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSend_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.413ns  (logic 0.124ns (0.924%)  route 13.289ns (99.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.515    12.515    tangerineSOCInst/picorv32Inst/locked
    SLICE_X14Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.639 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=8, routed)           0.774    13.413    tangerineSOCInst/UARTInst/E[0]
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.651     5.508    tangerineSOCInst/UARTInst/clk100
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSend_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.413ns  (logic 0.124ns (0.924%)  route 13.289ns (99.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.515    12.515    tangerineSOCInst/picorv32Inst/locked
    SLICE_X14Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.639 r  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=8, routed)           0.774    13.413    tangerineSOCInst/UARTInst/E[0]
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         1.651     5.508    tangerineSOCInst/UARTInst/clk100
    SLICE_X8Y108         FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[31]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.268ns (33.738%)  route 0.527ns (66.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J25                                               0.000     0.000 r  sdramD[31] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[31]_inst/IO
    J25                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  sdramD_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.527     0.795    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[31]
    SLICE_X10Y151        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.898     2.295    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X10Y151        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/C

Slack:                    inf
  Source:                 sdramD[13]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.257ns (28.619%)  route 0.641ns (71.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  sdramD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[13]_inst/IO
    T24                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sdramD_IOBUF[13]_inst/IBUF/O
                         net (fo=2, routed)           0.641     0.898    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[13]
    SLICE_X11Y112        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.895     2.292    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X11Y112        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/C

Slack:                    inf
  Source:                 sdramD[14]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.260ns (28.790%)  route 0.643ns (71.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  sdramD[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[14]_inst/IO
    T25                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sdramD_IOBUF[14]_inst/IBUF/O
                         net (fo=2, routed)           0.643     0.902    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[14]
    SLICE_X11Y112        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.895     2.292    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X11Y112        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/C

Slack:                    inf
  Source:                 sdramD[15]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.263ns (29.002%)  route 0.645ns (70.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  sdramD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[15]_inst/IO
    R25                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sdramD_IOBUF[15]_inst/IBUF/O
                         net (fo=2, routed)           0.645     0.908    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[15]
    SLICE_X9Y116         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.892     2.289    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y116         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C

Slack:                    inf
  Source:                 sdramD[24]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.277ns (30.371%)  route 0.635ns (69.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K26                                               0.000     0.000 r  sdramD[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[24]_inst/IO
    K26                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sdramD_IOBUF[24]_inst/IBUF/O
                         net (fo=2, routed)           0.635     0.913    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[24]
    SLICE_X8Y147         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.900     2.297    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y147         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/C

Slack:                    inf
  Source:                 sdramD[28]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.246ns (26.223%)  route 0.693ns (73.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  sdramD[28] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[28]_inst/IO
    H22                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sdramD_IOBUF[28]_inst/IBUF/O
                         net (fo=2, routed)           0.693     0.939    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[28]
    SLICE_X7Y151         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.927     2.324    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y151         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]/C

Slack:                    inf
  Source:                 sdramD[30]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.250ns (25.661%)  route 0.725ns (74.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  sdramD[30] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[30]_inst/IO
    G21                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sdramD_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.725     0.975    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[30]
    SLICE_X7Y152         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.927     2.324    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y152         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/C

Slack:                    inf
  Source:                 sdramD[26]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.233ns (23.816%)  route 0.744ns (76.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  sdramD[26] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[26]_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  sdramD_IOBUF[26]_inst/IBUF/O
                         net (fo=2, routed)           0.744     0.976    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[26]
    SLICE_X7Y151         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.927     2.324    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y151         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]/C

Slack:                    inf
  Source:                 rs232Rxd
                            (input port)
  Destination:            tangerineSOCInst/UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.234ns (23.941%)  route 0.743ns (76.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  rs232Rxd (IN)
                         net (fo=0)                   0.000     0.000    rs232Rxd
    N22                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rs232Rxd_IBUF_inst/O
                         net (fo=1, routed)           0.743     0.976    tangerineSOCInst/UARTInst/rxdSyncInst/uartRXD
    SLICE_X21Y116        FDRE                                         r  tangerineSOCInst/UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.889     2.286    tangerineSOCInst/UARTInst/rxdSyncInst/clk100
    SLICE_X21Y116        FDRE                                         r  tangerineSOCInst/UARTInst/rxdSyncInst/stage1Reg_reg[0]/C

Slack:                    inf
  Source:                 sdramD[24]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.277ns (24.906%)  route 0.836ns (75.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K26                                               0.000     0.000 r  sdramD[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[24]_inst/IO
    K26                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sdramD_IOBUF[24]_inst/IBUF/O
                         net (fo=2, routed)           0.836     1.113    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[24]
    SLICE_X11Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=450, routed)         0.890     2.287    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X11Y118        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           236 Endpoints
Min Delay           236 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.097ns  (logic 0.146ns (1.036%)  route 13.951ns (98.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.769    14.097    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X3Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.097ns  (logic 0.146ns (1.036%)  route 13.951ns (98.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.769    14.097    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X3Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.097ns  (logic 0.146ns (1.036%)  route 13.951ns (98.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.769    14.097    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X3Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterColor_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.097ns  (logic 0.146ns (1.036%)  route 13.951ns (98.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.769    14.097    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X3Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.808ns  (logic 0.146ns (1.057%)  route 13.662ns (98.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.480    13.808    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.808ns  (logic 0.146ns (1.057%)  route 13.662ns (98.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.480    13.808    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[21]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.808ns  (logic 0.146ns (1.057%)  route 13.662ns (98.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.480    13.808    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterColor_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.808ns  (logic 0.146ns (1.057%)  route 13.662ns (98.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.480    13.808    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterColor_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.808ns  (logic 0.146ns (1.057%)  route 13.662ns (98.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.480    13.808    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[16]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterColor_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.808ns  (logic 0.146ns (1.057%)  route 13.662ns (98.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         12.181    12.181    tangerineSOCInst/pixelGenInst/locked
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.146    12.327 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          1.480    13.808    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         1.725     5.582    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y133         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/vgaVS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.704ns  (logic 0.071ns (1.917%)  route 3.633ns (98.083%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.683     3.704    tangerineSOCInst/reset_BUFG
    SLICE_X9Y162         FDRE                                         r  tangerineSOCInst/vgaVS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.893     2.290    tangerineSOCInst/clk25
    SLICE_X9Y162         FDRE                                         r  tangerineSOCInst/vgaVS_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.707ns  (logic 0.071ns (1.915%)  route 3.636ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.686     3.707    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.707ns  (logic 0.071ns (1.915%)  route 3.636ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.686     3.707    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.707ns  (logic 0.071ns (1.915%)  route 3.636ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.686     3.707    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.707ns  (logic 0.071ns (1.915%)  route 3.636ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.686     3.707    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.707ns  (logic 0.071ns (1.915%)  route 3.636ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.686     3.707    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.707ns  (logic 0.071ns (1.915%)  route 3.636ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.686     3.707    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[19]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.707ns  (logic 0.071ns (1.915%)  route 3.636ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.686     3.707    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.707ns  (logic 0.071ns (1.915%)  route 3.636ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.686     3.707    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y154         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[21]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.707ns  (logic 0.071ns (1.915%)  route 3.636ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.686     3.707    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=329, routed)         0.896     2.294    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y153         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk50_clk_wiz_0

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.421ns  (logic 0.248ns (1.720%)  route 14.173ns (98.280%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.689    12.471    tangerineSOCInst/picorv32Inst/mem_valid_reg_1
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    12.595 r  tangerineSOCInst/picorv32Inst/dout[23]_i_1/O
                         net (fo=17, routed)          1.825    14.421    tangerineSOCInst/sdramDMAInst/dout_reg[23]_0
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.646     5.503    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.421ns  (logic 0.248ns (1.720%)  route 14.173ns (98.280%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.689    12.471    tangerineSOCInst/picorv32Inst/mem_valid_reg_1
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    12.595 r  tangerineSOCInst/picorv32Inst/dout[23]_i_1/O
                         net (fo=17, routed)          1.825    14.421    tangerineSOCInst/sdramDMAInst/dout_reg[23]_0
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.646     5.503    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[16]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.421ns  (logic 0.248ns (1.720%)  route 14.173ns (98.280%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.689    12.471    tangerineSOCInst/picorv32Inst/mem_valid_reg_1
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    12.595 r  tangerineSOCInst/picorv32Inst/dout[23]_i_1/O
                         net (fo=17, routed)          1.825    14.421    tangerineSOCInst/sdramDMAInst/dout_reg[23]_0
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.646     5.503    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[20]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.421ns  (logic 0.248ns (1.720%)  route 14.173ns (98.280%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.689    12.471    tangerineSOCInst/picorv32Inst/mem_valid_reg_1
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    12.595 r  tangerineSOCInst/picorv32Inst/dout[23]_i_1/O
                         net (fo=17, routed)          1.825    14.421    tangerineSOCInst/sdramDMAInst/dout_reg[23]_0
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.646     5.503    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X11Y116        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[23]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.971ns  (logic 0.248ns (1.775%)  route 13.723ns (98.225%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.689    12.471    tangerineSOCInst/picorv32Inst/mem_valid_reg_1
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    12.595 r  tangerineSOCInst/picorv32Inst/dout[23]_i_1/O
                         net (fo=17, routed)          1.376    13.971    tangerineSOCInst/sdramDMAInst/dout_reg[23]_0
    SLICE_X14Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.648     5.505    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X14Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.971ns  (logic 0.248ns (1.775%)  route 13.723ns (98.225%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.689    12.471    tangerineSOCInst/picorv32Inst/mem_valid_reg_1
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    12.595 r  tangerineSOCInst/picorv32Inst/dout[23]_i_1/O
                         net (fo=17, routed)          1.376    13.971    tangerineSOCInst/sdramDMAInst/dout_reg[23]_0
    SLICE_X14Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.648     5.505    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X14Y114        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.822ns  (logic 0.248ns (1.794%)  route 13.574ns (98.206%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.689    12.471    tangerineSOCInst/picorv32Inst/mem_valid_reg_1
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    12.595 r  tangerineSOCInst/picorv32Inst/dout[23]_i_1/O
                         net (fo=17, routed)          1.227    13.822    tangerineSOCInst/sdramDMAInst/dout_reg[23]_0
    SLICE_X14Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.647     5.504    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X14Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.822ns  (logic 0.248ns (1.794%)  route 13.574ns (98.206%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.689    12.471    tangerineSOCInst/picorv32Inst/mem_valid_reg_1
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    12.595 r  tangerineSOCInst/picorv32Inst/dout[23]_i_1/O
                         net (fo=17, routed)          1.227    13.822    tangerineSOCInst/sdramDMAInst/dout_reg[23]_0
    SLICE_X14Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.647     5.504    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X14Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[14]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.822ns  (logic 0.248ns (1.794%)  route 13.574ns (98.206%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.689    12.471    tangerineSOCInst/picorv32Inst/mem_valid_reg_1
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    12.595 r  tangerineSOCInst/picorv32Inst/dout[23]_i_1/O
                         net (fo=17, routed)          1.227    13.822    tangerineSOCInst/sdramDMAInst/dout_reg[23]_0
    SLICE_X14Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.647     5.504    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X14Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.608ns  (logic 0.124ns (0.911%)  route 13.484ns (99.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)         11.658    11.658    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          1.826    13.608    tangerineSOCInst/sdramDMAInst/dout_reg[2]_0
    SLICE_X9Y109         FDSE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        1.650     5.507    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X9Y109         FDSE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X8Y107         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X8Y107         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 r  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X8Y107         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X8Y107         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[10]/PRE
                            (removal check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 f  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/reset_BUFG
    SLICE_X15Y150        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y150        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[11]/PRE
                            (removal check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 f  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/reset_BUFG
    SLICE_X15Y150        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y150        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[12]/PRE
                            (removal check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 f  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/reset_BUFG
    SLICE_X15Y151        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y151        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[13]/PRE
                            (removal check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 f  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/reset_BUFG
    SLICE_X15Y151        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y151        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[14]/PRE
                            (removal check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 f  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/reset_BUFG
    SLICE_X15Y151        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y151        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[14]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[15]/PRE
                            (removal check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 f  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/reset_BUFG
    SLICE_X15Y151        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y151        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[8]/PRE
                            (removal check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 f  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/reset_BUFG
    SLICE_X15Y150        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y150        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[9]/PRE
                            (removal check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.708ns  (logic 0.071ns (1.915%)  route 3.637ns (98.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=36, routed)          2.736     2.736    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.781 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     2.995    reset
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.021 f  reset_BUFG_inst/O
                         net (fo=465, routed)         0.687     3.708    tangerineSOCInst/reset_BUFG
    SLICE_X15Y150        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1060, routed)        0.898     2.295    tangerineSOCInst/clk50
    SLICE_X15Y150        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[9]/C





