/*
 * Copyright (C) 2016 Spreadtrum Communications Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#define MUSB_DMA_PAUSE	0x1000
#define MUSB_DMA_FRAG_WAIT	0x1004
#define MUSB_DMA_INTR_RAW_STATUS	0x1008
#define MUSB_DMA_INTR_MASK_STATUS	0x100C
#define MUSB_DMA_REQ_STATUS	0x1010
#define MUSB_DMA_EN_STATUS	0x1014
#define MUSB_DMA_DEBUG_STATUS	0x1018

#define MUSB_DMA_CHN_PAUSE(n)		(0x1C00 + (n - 1) * 0x20)
#define MUSB_DMA_CHN_CFG(n)		(0x1C04 + (n - 1) * 0x20)
#define MUSB_DMA_CHN_INTR(n)		(0x1C08 + (n - 1) * 0x20)
#define MUSB_DMA_CHN_ADDR(n)		(0x1C0C + (n - 1) * 0x20)
#define MUSB_DMA_CHN_LEN(n)		(0x1C10 + (n - 1) * 0x20)
#define MUSB_DMA_CHN_LLIST_PTR(n)	(0x1C14 + (n - 1) * 0x20)
#define MUSB_DMA_CHN_ADDR_H(n)		(0x1C18 + (n - 1) * 0x20)
#define MUSB_DMA_CHN_REQ(n)		(0x1C1C + (n - 1) * 0x20)

#define musb_read_dma_addr(mbase, bchannel)	\
	musb_readl(mbase,	\
		   MUSB_DMA_CHN_ADDR(bchannel))

#define musb_write_dma_addr(mbase, bchannel, addr) \
	musb_writel(mbase, \
		    MUSB_DMA_CHN_ADDR(bchannel), \
		    addr)

#define CHN_EN	BIT(0)
#define CHN_FRAG_INT_EN	BIT(0)
#define CHN_BLK_INT_EN	BIT(1)
#define CHN_LLIST_INT_EN	BIT(2)
#define CHN_START_INT_EN	BIT(3)
#define CHN_USBRX_INT_EN	BIT(4)
#define CHN_CLEAR_INT_EN	BIT(5)

#define CHN_LLIST_INT_MASK_STATUS	BIT(18)
#define CHN_START_INT_MASK_STATUS	BIT(19)
#define CHN_USBRX_INT_MASK_STATUS	BIT(20)
#define CHN_CLEAR_INT_MASK_STATUS	BIT(21)

#define CHN_CLR	BIT(15)
#define CHN_CLR_STATUS		BIT(31)

#define CHN_FRAG_INT_CLR	BIT(24)
#define CHN_BLK_INT_CLR	BIT(25)
#define CHN_LLIST_INT_CLR	BIT(26)
#define CHN_START_INT_CLR	BIT(27)
#define CHN_USBRX_LAST_INT_CLR	BIT(28)

#define LISTNODE_NUM	2048
#define LISTNODE_MASK	(LISTNODE_NUM - 1)

#define MUSB_DMA_CHANNELS	31

#ifdef CONFIG_64BIT
#define ADDR_FLAG GENMASK(63, 28)
#else
#define ADDR_FLAG GENMASK(31, 28)
#endif /* CONFIG_64BIT */


struct sprd_musb_dma_controller;

struct linklist_node_s {
	unsigned int	addr;
	unsigned short	frag_len;
	unsigned short	blk_len;
	unsigned int	list_end :1;
	unsigned int	sp :1;
	unsigned int	ioc :1;
	unsigned int	reserved:5;
	unsigned int	data_addr :4;
	unsigned int	pad :20;
#if IS_ENABLED(CONFIG_USB_SPRD_DMA_V3)
	unsigned int	reserved1;
#endif
};

struct sprd_musb_dma_channel {
	struct dma_channel	channel;
	struct sprd_musb_dma_controller	*controller;
	struct linklist_node_s	*dma_linklist;
	dma_addr_t list_dma_addr;
	struct list_head	req_queued;
	u32	free_slot;
	u32	busy_slot;
	u32	node_num;
	u16	max_packet_sz;
	u8	channel_num;
	u8	transmit;
	u8	ep_num;
};

struct sprd_musb_dma_controller {
	struct dma_controller	controller;
	struct sprd_musb_dma_channel	channel[MUSB_DMA_CHANNELS];
	void	*private_data;
	void __iomem	*base;
	u32	used_channels;
	wait_queue_head_t	wait;
};

irqreturn_t sprd_dma_interrupt(struct musb *musb, u32 int_hsdma);
struct dma_controller *sprd_musb_dma_controller_create(struct musb *musb,
							void __iomem *base);
void sprd_musb_dma_controller_destroy(struct dma_controller *c);
