
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035988                       # Number of seconds simulated
sim_ticks                                 35988054096                       # Number of ticks simulated
final_tick                               563904310755                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 251301                       # Simulator instruction rate (inst/s)
host_op_rate                                   325268                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2807112                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912888                       # Number of bytes of host memory used
host_seconds                                 12820.31                       # Real time elapsed on the host
sim_insts                                  3221753314                       # Number of instructions simulated
sim_ops                                    4170034468                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1926272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       467968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3530368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1371264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1371264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8832                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15049                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3656                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27581                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10713                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10713                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31413090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53525317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13003426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98098330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             156496                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38103311                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38103311                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38103311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31413090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53525317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13003426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              136201640                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86302289                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31070647                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25271755                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076022                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13178601                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12244400                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3191521                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91563                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34365227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169693954                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31070647                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15435921                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35641676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10656458                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5711202                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16791046                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84262989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48621313     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1912604      2.27%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2487506      2.95%     62.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3782458      4.49%     67.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3665170      4.35%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2794398      3.32%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1659345      1.97%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2497540      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16842655     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84262989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360021                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966274                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35508259                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5595204                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34346170                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268708                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8544642                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5271909                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202978250                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8544642                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37376780                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1038066                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1819882                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32702219                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2781395                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197092299                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          908                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1201639                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       874137                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           49                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274596434                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917893981                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917893981                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103847335                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41767                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23537                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7864235                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18259468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9688780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       188832                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3086734                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183193368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147594736                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274904                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59582503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181049290                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6321                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84262989                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751596                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897518                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29474062     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18448715     21.89%     56.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11896236     14.12%     70.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8133249      9.65%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7622224      9.05%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4055653      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2990834      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       894491      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747525      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84262989                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725583     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149644     14.25%     83.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174690     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122812308     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084897      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14563201      9.87%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8117661      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147594736                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710207                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1049924                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007114                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380777281                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242816362                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143438941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148644660                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499215                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6991534                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          873                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2466331                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          455                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8544642                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         615835                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98109                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183233025                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1190276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18259468                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9688780                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22989                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          873                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2441628                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144748264                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13706756                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2846464                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21637119                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20272810                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7930363                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677224                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143476724                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143438941                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92151203                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258777453                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662053                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356102                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60328839                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110286                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75718347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623179                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29367070     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21671816     28.62%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7988893     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4571798      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3814616      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1868726      2.47%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1872856      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800379      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3762193      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75718347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3762193                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255189416                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375015592                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2039300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863023                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863023                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158718                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158718                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651377453                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198106084                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187513566                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86302289                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30663086                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26814522                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1941261                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15326936                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14745255                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2203761                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61158                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36160525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170657871                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30663086                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16949016                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35128452                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9535076                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4356811                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17825398                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       769761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83228587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48100135     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1738658      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3179970      3.82%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2988742      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4921485      5.91%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5124123      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1213486      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          911220      1.09%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15050768     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83228587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355299                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977443                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37303120                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4216550                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33995804                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135907                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7577202                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3330569                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5589                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190922067                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7577202                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38868268                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1593919                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       465613                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32552316                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2171259                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185902339                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        740648                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       878592                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246789238                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    846168934                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    846168934                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160644219                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86145005                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21887                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10708                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5808780                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28631726                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6214298                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103760                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1902799                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175952458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148531979                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197815                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52728208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    144850647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83228587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784627                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841413                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28912764     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15554912     18.69%     53.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13421619     16.13%     69.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8281897      9.95%     79.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8691098     10.44%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5099001      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2256130      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       597367      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       413799      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83228587                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         582939     66.16%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188757     21.42%     87.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109449     12.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116473845     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1169324      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10687      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25591260     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5286863      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148531979                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721067                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             881145                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005932                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381371505                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228702504                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143695219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149413124                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       362776                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8167707                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          908                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1521162                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7577202                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         955282                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        62969                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175973857                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       206017                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28631726                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6214298                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10708                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1035466                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1142370                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2177836                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145761947                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24598944                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2770032                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29754842                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22032722                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5155898                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688970                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143855481                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143695219                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88274618                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215375043                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665022                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409865                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107947179                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122608286                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53366226                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1946407                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75651385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620701                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319645                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34869666     46.09%     46.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16007233     21.16%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8963537     11.85%     79.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3032885      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2905263      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1202588      1.59%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3239246      4.28%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       941880      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4489087      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75651385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107947179                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122608286                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25157155                       # Number of memory references committed
system.switch_cpus1.commit.loads             20464019                       # Number of loads committed
system.switch_cpus1.commit.membars              10688                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19201583                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107025140                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1655899                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4489087                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           247136810                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          359532649                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3073702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107947179                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122608286                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107947179                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799486                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799486                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.250803                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.250803                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       674335010                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188300660                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196842689                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21376                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86302289                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32393300                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26428451                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2159413                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13669769                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12778126                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3347590                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94914                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33549023                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175946468                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32393300                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16125716                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38154283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11268649                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5219948                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16332125                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       829447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86014665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47860382     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3116034      3.62%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4698961      5.46%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3253341      3.78%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2286467      2.66%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2229505      2.59%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1337695      1.56%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2870466      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18361814     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86014665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375347                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038723                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34511388                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5452526                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36427912                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       531682                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9091155                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5457022                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210701253                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9091155                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36427896                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         502616                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2173162                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35004162                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2815669                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204448890                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1180931                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       956453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286696711                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951703914                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951703914                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176660116                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110036514                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36889                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17611                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8363203                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18748995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9600813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       114001                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2955828                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190592301                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152292954                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302625                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63504168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194259828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86014665                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770546                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916678                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30885415     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17137633     19.92%     55.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12446035     14.47%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8235607      9.57%     79.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8292259      9.64%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4002158      4.65%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3539934      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       667992      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       807632      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86014665                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         829804     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164385     14.09%     85.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172672     14.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127389143     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1923310      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17551      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14964972      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7997978      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152292954                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764646                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1166861                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007662                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392070058                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254132021                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148083671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153459815                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       476955                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7269584                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6416                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2300826                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9091155                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         259874                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49853                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190627470                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       657423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18748995                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9600813                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17611                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1313320                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1177689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2491009                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149496102                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13986697                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2796851                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21790659                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21255917                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7803962                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732238                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148147399                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148083671                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95940489                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272591072                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715872                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351958                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102715712                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126611911                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64015739                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35104                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2176815                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76923510                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645946                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174002                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29540788     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21974752     28.57%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8301034     10.79%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4651513      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3939475      5.12%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1760995      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1685983      2.19%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1149981      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3918989      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76923510                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102715712                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126611911                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18779395                       # Number of memory references committed
system.switch_cpus2.commit.loads             11479408                       # Number of loads committed
system.switch_cpus2.commit.membars              17552                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18370098                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113983339                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2618744                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3918989                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263632171                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390352284                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 287624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102715712                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126611911                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102715712                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840205                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840205                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190185                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190185                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671419596                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205955639                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193699209                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35104                       # number of misc regfile writes
system.l20.replacements                          8845                       # number of replacements
system.l20.tagsinuse                     10239.968543                       # Cycle average of tags in use
system.l20.total_refs                          554283                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19085                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.042861                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          567.010089                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.898373                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3785.783966                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5879.276115                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055372                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369705                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574148                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43422                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43422                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25386                       # number of Writeback hits
system.l20.Writeback_hits::total                25386                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43422                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43422                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43422                       # number of overall hits
system.l20.overall_hits::total                  43422                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8825                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8838                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8832                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8845                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8832                       # number of overall misses
system.l20.overall_misses::total                 8845                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1097114746                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1098250104                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       674258                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       674258                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1097789004                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1098924362                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1097789004                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1098924362                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52247                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52260                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25386                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25386                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            7                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52254                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52267                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52254                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52267                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168909                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169116                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169021                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169227                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169021                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169227                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 124318.951388                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124264.551256                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 96322.571429                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 96322.571429                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124296.762228                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124242.437761                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124296.762228                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124242.437761                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5922                       # number of writebacks
system.l20.writebacks::total                     5922                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8825                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8838                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8832                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8845                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8832                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8845                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1013909095                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1014921370                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       608046                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       608046                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1014517141                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1015529416                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1014517141                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1015529416                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168909                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169116                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169021                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169227                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169021                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169227                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114890.549008                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 114836.090745                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 86863.714286                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 86863.714286                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 114868.335711                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 114813.953194                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 114868.335711                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 114813.953194                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15064                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          191878                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25304                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.582912                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          236.303139                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.863604                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5708.701010                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4288.132247                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023076                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000670                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.557490                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.418763                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38333                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38333                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10325                       # number of Writeback hits
system.l21.Writeback_hits::total                10325                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38333                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38333                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38333                       # number of overall hits
system.l21.overall_hits::total                  38333                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15049                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15064                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15049                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15064                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15049                       # number of overall misses
system.l21.overall_misses::total                15064                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1983200                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1808921311                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1810904511                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1983200                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1808921311                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1810904511                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1983200                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1808921311                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1810904511                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53382                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53397                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10325                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10325                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53382                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53397                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53382                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53397                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281912                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.282113                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281912                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.282113                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281912                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.282113                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 132213.333333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120202.093893                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120214.054102                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 132213.333333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120202.093893                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120214.054102                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 132213.333333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120202.093893                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120214.054102                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2377                       # number of writebacks
system.l21.writebacks::total                     2377                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15049                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15064                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15049                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15064                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15049                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15064                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1842012                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1667002478                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1668844490                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1842012                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1667002478                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1668844490                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1842012                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1667002478                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1668844490                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281912                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.282113                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281912                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.282113                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281912                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.282113                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122800.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110771.644495                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 110783.622544                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 122800.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 110771.644495                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 110783.622544                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 122800.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 110771.644495                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 110783.622544                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3672                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335139                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15960                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.998684                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          692.987087                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.995612                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1747.850784                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.531729                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9826.634789                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056395                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.142240                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000369                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799694                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30270                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30270                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9923                       # number of Writeback hits
system.l22.Writeback_hits::total                 9923                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30270                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30270                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30270                       # number of overall hits
system.l22.overall_hits::total                  30270                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3656                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3672                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3656                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3672                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3656                       # number of overall misses
system.l22.overall_misses::total                 3672                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2385964                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    468584337                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      470970301                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2385964                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    468584337                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       470970301                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2385964                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    468584337                       # number of overall miss cycles
system.l22.overall_miss_latency::total      470970301                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33926                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33942                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9923                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9923                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33926                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33942                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33926                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33942                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107764                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108185                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107764                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108185                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107764                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108185                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128168.582330                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128259.885893                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128168.582330                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128259.885893                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128168.582330                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128259.885893                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2414                       # number of writebacks
system.l22.writebacks::total                     2414                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3656                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3672                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3656                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3672                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3656                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3672                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    434136571                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    436371275                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    434136571                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    436371275                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    434136571                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    436371275                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107764                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108185                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107764                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108185                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107764                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108185                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118746.326860                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118837.493192                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118746.326860                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118837.493192                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118746.326860                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118837.493192                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016798644                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049997.266129                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16791027                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16791027                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16791027                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16791027                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16791027                       # number of overall hits
system.cpu0.icache.overall_hits::total       16791027                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16791046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16791046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16791046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16791046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16791046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16791046                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52254                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173619902                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52510                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.415959                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.267342                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.732658                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911201                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088799                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10429116                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10429116                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183320                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183320                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17628                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17628                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17612436                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17612436                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17612436                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17612436                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131586                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131586                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4782                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4782                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136368                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136368                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136368                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6420550097                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6420550097                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    490959648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    490959648                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6911509745                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6911509745                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6911509745                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6911509745                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10560702                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10560702                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17748804                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17748804                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17748804                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17748804                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012460                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012460                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000665                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000665                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007683                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007683                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007683                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007683                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48793.565402                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48793.565402                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102668.265997                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102668.265997                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50682.782948                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50682.782948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50682.782948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50682.782948                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2040093                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 88699.695652                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25386                       # number of writebacks
system.cpu0.dcache.writebacks::total            25386                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79339                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79339                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4775                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4775                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84114                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84114                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52247                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52247                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52254                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52254                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1461513486                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1461513486                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       681258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       681258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1462194744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1462194744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1462194744                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1462194744                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27973.156086                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27973.156086                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 97322.571429                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97322.571429                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27982.446205                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27982.446205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27982.446205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27982.446205                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996045                       # Cycle average of tags in use
system.cpu1.icache.total_refs               925811303                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708138.935424                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996045                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024032                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868583                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17825381                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17825381                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17825381                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17825381                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17825381                       # number of overall hits
system.cpu1.icache.overall_hits::total       17825381                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2340700                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2340700                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2340700                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2340700                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2340700                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2340700                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17825398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17825398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17825398                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17825398                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17825398                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17825398                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 137688.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 137688.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 137688.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 137688.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 137688.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 137688.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2018480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2018480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2018480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2018480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2018480                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2018480                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134565.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 134565.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53382                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231334438                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53638                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4312.883366                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.627344                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.372656                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.838388                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.161612                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22338846                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22338846                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4671743                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4671743                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10708                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10708                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10688                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10688                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27010589                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27010589                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27010589                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27010589                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169645                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169645                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169645                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169645                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169645                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169645                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12664290906                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12664290906                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12664290906                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12664290906                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12664290906                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12664290906                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22508491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22508491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4671743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4671743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27180234                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27180234                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27180234                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27180234                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007537                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007537                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006241                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006241                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74651.719214                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74651.719214                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74651.719214                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74651.719214                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74651.719214                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74651.719214                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10325                       # number of writebacks
system.cpu1.dcache.writebacks::total            10325                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       116263                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       116263                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       116263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       116263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       116263                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       116263                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53382                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53382                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53382                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53382                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2088367971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2088367971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2088367971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2088367971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2088367971                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2088367971                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39121.201360                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39121.201360                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39121.201360                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39121.201360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39121.201360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39121.201360                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995608                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019476371                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206658.811688                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995608                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025634                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16332105                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16332105                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16332105                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16332105                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16332105                       # number of overall hits
system.cpu2.icache.overall_hits::total       16332105                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3084498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3084498                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3084498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3084498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3084498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3084498                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16332125                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16332125                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16332125                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16332125                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16332125                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16332125                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154224.900000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154224.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154224.900000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2401964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2401964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2401964                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 150122.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33926                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164598181                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34182                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4815.346703                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.665478                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.334522                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901037                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098963                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10646921                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10646921                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7264885                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7264885                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17581                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17581                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17552                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17552                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17911806                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17911806                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17911806                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17911806                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68256                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68256                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68256                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68256                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68256                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68256                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2219585156                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2219585156                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2219585156                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2219585156                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2219585156                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2219585156                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10715177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10715177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7264885                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7264885                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17552                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17552                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17980062                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17980062                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17980062                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17980062                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006370                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003796                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32518.535455                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32518.535455                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32518.535455                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32518.535455                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32518.535455                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32518.535455                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9923                       # number of writebacks
system.cpu2.dcache.writebacks::total             9923                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34330                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34330                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34330                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34330                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34330                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34330                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33926                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33926                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33926                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33926                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33926                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33926                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    707314959                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    707314959                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    707314959                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    707314959                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    707314959                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    707314959                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20848.757855                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20848.757855                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20848.757855                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20848.757855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20848.757855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20848.757855                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
