// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "06/19/2020 17:41:26"

// 
// Device: Altera EP4CE15F23A7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module APB_Slave (
	SYSCLK,
	RST_B,
	PSEL,
	PWRITE,
	PENABLE,
	PADDR,
	PWDATA,
	INT_B,
	PRDATA,
	EX_TO,
	EX_CON,
	CNT_START,
	COUNT,
	EX_CON_NS,
	EX_TO_NS,
	COUNT_NS,
	fsm_cs,
	fsm_ns);
input 	SYSCLK;
input 	RST_B;
input 	PSEL;
input 	PWRITE;
input 	PENABLE;
input 	[4:0] PADDR;
input 	[31:0] PWDATA;
output 	INT_B;
output 	[31:0] PRDATA;
output 	[31:0] EX_TO;
output 	[31:0] EX_CON;
output 	CNT_START;
output 	[31:0] COUNT;
output 	[31:0] EX_CON_NS;
output 	[31:0] EX_TO_NS;
output 	[31:0] COUNT_NS;
output 	[2:0] fsm_cs;
output 	[2:0] fsm_ns;

// Design Ports Information
// PADDR[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PADDR[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PADDR[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PADDR[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INT_B	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[1]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[2]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[4]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[5]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[6]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[7]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[8]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[10]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[11]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[12]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[13]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[14]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[16]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[17]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[18]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[19]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[20]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[21]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[22]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[23]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[24]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[25]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[26]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[27]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[28]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[29]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[30]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRDATA[31]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[0]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[1]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[2]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[3]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[5]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[6]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[7]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[8]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[10]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[11]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[12]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[13]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[14]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[15]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[16]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[17]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[18]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[19]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[20]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[21]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[22]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[23]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[24]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[25]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[26]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[27]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[28]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[29]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[30]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO[31]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[2]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[3]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[4]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[6]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[8]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[9]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[10]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[11]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[12]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[13]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[14]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[15]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[16]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[17]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[18]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[19]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[20]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[21]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[22]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[23]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[24]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[25]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[26]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[27]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[28]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[29]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[30]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON[31]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNT_START	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[1]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[2]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[4]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[6]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[7]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[8]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[9]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[10]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[11]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[12]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[13]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[14]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[15]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[16]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[17]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[18]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[19]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[20]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[21]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[22]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[23]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[24]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[25]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[26]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[27]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[28]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[29]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[30]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[31]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[0]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[1]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[3]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[4]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[6]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[7]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[8]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[9]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[10]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[11]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[12]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[13]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[14]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[15]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[16]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[17]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[18]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[19]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[20]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[21]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[22]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[23]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[24]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[25]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[26]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[27]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[28]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[29]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[30]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_CON_NS[31]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[0]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[1]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[2]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[3]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[5]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[6]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[7]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[8]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[9]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[10]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[11]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[12]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[13]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[14]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[15]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[16]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[17]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[18]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[19]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[20]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[21]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[22]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[23]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[24]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[25]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[26]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[27]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[28]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[29]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[30]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_TO_NS[31]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[1]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[2]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[3]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[4]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[5]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[6]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[8]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[9]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[10]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[11]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[12]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[13]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[14]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[15]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[16]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[17]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[18]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[19]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[20]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[21]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[22]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[23]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[24]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[25]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[26]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[27]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[28]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[29]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[30]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT_NS[31]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsm_cs[0]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsm_cs[1]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsm_cs[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsm_ns[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsm_ns[1]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fsm_ns[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSEL	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PENABLE	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWRITE	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PADDR[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[2]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[4]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[6]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[7]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[8]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[9]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[10]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[11]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[12]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[13]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[14]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[15]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[16]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[17]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[18]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[19]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[20]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[21]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[22]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[23]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[24]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[25]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[26]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[27]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[28]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[29]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[30]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PWDATA[31]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYSCLK	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST_B	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PADDR[1]~input_o ;
wire \PADDR[2]~input_o ;
wire \PADDR[3]~input_o ;
wire \PADDR[4]~input_o ;
wire \INT_B~output_o ;
wire \PRDATA[0]~output_o ;
wire \PRDATA[1]~output_o ;
wire \PRDATA[2]~output_o ;
wire \PRDATA[3]~output_o ;
wire \PRDATA[4]~output_o ;
wire \PRDATA[5]~output_o ;
wire \PRDATA[6]~output_o ;
wire \PRDATA[7]~output_o ;
wire \PRDATA[8]~output_o ;
wire \PRDATA[9]~output_o ;
wire \PRDATA[10]~output_o ;
wire \PRDATA[11]~output_o ;
wire \PRDATA[12]~output_o ;
wire \PRDATA[13]~output_o ;
wire \PRDATA[14]~output_o ;
wire \PRDATA[15]~output_o ;
wire \PRDATA[16]~output_o ;
wire \PRDATA[17]~output_o ;
wire \PRDATA[18]~output_o ;
wire \PRDATA[19]~output_o ;
wire \PRDATA[20]~output_o ;
wire \PRDATA[21]~output_o ;
wire \PRDATA[22]~output_o ;
wire \PRDATA[23]~output_o ;
wire \PRDATA[24]~output_o ;
wire \PRDATA[25]~output_o ;
wire \PRDATA[26]~output_o ;
wire \PRDATA[27]~output_o ;
wire \PRDATA[28]~output_o ;
wire \PRDATA[29]~output_o ;
wire \PRDATA[30]~output_o ;
wire \PRDATA[31]~output_o ;
wire \EX_TO[0]~output_o ;
wire \EX_TO[1]~output_o ;
wire \EX_TO[2]~output_o ;
wire \EX_TO[3]~output_o ;
wire \EX_TO[4]~output_o ;
wire \EX_TO[5]~output_o ;
wire \EX_TO[6]~output_o ;
wire \EX_TO[7]~output_o ;
wire \EX_TO[8]~output_o ;
wire \EX_TO[9]~output_o ;
wire \EX_TO[10]~output_o ;
wire \EX_TO[11]~output_o ;
wire \EX_TO[12]~output_o ;
wire \EX_TO[13]~output_o ;
wire \EX_TO[14]~output_o ;
wire \EX_TO[15]~output_o ;
wire \EX_TO[16]~output_o ;
wire \EX_TO[17]~output_o ;
wire \EX_TO[18]~output_o ;
wire \EX_TO[19]~output_o ;
wire \EX_TO[20]~output_o ;
wire \EX_TO[21]~output_o ;
wire \EX_TO[22]~output_o ;
wire \EX_TO[23]~output_o ;
wire \EX_TO[24]~output_o ;
wire \EX_TO[25]~output_o ;
wire \EX_TO[26]~output_o ;
wire \EX_TO[27]~output_o ;
wire \EX_TO[28]~output_o ;
wire \EX_TO[29]~output_o ;
wire \EX_TO[30]~output_o ;
wire \EX_TO[31]~output_o ;
wire \EX_CON[0]~output_o ;
wire \EX_CON[1]~output_o ;
wire \EX_CON[2]~output_o ;
wire \EX_CON[3]~output_o ;
wire \EX_CON[4]~output_o ;
wire \EX_CON[5]~output_o ;
wire \EX_CON[6]~output_o ;
wire \EX_CON[7]~output_o ;
wire \EX_CON[8]~output_o ;
wire \EX_CON[9]~output_o ;
wire \EX_CON[10]~output_o ;
wire \EX_CON[11]~output_o ;
wire \EX_CON[12]~output_o ;
wire \EX_CON[13]~output_o ;
wire \EX_CON[14]~output_o ;
wire \EX_CON[15]~output_o ;
wire \EX_CON[16]~output_o ;
wire \EX_CON[17]~output_o ;
wire \EX_CON[18]~output_o ;
wire \EX_CON[19]~output_o ;
wire \EX_CON[20]~output_o ;
wire \EX_CON[21]~output_o ;
wire \EX_CON[22]~output_o ;
wire \EX_CON[23]~output_o ;
wire \EX_CON[24]~output_o ;
wire \EX_CON[25]~output_o ;
wire \EX_CON[26]~output_o ;
wire \EX_CON[27]~output_o ;
wire \EX_CON[28]~output_o ;
wire \EX_CON[29]~output_o ;
wire \EX_CON[30]~output_o ;
wire \EX_CON[31]~output_o ;
wire \CNT_START~output_o ;
wire \COUNT[0]~output_o ;
wire \COUNT[1]~output_o ;
wire \COUNT[2]~output_o ;
wire \COUNT[3]~output_o ;
wire \COUNT[4]~output_o ;
wire \COUNT[5]~output_o ;
wire \COUNT[6]~output_o ;
wire \COUNT[7]~output_o ;
wire \COUNT[8]~output_o ;
wire \COUNT[9]~output_o ;
wire \COUNT[10]~output_o ;
wire \COUNT[11]~output_o ;
wire \COUNT[12]~output_o ;
wire \COUNT[13]~output_o ;
wire \COUNT[14]~output_o ;
wire \COUNT[15]~output_o ;
wire \COUNT[16]~output_o ;
wire \COUNT[17]~output_o ;
wire \COUNT[18]~output_o ;
wire \COUNT[19]~output_o ;
wire \COUNT[20]~output_o ;
wire \COUNT[21]~output_o ;
wire \COUNT[22]~output_o ;
wire \COUNT[23]~output_o ;
wire \COUNT[24]~output_o ;
wire \COUNT[25]~output_o ;
wire \COUNT[26]~output_o ;
wire \COUNT[27]~output_o ;
wire \COUNT[28]~output_o ;
wire \COUNT[29]~output_o ;
wire \COUNT[30]~output_o ;
wire \COUNT[31]~output_o ;
wire \EX_CON_NS[0]~output_o ;
wire \EX_CON_NS[1]~output_o ;
wire \EX_CON_NS[2]~output_o ;
wire \EX_CON_NS[3]~output_o ;
wire \EX_CON_NS[4]~output_o ;
wire \EX_CON_NS[5]~output_o ;
wire \EX_CON_NS[6]~output_o ;
wire \EX_CON_NS[7]~output_o ;
wire \EX_CON_NS[8]~output_o ;
wire \EX_CON_NS[9]~output_o ;
wire \EX_CON_NS[10]~output_o ;
wire \EX_CON_NS[11]~output_o ;
wire \EX_CON_NS[12]~output_o ;
wire \EX_CON_NS[13]~output_o ;
wire \EX_CON_NS[14]~output_o ;
wire \EX_CON_NS[15]~output_o ;
wire \EX_CON_NS[16]~output_o ;
wire \EX_CON_NS[17]~output_o ;
wire \EX_CON_NS[18]~output_o ;
wire \EX_CON_NS[19]~output_o ;
wire \EX_CON_NS[20]~output_o ;
wire \EX_CON_NS[21]~output_o ;
wire \EX_CON_NS[22]~output_o ;
wire \EX_CON_NS[23]~output_o ;
wire \EX_CON_NS[24]~output_o ;
wire \EX_CON_NS[25]~output_o ;
wire \EX_CON_NS[26]~output_o ;
wire \EX_CON_NS[27]~output_o ;
wire \EX_CON_NS[28]~output_o ;
wire \EX_CON_NS[29]~output_o ;
wire \EX_CON_NS[30]~output_o ;
wire \EX_CON_NS[31]~output_o ;
wire \EX_TO_NS[0]~output_o ;
wire \EX_TO_NS[1]~output_o ;
wire \EX_TO_NS[2]~output_o ;
wire \EX_TO_NS[3]~output_o ;
wire \EX_TO_NS[4]~output_o ;
wire \EX_TO_NS[5]~output_o ;
wire \EX_TO_NS[6]~output_o ;
wire \EX_TO_NS[7]~output_o ;
wire \EX_TO_NS[8]~output_o ;
wire \EX_TO_NS[9]~output_o ;
wire \EX_TO_NS[10]~output_o ;
wire \EX_TO_NS[11]~output_o ;
wire \EX_TO_NS[12]~output_o ;
wire \EX_TO_NS[13]~output_o ;
wire \EX_TO_NS[14]~output_o ;
wire \EX_TO_NS[15]~output_o ;
wire \EX_TO_NS[16]~output_o ;
wire \EX_TO_NS[17]~output_o ;
wire \EX_TO_NS[18]~output_o ;
wire \EX_TO_NS[19]~output_o ;
wire \EX_TO_NS[20]~output_o ;
wire \EX_TO_NS[21]~output_o ;
wire \EX_TO_NS[22]~output_o ;
wire \EX_TO_NS[23]~output_o ;
wire \EX_TO_NS[24]~output_o ;
wire \EX_TO_NS[25]~output_o ;
wire \EX_TO_NS[26]~output_o ;
wire \EX_TO_NS[27]~output_o ;
wire \EX_TO_NS[28]~output_o ;
wire \EX_TO_NS[29]~output_o ;
wire \EX_TO_NS[30]~output_o ;
wire \EX_TO_NS[31]~output_o ;
wire \COUNT_NS[0]~output_o ;
wire \COUNT_NS[1]~output_o ;
wire \COUNT_NS[2]~output_o ;
wire \COUNT_NS[3]~output_o ;
wire \COUNT_NS[4]~output_o ;
wire \COUNT_NS[5]~output_o ;
wire \COUNT_NS[6]~output_o ;
wire \COUNT_NS[7]~output_o ;
wire \COUNT_NS[8]~output_o ;
wire \COUNT_NS[9]~output_o ;
wire \COUNT_NS[10]~output_o ;
wire \COUNT_NS[11]~output_o ;
wire \COUNT_NS[12]~output_o ;
wire \COUNT_NS[13]~output_o ;
wire \COUNT_NS[14]~output_o ;
wire \COUNT_NS[15]~output_o ;
wire \COUNT_NS[16]~output_o ;
wire \COUNT_NS[17]~output_o ;
wire \COUNT_NS[18]~output_o ;
wire \COUNT_NS[19]~output_o ;
wire \COUNT_NS[20]~output_o ;
wire \COUNT_NS[21]~output_o ;
wire \COUNT_NS[22]~output_o ;
wire \COUNT_NS[23]~output_o ;
wire \COUNT_NS[24]~output_o ;
wire \COUNT_NS[25]~output_o ;
wire \COUNT_NS[26]~output_o ;
wire \COUNT_NS[27]~output_o ;
wire \COUNT_NS[28]~output_o ;
wire \COUNT_NS[29]~output_o ;
wire \COUNT_NS[30]~output_o ;
wire \COUNT_NS[31]~output_o ;
wire \fsm_cs[0]~output_o ;
wire \fsm_cs[1]~output_o ;
wire \fsm_cs[2]~output_o ;
wire \fsm_ns[0]~output_o ;
wire \fsm_ns[1]~output_o ;
wire \fsm_ns[2]~output_o ;
wire \SYSCLK~input_o ;
wire \SYSCLK~inputclkctrl_outclk ;
wire \PADDR[0]~input_o ;
wire \PWRITE~input_o ;
wire \PSEL~input_o ;
wire \PENABLE~input_o ;
wire \always4~0_combout ;
wire \PWDATA[3]~input_o ;
wire \EX_CON_NS~3_combout ;
wire \EX_CON[3]~reg0feeder_combout ;
wire \RST_B~input_o ;
wire \RST_B~inputclkctrl_outclk ;
wire \EX_CON[3]~reg0_q ;
wire \PWDATA[1]~input_o ;
wire \EX_CON_NS~1_combout ;
wire \EX_CON[1]~reg0_q ;
wire \Mux0~0_combout ;
wire \Add0~4_combout ;
wire \Add0~6_combout ;
wire \COUNT[0]~reg0_q ;
wire \Add0~5 ;
wire \Add0~7_combout ;
wire \Add0~9_combout ;
wire \COUNT[1]~reg0_q ;
wire \Add0~8 ;
wire \Add0~10_combout ;
wire \Add0~12_combout ;
wire \COUNT[2]~reg0_q ;
wire \Add0~11 ;
wire \Add0~13_combout ;
wire \Add0~15_combout ;
wire \COUNT[3]~reg0_q ;
wire \Add0~14 ;
wire \Add0~16_combout ;
wire \Add0~18_combout ;
wire \COUNT[4]~reg0_q ;
wire \Add0~17 ;
wire \Add0~19_combout ;
wire \Add0~21_combout ;
wire \COUNT[5]~reg0_q ;
wire \Add0~20 ;
wire \Add0~22_combout ;
wire \Add0~24_combout ;
wire \COUNT[6]~reg0_q ;
wire \Add0~23 ;
wire \Add0~25_combout ;
wire \Add0~27_combout ;
wire \COUNT[7]~reg0_q ;
wire \Add0~26 ;
wire \Add0~28_combout ;
wire \Add0~30_combout ;
wire \COUNT[8]~reg0_q ;
wire \Add0~29 ;
wire \Add0~31_combout ;
wire \Add0~33_combout ;
wire \COUNT[9]~reg0_q ;
wire \Add0~32 ;
wire \Add0~34_combout ;
wire \Add0~36_combout ;
wire \COUNT[10]~reg0_q ;
wire \Add0~35 ;
wire \Add0~37_combout ;
wire \Add0~39_combout ;
wire \COUNT[11]~reg0_q ;
wire \Add0~38 ;
wire \Add0~40_combout ;
wire \Add0~42_combout ;
wire \COUNT[12]~reg0_q ;
wire \Add0~41 ;
wire \Add0~43_combout ;
wire \Add0~45_combout ;
wire \COUNT[13]~reg0_q ;
wire \Add0~44 ;
wire \Add0~46_combout ;
wire \Add0~48_combout ;
wire \COUNT[14]~reg0_q ;
wire \Add0~47 ;
wire \Add0~49_combout ;
wire \Add0~51_combout ;
wire \COUNT[15]~reg0_q ;
wire \always3~0_combout ;
wire \PWDATA[14]~input_o ;
wire \EX_TO_NS~14_combout ;
wire \EX_TO[14]~reg0_q ;
wire \PWDATA[15]~input_o ;
wire \EX_TO_NS~15_combout ;
wire \EX_TO[15]~reg0_q ;
wire \Equal1~8_combout ;
wire \PWDATA[10]~input_o ;
wire \EX_TO_NS~10_combout ;
wire \EX_TO[10]~reg0_q ;
wire \PWDATA[11]~input_o ;
wire \EX_TO_NS~11_combout ;
wire \EX_TO[11]~reg0_q ;
wire \Equal1~6_combout ;
wire \PWDATA[13]~input_o ;
wire \EX_TO_NS~13_combout ;
wire \EX_TO[13]~reg0_q ;
wire \PWDATA[12]~input_o ;
wire \EX_TO_NS~12_combout ;
wire \EX_TO[12]~reg0_q ;
wire \Equal1~7_combout ;
wire \PWDATA[8]~input_o ;
wire \EX_TO_NS~8_combout ;
wire \EX_TO[8]~reg0_q ;
wire \PWDATA[9]~input_o ;
wire \EX_TO_NS~9_combout ;
wire \EX_TO[9]~reg0_q ;
wire \Equal1~5_combout ;
wire \Equal1~9_combout ;
wire \Add0~50 ;
wire \Add0~52_combout ;
wire \Add0~54_combout ;
wire \COUNT[16]~reg0_q ;
wire \Add0~53 ;
wire \Add0~55_combout ;
wire \Add0~57_combout ;
wire \COUNT[17]~reg0_q ;
wire \Add0~56 ;
wire \Add0~58_combout ;
wire \Add0~60_combout ;
wire \COUNT[18]~reg0_q ;
wire \Add0~59 ;
wire \Add0~61_combout ;
wire \Add0~63_combout ;
wire \COUNT[19]~reg0_q ;
wire \Add0~62 ;
wire \Add0~64_combout ;
wire \Add0~66_combout ;
wire \COUNT[20]~reg0_q ;
wire \Add0~65 ;
wire \Add0~67_combout ;
wire \Add0~69_combout ;
wire \COUNT[21]~reg0_q ;
wire \Add0~68 ;
wire \Add0~70_combout ;
wire \Add0~72_combout ;
wire \COUNT[22]~reg0_q ;
wire \Add0~71 ;
wire \Add0~73_combout ;
wire \Add0~75_combout ;
wire \COUNT[23]~reg0_q ;
wire \Add0~74 ;
wire \Add0~76_combout ;
wire \Add0~78_combout ;
wire \COUNT[24]~reg0_q ;
wire \Add0~77 ;
wire \Add0~79_combout ;
wire \Add0~81_combout ;
wire \COUNT[25]~reg0_q ;
wire \Add0~80 ;
wire \Add0~82_combout ;
wire \Add0~84_combout ;
wire \COUNT[26]~reg0_q ;
wire \Add0~83 ;
wire \Add0~85_combout ;
wire \Add0~87_combout ;
wire \COUNT[27]~reg0_q ;
wire \PWDATA[26]~input_o ;
wire \EX_TO_NS~26_combout ;
wire \EX_TO[26]~reg0_q ;
wire \PWDATA[27]~input_o ;
wire \EX_TO_NS~27_combout ;
wire \EX_TO[27]~reg0_q ;
wire \Equal1~16_combout ;
wire \PWDATA[24]~input_o ;
wire \EX_TO_NS~24_combout ;
wire \EX_TO[24]~reg0_q ;
wire \PWDATA[25]~input_o ;
wire \EX_TO_NS~25_combout ;
wire \EX_TO[25]~reg0_q ;
wire \Equal1~15_combout ;
wire \PWDATA[28]~input_o ;
wire \EX_TO_NS~28_combout ;
wire \EX_TO[28]~reg0feeder_combout ;
wire \EX_TO[28]~reg0_q ;
wire \Add0~86 ;
wire \Add0~88_combout ;
wire \Add0~90_combout ;
wire \COUNT[28]~reg0_q ;
wire \Add0~89 ;
wire \Add0~91_combout ;
wire \Add0~93_combout ;
wire \COUNT[29]~reg0_q ;
wire \PWDATA[29]~input_o ;
wire \EX_TO_NS~29_combout ;
wire \EX_TO[29]~reg0_q ;
wire \Equal1~17_combout ;
wire \Add0~92 ;
wire \Add0~94_combout ;
wire \Add0~98_combout ;
wire \COUNT[30]~reg0_q ;
wire \Add0~95 ;
wire \Add0~96_combout ;
wire \Add0~99_combout ;
wire \COUNT[31]~reg0_q ;
wire \PWDATA[30]~input_o ;
wire \EX_TO_NS~30_combout ;
wire \EX_TO[30]~reg0_q ;
wire \PWDATA[31]~input_o ;
wire \EX_TO_NS~31_combout ;
wire \EX_TO[31]~reg0_q ;
wire \Equal1~18_combout ;
wire \Equal1~19_combout ;
wire \PWDATA[18]~input_o ;
wire \EX_TO_NS~18_combout ;
wire \EX_TO[18]~reg0_q ;
wire \PWDATA[19]~input_o ;
wire \EX_TO_NS~19_combout ;
wire \EX_TO[19]~reg0_q ;
wire \Equal1~11_combout ;
wire \PWDATA[21]~input_o ;
wire \EX_TO_NS~21_combout ;
wire \EX_TO[21]~reg0_q ;
wire \PWDATA[20]~input_o ;
wire \EX_TO_NS~20_combout ;
wire \EX_TO[20]~reg0_q ;
wire \Equal1~12_combout ;
wire \PWDATA[23]~input_o ;
wire \EX_TO_NS~23_combout ;
wire \EX_TO[23]~reg0_q ;
wire \PWDATA[22]~input_o ;
wire \EX_TO_NS~22_combout ;
wire \EX_TO[22]~reg0_q ;
wire \Equal1~13_combout ;
wire \PWDATA[16]~input_o ;
wire \EX_TO_NS~16_combout ;
wire \EX_TO[16]~reg0feeder_combout ;
wire \EX_TO[16]~reg0_q ;
wire \PWDATA[17]~input_o ;
wire \EX_TO_NS~17_combout ;
wire \EX_TO[17]~reg0feeder_combout ;
wire \EX_TO[17]~reg0_q ;
wire \Equal1~10_combout ;
wire \Equal1~14_combout ;
wire \EX_TO_NS~3_combout ;
wire \EX_TO[3]~reg0_q ;
wire \PWDATA[2]~input_o ;
wire \EX_TO_NS~2_combout ;
wire \EX_TO[2]~reg0_q ;
wire \Equal1~1_combout ;
wire \EX_TO_NS~1_combout ;
wire \EX_TO[1]~reg0feeder_combout ;
wire \EX_TO[1]~reg0_q ;
wire \PWDATA[0]~input_o ;
wire \EX_TO_NS~0_combout ;
wire \EX_TO[0]~reg0_q ;
wire \Equal1~0_combout ;
wire \PWDATA[6]~input_o ;
wire \EX_TO_NS~6_combout ;
wire \EX_TO[6]~reg0_q ;
wire \PWDATA[7]~input_o ;
wire \EX_TO_NS~7_combout ;
wire \EX_TO[7]~reg0_q ;
wire \Equal1~3_combout ;
wire \PWDATA[5]~input_o ;
wire \EX_TO_NS~5_combout ;
wire \EX_TO[5]~reg0_q ;
wire \PWDATA[4]~input_o ;
wire \EX_TO_NS~4_combout ;
wire \EX_TO[4]~reg0_q ;
wire \Equal1~2_combout ;
wire \Equal1~4_combout ;
wire \Equal1~20_combout ;
wire \Mux0~1_combout ;
wire \fsm_cs[1]~reg0_q ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \fsm_cs[0]~reg0_q ;
wire \EX_CON_NS~2_combout ;
wire \EX_CON[2]~reg0feeder_combout ;
wire \EX_CON[2]~reg0_q ;
wire \always6~0_combout ;
wire \EX_CON_NS~0_combout ;
wire \EX_CON[0]~reg0_q ;
wire \always7~0_combout ;
wire \PRDATA~0_combout ;
wire \PRDATA~1_combout ;
wire \PRDATA~2_combout ;
wire \PRDATA~3_combout ;
wire \EX_CON_NS~4_combout ;
wire \EX_CON[4]~reg0_q ;
wire \PRDATA~4_combout ;
wire \EX_CON_NS~5_combout ;
wire \EX_CON[5]~reg0_q ;
wire \PRDATA~5_combout ;
wire \EX_CON_NS~6_combout ;
wire \EX_CON[6]~reg0_q ;
wire \PRDATA~6_combout ;
wire \EX_CON_NS~7_combout ;
wire \EX_CON[7]~reg0_q ;
wire \PRDATA~7_combout ;
wire \EX_CON_NS~8_combout ;
wire \EX_CON[8]~reg0_q ;
wire \PRDATA~8_combout ;
wire \EX_CON_NS~9_combout ;
wire \EX_CON[9]~reg0feeder_combout ;
wire \EX_CON[9]~reg0_q ;
wire \PRDATA~9_combout ;
wire \EX_CON_NS~10_combout ;
wire \EX_CON[10]~reg0feeder_combout ;
wire \EX_CON[10]~reg0_q ;
wire \PRDATA~10_combout ;
wire \EX_CON_NS~11_combout ;
wire \EX_CON[11]~reg0feeder_combout ;
wire \EX_CON[11]~reg0_q ;
wire \PRDATA~11_combout ;
wire \EX_CON_NS~12_combout ;
wire \EX_CON[12]~reg0_q ;
wire \PRDATA~12_combout ;
wire \EX_CON_NS~13_combout ;
wire \EX_CON[13]~reg0_q ;
wire \PRDATA~13_combout ;
wire \EX_CON_NS~14_combout ;
wire \EX_CON[14]~reg0_q ;
wire \PRDATA~14_combout ;
wire \EX_CON_NS~15_combout ;
wire \EX_CON[15]~reg0_q ;
wire \PRDATA~15_combout ;
wire \EX_CON_NS~16_combout ;
wire \EX_CON[16]~reg0_q ;
wire \PRDATA~16_combout ;
wire \EX_CON_NS~17_combout ;
wire \EX_CON[17]~reg0_q ;
wire \PRDATA~17_combout ;
wire \EX_CON_NS~18_combout ;
wire \EX_CON[18]~reg0_q ;
wire \PRDATA~18_combout ;
wire \EX_CON_NS~19_combout ;
wire \EX_CON[19]~reg0_q ;
wire \PRDATA~19_combout ;
wire \EX_CON_NS~20_combout ;
wire \EX_CON[20]~reg0_q ;
wire \PRDATA~20_combout ;
wire \EX_CON_NS~21_combout ;
wire \EX_CON[21]~reg0feeder_combout ;
wire \EX_CON[21]~reg0_q ;
wire \PRDATA~21_combout ;
wire \EX_CON_NS~22_combout ;
wire \EX_CON[22]~reg0_q ;
wire \PRDATA~22_combout ;
wire \EX_CON_NS~23_combout ;
wire \EX_CON[23]~reg0_q ;
wire \PRDATA~23_combout ;
wire \EX_CON_NS~24_combout ;
wire \EX_CON[24]~reg0_q ;
wire \PRDATA~24_combout ;
wire \EX_CON_NS~25_combout ;
wire \EX_CON[25]~reg0_q ;
wire \PRDATA~25_combout ;
wire \EX_CON_NS~26_combout ;
wire \EX_CON[26]~reg0_q ;
wire \PRDATA~26_combout ;
wire \EX_CON_NS~27_combout ;
wire \EX_CON[27]~reg0feeder_combout ;
wire \EX_CON[27]~reg0_q ;
wire \PRDATA~27_combout ;
wire \EX_CON_NS~28_combout ;
wire \EX_CON[28]~reg0feeder_combout ;
wire \EX_CON[28]~reg0_q ;
wire \PRDATA~28_combout ;
wire \EX_CON_NS~29_combout ;
wire \EX_CON[29]~reg0_q ;
wire \PRDATA~29_combout ;
wire \EX_CON_NS~30_combout ;
wire \EX_CON[30]~reg0_q ;
wire \PRDATA~30_combout ;
wire \EX_CON_NS~31_combout ;
wire \EX_CON[31]~reg0_q ;
wire \PRDATA~31_combout ;


// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \INT_B~output (
	.i(!\always6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INT_B~output_o ),
	.obar());
// synopsys translate_off
defparam \INT_B~output .bus_hold = "false";
defparam \INT_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N9
cycloneive_io_obuf \PRDATA[0]~output (
	.i(\PRDATA~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[0]~output .bus_hold = "false";
defparam \PRDATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \PRDATA[1]~output (
	.i(\PRDATA~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[1]~output .bus_hold = "false";
defparam \PRDATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \PRDATA[2]~output (
	.i(\PRDATA~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[2]~output .bus_hold = "false";
defparam \PRDATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \PRDATA[3]~output (
	.i(\PRDATA~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[3]~output .bus_hold = "false";
defparam \PRDATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N23
cycloneive_io_obuf \PRDATA[4]~output (
	.i(\PRDATA~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[4]~output .bus_hold = "false";
defparam \PRDATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \PRDATA[5]~output (
	.i(\PRDATA~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[5]~output .bus_hold = "false";
defparam \PRDATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneive_io_obuf \PRDATA[6]~output (
	.i(\PRDATA~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[6]~output .bus_hold = "false";
defparam \PRDATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \PRDATA[7]~output (
	.i(\PRDATA~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[7]~output .bus_hold = "false";
defparam \PRDATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N2
cycloneive_io_obuf \PRDATA[8]~output (
	.i(\PRDATA~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[8]~output .bus_hold = "false";
defparam \PRDATA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \PRDATA[9]~output (
	.i(\PRDATA~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[9]~output .bus_hold = "false";
defparam \PRDATA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \PRDATA[10]~output (
	.i(\PRDATA~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[10]~output .bus_hold = "false";
defparam \PRDATA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N30
cycloneive_io_obuf \PRDATA[11]~output (
	.i(\PRDATA~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[11]~output .bus_hold = "false";
defparam \PRDATA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \PRDATA[12]~output (
	.i(\PRDATA~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[12]~output .bus_hold = "false";
defparam \PRDATA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \PRDATA[13]~output (
	.i(\PRDATA~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[13]~output .bus_hold = "false";
defparam \PRDATA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \PRDATA[14]~output (
	.i(\PRDATA~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[14]~output .bus_hold = "false";
defparam \PRDATA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \PRDATA[15]~output (
	.i(\PRDATA~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[15]~output .bus_hold = "false";
defparam \PRDATA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \PRDATA[16]~output (
	.i(\PRDATA~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[16]~output .bus_hold = "false";
defparam \PRDATA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N30
cycloneive_io_obuf \PRDATA[17]~output (
	.i(\PRDATA~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[17]~output .bus_hold = "false";
defparam \PRDATA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N2
cycloneive_io_obuf \PRDATA[18]~output (
	.i(\PRDATA~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[18]~output .bus_hold = "false";
defparam \PRDATA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \PRDATA[19]~output (
	.i(\PRDATA~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[19]~output .bus_hold = "false";
defparam \PRDATA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \PRDATA[20]~output (
	.i(\PRDATA~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[20]~output .bus_hold = "false";
defparam \PRDATA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \PRDATA[21]~output (
	.i(\PRDATA~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[21]~output .bus_hold = "false";
defparam \PRDATA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \PRDATA[22]~output (
	.i(\PRDATA~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[22]~output .bus_hold = "false";
defparam \PRDATA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N23
cycloneive_io_obuf \PRDATA[23]~output (
	.i(\PRDATA~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[23]~output .bus_hold = "false";
defparam \PRDATA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \PRDATA[24]~output (
	.i(\PRDATA~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[24]~output .bus_hold = "false";
defparam \PRDATA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \PRDATA[25]~output (
	.i(\PRDATA~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[25]~output .bus_hold = "false";
defparam \PRDATA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cycloneive_io_obuf \PRDATA[26]~output (
	.i(\PRDATA~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[26]~output .bus_hold = "false";
defparam \PRDATA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \PRDATA[27]~output (
	.i(\PRDATA~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[27]~output .bus_hold = "false";
defparam \PRDATA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \PRDATA[28]~output (
	.i(\PRDATA~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[28]~output .bus_hold = "false";
defparam \PRDATA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \PRDATA[29]~output (
	.i(\PRDATA~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[29]~output .bus_hold = "false";
defparam \PRDATA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \PRDATA[30]~output (
	.i(\PRDATA~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[30]~output .bus_hold = "false";
defparam \PRDATA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \PRDATA[31]~output (
	.i(\PRDATA~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PRDATA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PRDATA[31]~output .bus_hold = "false";
defparam \PRDATA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \EX_TO[0]~output (
	.i(\EX_TO[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[0]~output .bus_hold = "false";
defparam \EX_TO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \EX_TO[1]~output (
	.i(\EX_TO[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[1]~output .bus_hold = "false";
defparam \EX_TO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \EX_TO[2]~output (
	.i(\EX_TO[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[2]~output .bus_hold = "false";
defparam \EX_TO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \EX_TO[3]~output (
	.i(\EX_TO[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[3]~output .bus_hold = "false";
defparam \EX_TO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \EX_TO[4]~output (
	.i(\EX_TO[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[4]~output .bus_hold = "false";
defparam \EX_TO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N23
cycloneive_io_obuf \EX_TO[5]~output (
	.i(\EX_TO[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[5]~output .bus_hold = "false";
defparam \EX_TO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \EX_TO[6]~output (
	.i(\EX_TO[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[6]~output .bus_hold = "false";
defparam \EX_TO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cycloneive_io_obuf \EX_TO[7]~output (
	.i(\EX_TO[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[7]~output .bus_hold = "false";
defparam \EX_TO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \EX_TO[8]~output (
	.i(\EX_TO[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[8]~output .bus_hold = "false";
defparam \EX_TO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf \EX_TO[9]~output (
	.i(\EX_TO[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[9]~output .bus_hold = "false";
defparam \EX_TO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
cycloneive_io_obuf \EX_TO[10]~output (
	.i(\EX_TO[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[10]~output .bus_hold = "false";
defparam \EX_TO[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \EX_TO[11]~output (
	.i(\EX_TO[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[11]~output .bus_hold = "false";
defparam \EX_TO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N30
cycloneive_io_obuf \EX_TO[12]~output (
	.i(\EX_TO[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[12]~output .bus_hold = "false";
defparam \EX_TO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \EX_TO[13]~output (
	.i(\EX_TO[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[13]~output .bus_hold = "false";
defparam \EX_TO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \EX_TO[14]~output (
	.i(\EX_TO[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[14]~output .bus_hold = "false";
defparam \EX_TO[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneive_io_obuf \EX_TO[15]~output (
	.i(\EX_TO[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[15]~output .bus_hold = "false";
defparam \EX_TO[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N23
cycloneive_io_obuf \EX_TO[16]~output (
	.i(\EX_TO[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[16]~output .bus_hold = "false";
defparam \EX_TO[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \EX_TO[17]~output (
	.i(\EX_TO[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[17]~output .bus_hold = "false";
defparam \EX_TO[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneive_io_obuf \EX_TO[18]~output (
	.i(\EX_TO[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[18]~output .bus_hold = "false";
defparam \EX_TO[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \EX_TO[19]~output (
	.i(\EX_TO[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[19]~output .bus_hold = "false";
defparam \EX_TO[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \EX_TO[20]~output (
	.i(\EX_TO[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[20]~output .bus_hold = "false";
defparam \EX_TO[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneive_io_obuf \EX_TO[21]~output (
	.i(\EX_TO[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[21]~output .bus_hold = "false";
defparam \EX_TO[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \EX_TO[22]~output (
	.i(\EX_TO[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[22]~output .bus_hold = "false";
defparam \EX_TO[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N9
cycloneive_io_obuf \EX_TO[23]~output (
	.i(\EX_TO[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[23]~output .bus_hold = "false";
defparam \EX_TO[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N16
cycloneive_io_obuf \EX_TO[24]~output (
	.i(\EX_TO[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[24]~output .bus_hold = "false";
defparam \EX_TO[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N23
cycloneive_io_obuf \EX_TO[25]~output (
	.i(\EX_TO[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[25]~output .bus_hold = "false";
defparam \EX_TO[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \EX_TO[26]~output (
	.i(\EX_TO[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[26]~output .bus_hold = "false";
defparam \EX_TO[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \EX_TO[27]~output (
	.i(\EX_TO[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[27]~output .bus_hold = "false";
defparam \EX_TO[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \EX_TO[28]~output (
	.i(\EX_TO[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[28]~output .bus_hold = "false";
defparam \EX_TO[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \EX_TO[29]~output (
	.i(\EX_TO[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[29]~output .bus_hold = "false";
defparam \EX_TO[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneive_io_obuf \EX_TO[30]~output (
	.i(\EX_TO[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[30]~output .bus_hold = "false";
defparam \EX_TO[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneive_io_obuf \EX_TO[31]~output (
	.i(\EX_TO[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO[31]~output .bus_hold = "false";
defparam \EX_TO[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \EX_CON[0]~output (
	.i(\EX_CON[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[0]~output .bus_hold = "false";
defparam \EX_CON[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \EX_CON[1]~output (
	.i(\EX_CON[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[1]~output .bus_hold = "false";
defparam \EX_CON[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \EX_CON[2]~output (
	.i(\EX_CON[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[2]~output .bus_hold = "false";
defparam \EX_CON[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneive_io_obuf \EX_CON[3]~output (
	.i(\EX_CON[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[3]~output .bus_hold = "false";
defparam \EX_CON[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \EX_CON[4]~output (
	.i(\EX_CON[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[4]~output .bus_hold = "false";
defparam \EX_CON[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \EX_CON[5]~output (
	.i(\EX_CON[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[5]~output .bus_hold = "false";
defparam \EX_CON[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cycloneive_io_obuf \EX_CON[6]~output (
	.i(\EX_CON[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[6]~output .bus_hold = "false";
defparam \EX_CON[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \EX_CON[7]~output (
	.i(\EX_CON[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[7]~output .bus_hold = "false";
defparam \EX_CON[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \EX_CON[8]~output (
	.i(\EX_CON[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[8]~output .bus_hold = "false";
defparam \EX_CON[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \EX_CON[9]~output (
	.i(\EX_CON[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[9]~output .bus_hold = "false";
defparam \EX_CON[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \EX_CON[10]~output (
	.i(\EX_CON[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[10]~output .bus_hold = "false";
defparam \EX_CON[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \EX_CON[11]~output (
	.i(\EX_CON[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[11]~output .bus_hold = "false";
defparam \EX_CON[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneive_io_obuf \EX_CON[12]~output (
	.i(\EX_CON[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[12]~output .bus_hold = "false";
defparam \EX_CON[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \EX_CON[13]~output (
	.i(\EX_CON[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[13]~output .bus_hold = "false";
defparam \EX_CON[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \EX_CON[14]~output (
	.i(\EX_CON[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[14]~output .bus_hold = "false";
defparam \EX_CON[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N2
cycloneive_io_obuf \EX_CON[15]~output (
	.i(\EX_CON[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[15]~output .bus_hold = "false";
defparam \EX_CON[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N16
cycloneive_io_obuf \EX_CON[16]~output (
	.i(\EX_CON[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[16]~output .bus_hold = "false";
defparam \EX_CON[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N9
cycloneive_io_obuf \EX_CON[17]~output (
	.i(\EX_CON[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[17]~output .bus_hold = "false";
defparam \EX_CON[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \EX_CON[18]~output (
	.i(\EX_CON[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[18]~output .bus_hold = "false";
defparam \EX_CON[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N30
cycloneive_io_obuf \EX_CON[19]~output (
	.i(\EX_CON[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[19]~output .bus_hold = "false";
defparam \EX_CON[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \EX_CON[20]~output (
	.i(\EX_CON[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[20]~output .bus_hold = "false";
defparam \EX_CON[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \EX_CON[21]~output (
	.i(\EX_CON[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[21]~output .bus_hold = "false";
defparam \EX_CON[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \EX_CON[22]~output (
	.i(\EX_CON[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[22]~output .bus_hold = "false";
defparam \EX_CON[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \EX_CON[23]~output (
	.i(\EX_CON[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[23]~output .bus_hold = "false";
defparam \EX_CON[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N16
cycloneive_io_obuf \EX_CON[24]~output (
	.i(\EX_CON[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[24]~output .bus_hold = "false";
defparam \EX_CON[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneive_io_obuf \EX_CON[25]~output (
	.i(\EX_CON[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[25]~output .bus_hold = "false";
defparam \EX_CON[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
cycloneive_io_obuf \EX_CON[26]~output (
	.i(\EX_CON[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[26]~output .bus_hold = "false";
defparam \EX_CON[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \EX_CON[27]~output (
	.i(\EX_CON[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[27]~output .bus_hold = "false";
defparam \EX_CON[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \EX_CON[28]~output (
	.i(\EX_CON[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[28]~output .bus_hold = "false";
defparam \EX_CON[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \EX_CON[29]~output (
	.i(\EX_CON[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[29]~output .bus_hold = "false";
defparam \EX_CON[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N23
cycloneive_io_obuf \EX_CON[30]~output (
	.i(\EX_CON[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[30]~output .bus_hold = "false";
defparam \EX_CON[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \EX_CON[31]~output (
	.i(\EX_CON[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON[31]~output .bus_hold = "false";
defparam \EX_CON[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N30
cycloneive_io_obuf \CNT_START~output (
	.i(\EX_CON[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CNT_START~output_o ),
	.obar());
// synopsys translate_off
defparam \CNT_START~output .bus_hold = "false";
defparam \CNT_START~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \COUNT[0]~output (
	.i(\COUNT[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[0]~output .bus_hold = "false";
defparam \COUNT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cycloneive_io_obuf \COUNT[1]~output (
	.i(\COUNT[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[1]~output .bus_hold = "false";
defparam \COUNT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \COUNT[2]~output (
	.i(\COUNT[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[2]~output .bus_hold = "false";
defparam \COUNT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \COUNT[3]~output (
	.i(\COUNT[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[3]~output .bus_hold = "false";
defparam \COUNT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf \COUNT[4]~output (
	.i(\COUNT[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[4]~output .bus_hold = "false";
defparam \COUNT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \COUNT[5]~output (
	.i(\COUNT[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[5]~output .bus_hold = "false";
defparam \COUNT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \COUNT[6]~output (
	.i(\COUNT[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[6]~output .bus_hold = "false";
defparam \COUNT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneive_io_obuf \COUNT[7]~output (
	.i(\COUNT[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[7]~output .bus_hold = "false";
defparam \COUNT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \COUNT[8]~output (
	.i(\COUNT[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[8]~output .bus_hold = "false";
defparam \COUNT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N9
cycloneive_io_obuf \COUNT[9]~output (
	.i(\COUNT[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[9]~output .bus_hold = "false";
defparam \COUNT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \COUNT[10]~output (
	.i(\COUNT[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[10]~output .bus_hold = "false";
defparam \COUNT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \COUNT[11]~output (
	.i(\COUNT[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[11]~output .bus_hold = "false";
defparam \COUNT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \COUNT[12]~output (
	.i(\COUNT[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[12]~output .bus_hold = "false";
defparam \COUNT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cycloneive_io_obuf \COUNT[13]~output (
	.i(\COUNT[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[13]~output .bus_hold = "false";
defparam \COUNT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \COUNT[14]~output (
	.i(\COUNT[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[14]~output .bus_hold = "false";
defparam \COUNT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \COUNT[15]~output (
	.i(\COUNT[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[15]~output .bus_hold = "false";
defparam \COUNT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \COUNT[16]~output (
	.i(\COUNT[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[16]~output .bus_hold = "false";
defparam \COUNT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N23
cycloneive_io_obuf \COUNT[17]~output (
	.i(\COUNT[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[17]~output .bus_hold = "false";
defparam \COUNT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \COUNT[18]~output (
	.i(\COUNT[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[18]~output .bus_hold = "false";
defparam \COUNT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \COUNT[19]~output (
	.i(\COUNT[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[19]~output .bus_hold = "false";
defparam \COUNT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \COUNT[20]~output (
	.i(\COUNT[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[20]~output .bus_hold = "false";
defparam \COUNT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \COUNT[21]~output (
	.i(\COUNT[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[21]~output .bus_hold = "false";
defparam \COUNT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \COUNT[22]~output (
	.i(\COUNT[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[22]~output .bus_hold = "false";
defparam \COUNT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N16
cycloneive_io_obuf \COUNT[23]~output (
	.i(\COUNT[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[23]~output .bus_hold = "false";
defparam \COUNT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \COUNT[24]~output (
	.i(\COUNT[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[24]~output .bus_hold = "false";
defparam \COUNT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \COUNT[25]~output (
	.i(\COUNT[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[25]~output .bus_hold = "false";
defparam \COUNT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \COUNT[26]~output (
	.i(\COUNT[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[26]~output .bus_hold = "false";
defparam \COUNT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \COUNT[27]~output (
	.i(\COUNT[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[27]~output .bus_hold = "false";
defparam \COUNT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \COUNT[28]~output (
	.i(\COUNT[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[28]~output .bus_hold = "false";
defparam \COUNT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \COUNT[29]~output (
	.i(\COUNT[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[29]~output .bus_hold = "false";
defparam \COUNT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \COUNT[30]~output (
	.i(\COUNT[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[30]~output .bus_hold = "false";
defparam \COUNT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \COUNT[31]~output (
	.i(\COUNT[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[31]~output .bus_hold = "false";
defparam \COUNT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \EX_CON_NS[0]~output (
	.i(\EX_CON_NS~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[0]~output .bus_hold = "false";
defparam \EX_CON_NS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \EX_CON_NS[1]~output (
	.i(\EX_CON_NS~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[1]~output .bus_hold = "false";
defparam \EX_CON_NS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \EX_CON_NS[2]~output (
	.i(\EX_CON_NS~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[2]~output .bus_hold = "false";
defparam \EX_CON_NS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \EX_CON_NS[3]~output (
	.i(\EX_CON_NS~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[3]~output .bus_hold = "false";
defparam \EX_CON_NS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N16
cycloneive_io_obuf \EX_CON_NS[4]~output (
	.i(\EX_CON_NS~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[4]~output .bus_hold = "false";
defparam \EX_CON_NS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N2
cycloneive_io_obuf \EX_CON_NS[5]~output (
	.i(\EX_CON_NS~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[5]~output .bus_hold = "false";
defparam \EX_CON_NS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \EX_CON_NS[6]~output (
	.i(\EX_CON_NS~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[6]~output .bus_hold = "false";
defparam \EX_CON_NS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \EX_CON_NS[7]~output (
	.i(\EX_CON_NS~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[7]~output .bus_hold = "false";
defparam \EX_CON_NS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \EX_CON_NS[8]~output (
	.i(\EX_CON_NS~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[8]~output .bus_hold = "false";
defparam \EX_CON_NS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \EX_CON_NS[9]~output (
	.i(\EX_CON_NS~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[9]~output .bus_hold = "false";
defparam \EX_CON_NS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \EX_CON_NS[10]~output (
	.i(\EX_CON_NS~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[10]~output .bus_hold = "false";
defparam \EX_CON_NS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \EX_CON_NS[11]~output (
	.i(\EX_CON_NS~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[11]~output .bus_hold = "false";
defparam \EX_CON_NS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cycloneive_io_obuf \EX_CON_NS[12]~output (
	.i(\EX_CON_NS~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[12]~output .bus_hold = "false";
defparam \EX_CON_NS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \EX_CON_NS[13]~output (
	.i(\EX_CON_NS~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[13]~output .bus_hold = "false";
defparam \EX_CON_NS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \EX_CON_NS[14]~output (
	.i(\EX_CON_NS~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[14]~output .bus_hold = "false";
defparam \EX_CON_NS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneive_io_obuf \EX_CON_NS[15]~output (
	.i(\EX_CON_NS~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[15]~output .bus_hold = "false";
defparam \EX_CON_NS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneive_io_obuf \EX_CON_NS[16]~output (
	.i(\EX_CON_NS~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[16]~output .bus_hold = "false";
defparam \EX_CON_NS[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \EX_CON_NS[17]~output (
	.i(\EX_CON_NS~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[17]~output .bus_hold = "false";
defparam \EX_CON_NS[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \EX_CON_NS[18]~output (
	.i(\EX_CON_NS~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[18]~output .bus_hold = "false";
defparam \EX_CON_NS[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \EX_CON_NS[19]~output (
	.i(\EX_CON_NS~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[19]~output .bus_hold = "false";
defparam \EX_CON_NS[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \EX_CON_NS[20]~output (
	.i(\EX_CON_NS~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[20]~output .bus_hold = "false";
defparam \EX_CON_NS[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneive_io_obuf \EX_CON_NS[21]~output (
	.i(\EX_CON_NS~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[21]~output .bus_hold = "false";
defparam \EX_CON_NS[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \EX_CON_NS[22]~output (
	.i(\EX_CON_NS~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[22]~output .bus_hold = "false";
defparam \EX_CON_NS[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \EX_CON_NS[23]~output (
	.i(\EX_CON_NS~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[23]~output .bus_hold = "false";
defparam \EX_CON_NS[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \EX_CON_NS[24]~output (
	.i(\EX_CON_NS~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[24]~output .bus_hold = "false";
defparam \EX_CON_NS[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \EX_CON_NS[25]~output (
	.i(\EX_CON_NS~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[25]~output .bus_hold = "false";
defparam \EX_CON_NS[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \EX_CON_NS[26]~output (
	.i(\EX_CON_NS~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[26]~output .bus_hold = "false";
defparam \EX_CON_NS[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \EX_CON_NS[27]~output (
	.i(\EX_CON_NS~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[27]~output .bus_hold = "false";
defparam \EX_CON_NS[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N16
cycloneive_io_obuf \EX_CON_NS[28]~output (
	.i(\EX_CON_NS~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[28]~output .bus_hold = "false";
defparam \EX_CON_NS[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneive_io_obuf \EX_CON_NS[29]~output (
	.i(\EX_CON_NS~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[29]~output .bus_hold = "false";
defparam \EX_CON_NS[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \EX_CON_NS[30]~output (
	.i(\EX_CON_NS~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[30]~output .bus_hold = "false";
defparam \EX_CON_NS[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \EX_CON_NS[31]~output (
	.i(\EX_CON_NS~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_CON_NS[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_CON_NS[31]~output .bus_hold = "false";
defparam \EX_CON_NS[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \EX_TO_NS[0]~output (
	.i(\EX_TO_NS~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[0]~output .bus_hold = "false";
defparam \EX_TO_NS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \EX_TO_NS[1]~output (
	.i(\EX_TO_NS~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[1]~output .bus_hold = "false";
defparam \EX_TO_NS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneive_io_obuf \EX_TO_NS[2]~output (
	.i(\EX_TO_NS~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[2]~output .bus_hold = "false";
defparam \EX_TO_NS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \EX_TO_NS[3]~output (
	.i(\EX_TO_NS~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[3]~output .bus_hold = "false";
defparam \EX_TO_NS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \EX_TO_NS[4]~output (
	.i(\EX_TO_NS~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[4]~output .bus_hold = "false";
defparam \EX_TO_NS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N2
cycloneive_io_obuf \EX_TO_NS[5]~output (
	.i(\EX_TO_NS~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[5]~output .bus_hold = "false";
defparam \EX_TO_NS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \EX_TO_NS[6]~output (
	.i(\EX_TO_NS~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[6]~output .bus_hold = "false";
defparam \EX_TO_NS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \EX_TO_NS[7]~output (
	.i(\EX_TO_NS~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[7]~output .bus_hold = "false";
defparam \EX_TO_NS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneive_io_obuf \EX_TO_NS[8]~output (
	.i(\EX_TO_NS~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[8]~output .bus_hold = "false";
defparam \EX_TO_NS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \EX_TO_NS[9]~output (
	.i(\EX_TO_NS~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[9]~output .bus_hold = "false";
defparam \EX_TO_NS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \EX_TO_NS[10]~output (
	.i(\EX_TO_NS~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[10]~output .bus_hold = "false";
defparam \EX_TO_NS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \EX_TO_NS[11]~output (
	.i(\EX_TO_NS~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[11]~output .bus_hold = "false";
defparam \EX_TO_NS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \EX_TO_NS[12]~output (
	.i(\EX_TO_NS~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[12]~output .bus_hold = "false";
defparam \EX_TO_NS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N30
cycloneive_io_obuf \EX_TO_NS[13]~output (
	.i(\EX_TO_NS~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[13]~output .bus_hold = "false";
defparam \EX_TO_NS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneive_io_obuf \EX_TO_NS[14]~output (
	.i(\EX_TO_NS~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[14]~output .bus_hold = "false";
defparam \EX_TO_NS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \EX_TO_NS[15]~output (
	.i(\EX_TO_NS~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[15]~output .bus_hold = "false";
defparam \EX_TO_NS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \EX_TO_NS[16]~output (
	.i(\EX_TO_NS~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[16]~output .bus_hold = "false";
defparam \EX_TO_NS[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \EX_TO_NS[17]~output (
	.i(\EX_TO_NS~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[17]~output .bus_hold = "false";
defparam \EX_TO_NS[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \EX_TO_NS[18]~output (
	.i(\EX_TO_NS~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[18]~output .bus_hold = "false";
defparam \EX_TO_NS[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N16
cycloneive_io_obuf \EX_TO_NS[19]~output (
	.i(\EX_TO_NS~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[19]~output .bus_hold = "false";
defparam \EX_TO_NS[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \EX_TO_NS[20]~output (
	.i(\EX_TO_NS~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[20]~output .bus_hold = "false";
defparam \EX_TO_NS[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \EX_TO_NS[21]~output (
	.i(\EX_TO_NS~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[21]~output .bus_hold = "false";
defparam \EX_TO_NS[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \EX_TO_NS[22]~output (
	.i(\EX_TO_NS~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[22]~output .bus_hold = "false";
defparam \EX_TO_NS[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cycloneive_io_obuf \EX_TO_NS[23]~output (
	.i(\EX_TO_NS~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[23]~output .bus_hold = "false";
defparam \EX_TO_NS[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N16
cycloneive_io_obuf \EX_TO_NS[24]~output (
	.i(\EX_TO_NS~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[24]~output .bus_hold = "false";
defparam \EX_TO_NS[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N9
cycloneive_io_obuf \EX_TO_NS[25]~output (
	.i(\EX_TO_NS~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[25]~output .bus_hold = "false";
defparam \EX_TO_NS[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \EX_TO_NS[26]~output (
	.i(\EX_TO_NS~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[26]~output .bus_hold = "false";
defparam \EX_TO_NS[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
cycloneive_io_obuf \EX_TO_NS[27]~output (
	.i(\EX_TO_NS~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[27]~output .bus_hold = "false";
defparam \EX_TO_NS[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneive_io_obuf \EX_TO_NS[28]~output (
	.i(\EX_TO_NS~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[28]~output .bus_hold = "false";
defparam \EX_TO_NS[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \EX_TO_NS[29]~output (
	.i(\EX_TO_NS~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[29]~output .bus_hold = "false";
defparam \EX_TO_NS[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \EX_TO_NS[30]~output (
	.i(\EX_TO_NS~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[30]~output .bus_hold = "false";
defparam \EX_TO_NS[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \EX_TO_NS[31]~output (
	.i(\EX_TO_NS~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_TO_NS[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_TO_NS[31]~output .bus_hold = "false";
defparam \EX_TO_NS[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \COUNT_NS[0]~output (
	.i(\Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[0]~output .bus_hold = "false";
defparam \COUNT_NS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N9
cycloneive_io_obuf \COUNT_NS[1]~output (
	.i(\Add0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[1]~output .bus_hold = "false";
defparam \COUNT_NS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \COUNT_NS[2]~output (
	.i(\Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[2]~output .bus_hold = "false";
defparam \COUNT_NS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \COUNT_NS[3]~output (
	.i(\Add0~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[3]~output .bus_hold = "false";
defparam \COUNT_NS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneive_io_obuf \COUNT_NS[4]~output (
	.i(\Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[4]~output .bus_hold = "false";
defparam \COUNT_NS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \COUNT_NS[5]~output (
	.i(\Add0~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[5]~output .bus_hold = "false";
defparam \COUNT_NS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \COUNT_NS[6]~output (
	.i(\Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[6]~output .bus_hold = "false";
defparam \COUNT_NS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N16
cycloneive_io_obuf \COUNT_NS[7]~output (
	.i(\Add0~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[7]~output .bus_hold = "false";
defparam \COUNT_NS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \COUNT_NS[8]~output (
	.i(\Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[8]~output .bus_hold = "false";
defparam \COUNT_NS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \COUNT_NS[9]~output (
	.i(\Add0~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[9]~output .bus_hold = "false";
defparam \COUNT_NS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cycloneive_io_obuf \COUNT_NS[10]~output (
	.i(\Add0~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[10]~output .bus_hold = "false";
defparam \COUNT_NS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y11_N2
cycloneive_io_obuf \COUNT_NS[11]~output (
	.i(\Add0~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[11]~output .bus_hold = "false";
defparam \COUNT_NS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \COUNT_NS[12]~output (
	.i(\Add0~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[12]~output .bus_hold = "false";
defparam \COUNT_NS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \COUNT_NS[13]~output (
	.i(\Add0~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[13]~output .bus_hold = "false";
defparam \COUNT_NS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneive_io_obuf \COUNT_NS[14]~output (
	.i(\Add0~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[14]~output .bus_hold = "false";
defparam \COUNT_NS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N16
cycloneive_io_obuf \COUNT_NS[15]~output (
	.i(\Add0~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[15]~output .bus_hold = "false";
defparam \COUNT_NS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \COUNT_NS[16]~output (
	.i(\Add0~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[16]~output .bus_hold = "false";
defparam \COUNT_NS[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \COUNT_NS[17]~output (
	.i(\Add0~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[17]~output .bus_hold = "false";
defparam \COUNT_NS[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \COUNT_NS[18]~output (
	.i(\Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[18]~output .bus_hold = "false";
defparam \COUNT_NS[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \COUNT_NS[19]~output (
	.i(\Add0~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[19]~output .bus_hold = "false";
defparam \COUNT_NS[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \COUNT_NS[20]~output (
	.i(\Add0~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[20]~output .bus_hold = "false";
defparam \COUNT_NS[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \COUNT_NS[21]~output (
	.i(\Add0~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[21]~output .bus_hold = "false";
defparam \COUNT_NS[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \COUNT_NS[22]~output (
	.i(\Add0~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[22]~output .bus_hold = "false";
defparam \COUNT_NS[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \COUNT_NS[23]~output (
	.i(\Add0~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[23]~output .bus_hold = "false";
defparam \COUNT_NS[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \COUNT_NS[24]~output (
	.i(\Add0~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[24]~output .bus_hold = "false";
defparam \COUNT_NS[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \COUNT_NS[25]~output (
	.i(\Add0~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[25]~output .bus_hold = "false";
defparam \COUNT_NS[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N23
cycloneive_io_obuf \COUNT_NS[26]~output (
	.i(\Add0~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[26]~output .bus_hold = "false";
defparam \COUNT_NS[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \COUNT_NS[27]~output (
	.i(\Add0~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[27]~output .bus_hold = "false";
defparam \COUNT_NS[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \COUNT_NS[28]~output (
	.i(\Add0~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[28]~output .bus_hold = "false";
defparam \COUNT_NS[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N2
cycloneive_io_obuf \COUNT_NS[29]~output (
	.i(\Add0~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[29]~output .bus_hold = "false";
defparam \COUNT_NS[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \COUNT_NS[30]~output (
	.i(\Add0~98_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[30]~output .bus_hold = "false";
defparam \COUNT_NS[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneive_io_obuf \COUNT_NS[31]~output (
	.i(\Add0~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT_NS[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT_NS[31]~output .bus_hold = "false";
defparam \COUNT_NS[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \fsm_cs[0]~output (
	.i(\fsm_cs[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsm_cs[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsm_cs[0]~output .bus_hold = "false";
defparam \fsm_cs[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \fsm_cs[1]~output (
	.i(\fsm_cs[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsm_cs[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsm_cs[1]~output .bus_hold = "false";
defparam \fsm_cs[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \fsm_cs[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsm_cs[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsm_cs[2]~output .bus_hold = "false";
defparam \fsm_cs[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \fsm_ns[0]~output (
	.i(\Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsm_ns[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsm_ns[0]~output .bus_hold = "false";
defparam \fsm_ns[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N2
cycloneive_io_obuf \fsm_ns[1]~output (
	.i(\Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsm_ns[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsm_ns[1]~output .bus_hold = "false";
defparam \fsm_ns[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneive_io_obuf \fsm_ns[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fsm_ns[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \fsm_ns[2]~output .bus_hold = "false";
defparam \fsm_ns[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \SYSCLK~input (
	.i(SYSCLK),
	.ibar(gnd),
	.o(\SYSCLK~input_o ));
// synopsys translate_off
defparam \SYSCLK~input .bus_hold = "false";
defparam \SYSCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \SYSCLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SYSCLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SYSCLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \SYSCLK~inputclkctrl .clock_type = "global clock";
defparam \SYSCLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \PADDR[0]~input (
	.i(PADDR[0]),
	.ibar(gnd),
	.o(\PADDR[0]~input_o ));
// synopsys translate_off
defparam \PADDR[0]~input .bus_hold = "false";
defparam \PADDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N1
cycloneive_io_ibuf \PWRITE~input (
	.i(PWRITE),
	.ibar(gnd),
	.o(\PWRITE~input_o ));
// synopsys translate_off
defparam \PWRITE~input .bus_hold = "false";
defparam \PWRITE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N22
cycloneive_io_ibuf \PSEL~input (
	.i(PSEL),
	.ibar(gnd),
	.o(\PSEL~input_o ));
// synopsys translate_off
defparam \PSEL~input .bus_hold = "false";
defparam \PSEL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \PENABLE~input (
	.i(PENABLE),
	.ibar(gnd),
	.o(\PENABLE~input_o ));
// synopsys translate_off
defparam \PENABLE~input .bus_hold = "false";
defparam \PENABLE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = (!\PADDR[0]~input_o  & (\PWRITE~input_o  & (\PSEL~input_o  & \PENABLE~input_o )))

	.dataa(\PADDR[0]~input_o ),
	.datab(\PWRITE~input_o ),
	.datac(\PSEL~input_o ),
	.datad(\PENABLE~input_o ),
	.cin(gnd),
	.combout(\always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \always4~0 .lut_mask = 16'h4000;
defparam \always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \PWDATA[3]~input (
	.i(PWDATA[3]),
	.ibar(gnd),
	.o(\PWDATA[3]~input_o ));
// synopsys translate_off
defparam \PWDATA[3]~input .bus_hold = "false";
defparam \PWDATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \EX_CON_NS~3 (
// Equation(s):
// \EX_CON_NS~3_combout  = (\always4~0_combout  & (\PWDATA[3]~input_o )) # (!\always4~0_combout  & ((\EX_CON[3]~reg0_q )))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\PWDATA[3]~input_o ),
	.datad(\EX_CON[3]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~3 .lut_mask = 16'hF3C0;
defparam \EX_CON_NS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \EX_CON[3]~reg0feeder (
// Equation(s):
// \EX_CON[3]~reg0feeder_combout  = \EX_CON_NS~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_CON_NS~3_combout ),
	.cin(gnd),
	.combout(\EX_CON[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \EX_CON[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \RST_B~input (
	.i(RST_B),
	.ibar(gnd),
	.o(\RST_B~input_o ));
// synopsys translate_off
defparam \RST_B~input .bus_hold = "false";
defparam \RST_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \RST_B~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RST_B~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST_B~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RST_B~inputclkctrl .clock_type = "global clock";
defparam \RST_B~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \EX_CON[3]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_CON[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[3]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
cycloneive_io_ibuf \PWDATA[1]~input (
	.i(PWDATA[1]),
	.ibar(gnd),
	.o(\PWDATA[1]~input_o ));
// synopsys translate_off
defparam \PWDATA[1]~input .bus_hold = "false";
defparam \PWDATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N28
cycloneive_lcell_comb \EX_CON_NS~1 (
// Equation(s):
// \EX_CON_NS~1_combout  = (\always4~0_combout  & (\PWDATA[1]~input_o )) # (!\always4~0_combout  & ((\EX_CON[1]~reg0_q )))

	.dataa(\PWDATA[1]~input_o ),
	.datab(\always4~0_combout ),
	.datac(gnd),
	.datad(\EX_CON[1]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~1 .lut_mask = 16'hBB88;
defparam \EX_CON_NS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N3
dffeas \EX_CON[1]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~1_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[1]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\PENABLE~input_o  & ((\fsm_cs[1]~reg0_q ) # ((\PSEL~input_o  & \fsm_cs[0]~reg0_q )))) # (!\PENABLE~input_o  & (\fsm_cs[1]~reg0_q  & ((\fsm_cs[0]~reg0_q ) # (!\PSEL~input_o ))))

	.dataa(\PENABLE~input_o ),
	.datab(\PSEL~input_o ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\fsm_cs[1]~reg0_q ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hFB80;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = \COUNT[0]~reg0_q  $ (VCC)
// \Add0~5  = CARRY(\COUNT[0]~reg0_q )

	.dataa(gnd),
	.datab(\COUNT[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h33CC;
defparam \Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & (\Add0~4_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\Add0~4_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h0020;
defparam \Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \COUNT[0]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~6_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[0]~reg0 .is_wysiwyg = "true";
defparam \COUNT[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneive_lcell_comb \Add0~7 (
// Equation(s):
// \Add0~7_combout  = (\COUNT[1]~reg0_q  & (!\Add0~5 )) # (!\COUNT[1]~reg0_q  & ((\Add0~5 ) # (GND)))
// \Add0~8  = CARRY((!\Add0~5 ) # (!\COUNT[1]~reg0_q ))

	.dataa(gnd),
	.datab(\COUNT[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~7_combout ),
	.cout(\Add0~8 ));
// synopsys translate_off
defparam \Add0~7 .lut_mask = 16'h3C3F;
defparam \Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = (\Add0~7_combout  & (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & !\Equal1~20_combout )))

	.dataa(\Add0~7_combout ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\fsm_cs[1]~reg0_q ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h0020;
defparam \Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \COUNT[1]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~9_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[1]~reg0 .is_wysiwyg = "true";
defparam \COUNT[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\COUNT[2]~reg0_q  & (\Add0~8  $ (GND))) # (!\COUNT[2]~reg0_q  & (!\Add0~8  & VCC))
// \Add0~11  = CARRY((\COUNT[2]~reg0_q  & !\Add0~8 ))

	.dataa(gnd),
	.datab(\COUNT[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~8 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hC30C;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & (\Add0~10_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\Add0~10_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h0020;
defparam \Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \COUNT[2]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~12_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[2]~reg0 .is_wysiwyg = "true";
defparam \COUNT[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_combout  = (\COUNT[3]~reg0_q  & (!\Add0~11 )) # (!\COUNT[3]~reg0_q  & ((\Add0~11 ) # (GND)))
// \Add0~14  = CARRY((!\Add0~11 ) # (!\COUNT[3]~reg0_q ))

	.dataa(\COUNT[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~13_combout ),
	.cout(\Add0~14 ));
// synopsys translate_off
defparam \Add0~13 .lut_mask = 16'h5A5F;
defparam \Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & (\Add0~13_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\Add0~13_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~15 .lut_mask = 16'h0020;
defparam \Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \COUNT[3]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~15_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[3]~reg0 .is_wysiwyg = "true";
defparam \COUNT[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\COUNT[4]~reg0_q  & (\Add0~14  $ (GND))) # (!\COUNT[4]~reg0_q  & (!\Add0~14  & VCC))
// \Add0~17  = CARRY((\COUNT[4]~reg0_q  & !\Add0~14 ))

	.dataa(\COUNT[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~14 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & (\Add0~16_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\Add0~16_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h0020;
defparam \Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \COUNT[4]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[4]~reg0 .is_wysiwyg = "true";
defparam \COUNT[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \Add0~19 (
// Equation(s):
// \Add0~19_combout  = (\COUNT[5]~reg0_q  & (!\Add0~17 )) # (!\COUNT[5]~reg0_q  & ((\Add0~17 ) # (GND)))
// \Add0~20  = CARRY((!\Add0~17 ) # (!\COUNT[5]~reg0_q ))

	.dataa(\COUNT[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~19_combout ),
	.cout(\Add0~20 ));
// synopsys translate_off
defparam \Add0~19 .lut_mask = 16'h5A5F;
defparam \Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~19_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~19_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~21 .lut_mask = 16'h0040;
defparam \Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \COUNT[5]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~21_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[5]~reg0 .is_wysiwyg = "true";
defparam \COUNT[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\COUNT[6]~reg0_q  & (\Add0~20  $ (GND))) # (!\COUNT[6]~reg0_q  & (!\Add0~20  & VCC))
// \Add0~23  = CARRY((\COUNT[6]~reg0_q  & !\Add0~20 ))

	.dataa(\COUNT[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~20 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'hA50A;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~22_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~22_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h0040;
defparam \Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N29
dffeas \COUNT[6]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~24_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[6]~reg0 .is_wysiwyg = "true";
defparam \COUNT[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_combout  = (\COUNT[7]~reg0_q  & (!\Add0~23 )) # (!\COUNT[7]~reg0_q  & ((\Add0~23 ) # (GND)))
// \Add0~26  = CARRY((!\Add0~23 ) # (!\COUNT[7]~reg0_q ))

	.dataa(\COUNT[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~25_combout ),
	.cout(\Add0~26 ));
// synopsys translate_off
defparam \Add0~25 .lut_mask = 16'h5A5F;
defparam \Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \Add0~27 (
// Equation(s):
// \Add0~27_combout  = (\Add0~25_combout  & (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & !\Equal1~20_combout )))

	.dataa(\Add0~25_combout ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\fsm_cs[1]~reg0_q ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~27 .lut_mask = 16'h0020;
defparam \Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N31
dffeas \COUNT[7]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~27_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[7]~reg0 .is_wysiwyg = "true";
defparam \COUNT[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\COUNT[8]~reg0_q  & (\Add0~26  $ (GND))) # (!\COUNT[8]~reg0_q  & (!\Add0~26  & VCC))
// \Add0~29  = CARRY((\COUNT[8]~reg0_q  & !\Add0~26 ))

	.dataa(\COUNT[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~26 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & (\Add0~28_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\Add0~28_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h0020;
defparam \Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \COUNT[8]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[8]~reg0 .is_wysiwyg = "true";
defparam \COUNT[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \Add0~31 (
// Equation(s):
// \Add0~31_combout  = (\COUNT[9]~reg0_q  & (!\Add0~29 )) # (!\COUNT[9]~reg0_q  & ((\Add0~29 ) # (GND)))
// \Add0~32  = CARRY((!\Add0~29 ) # (!\COUNT[9]~reg0_q ))

	.dataa(\COUNT[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~31_combout ),
	.cout(\Add0~32 ));
// synopsys translate_off
defparam \Add0~31 .lut_mask = 16'h5A5F;
defparam \Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_combout  = (\fsm_cs[1]~reg0_q  & (\Add0~31_combout  & (!\fsm_cs[0]~reg0_q  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\Add0~31_combout ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~33 .lut_mask = 16'h0008;
defparam \Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \COUNT[9]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~33_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[9]~reg0 .is_wysiwyg = "true";
defparam \COUNT[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\COUNT[10]~reg0_q  & (\Add0~32  $ (GND))) # (!\COUNT[10]~reg0_q  & (!\Add0~32  & VCC))
// \Add0~35  = CARRY((\COUNT[10]~reg0_q  & !\Add0~32 ))

	.dataa(gnd),
	.datab(\COUNT[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~32 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'hC30C;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~34_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~34_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h0040;
defparam \Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \COUNT[10]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[10]~reg0 .is_wysiwyg = "true";
defparam \COUNT[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_combout  = (\COUNT[11]~reg0_q  & (!\Add0~35 )) # (!\COUNT[11]~reg0_q  & ((\Add0~35 ) # (GND)))
// \Add0~38  = CARRY((!\Add0~35 ) # (!\COUNT[11]~reg0_q ))

	.dataa(\COUNT[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~37_combout ),
	.cout(\Add0~38 ));
// synopsys translate_off
defparam \Add0~37 .lut_mask = 16'h5A5F;
defparam \Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \Add0~39 (
// Equation(s):
// \Add0~39_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~37_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~37_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~39 .lut_mask = 16'h0040;
defparam \Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \COUNT[11]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~39_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[11]~reg0 .is_wysiwyg = "true";
defparam \COUNT[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\COUNT[12]~reg0_q  & (\Add0~38  $ (GND))) # (!\COUNT[12]~reg0_q  & (!\Add0~38  & VCC))
// \Add0~41  = CARRY((\COUNT[12]~reg0_q  & !\Add0~38 ))

	.dataa(\COUNT[12]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~38 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hA50A;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~40_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~40_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h0040;
defparam \Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N17
dffeas \COUNT[12]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[12]~reg0 .is_wysiwyg = "true";
defparam \COUNT[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_lcell_comb \Add0~43 (
// Equation(s):
// \Add0~43_combout  = (\COUNT[13]~reg0_q  & (!\Add0~41 )) # (!\COUNT[13]~reg0_q  & ((\Add0~41 ) # (GND)))
// \Add0~44  = CARRY((!\Add0~41 ) # (!\COUNT[13]~reg0_q ))

	.dataa(gnd),
	.datab(\COUNT[13]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~43_combout ),
	.cout(\Add0~44 ));
// synopsys translate_off
defparam \Add0~43 .lut_mask = 16'h3C3F;
defparam \Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (!\fsm_cs[0]~reg0_q  & (\Add0~43_combout  & (\fsm_cs[1]~reg0_q  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\Add0~43_combout ),
	.datac(\fsm_cs[1]~reg0_q ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~45 .lut_mask = 16'h0040;
defparam \Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N11
dffeas \COUNT[13]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~45_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[13]~reg0 .is_wysiwyg = "true";
defparam \COUNT[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\COUNT[14]~reg0_q  & (\Add0~44  $ (GND))) # (!\COUNT[14]~reg0_q  & (!\Add0~44  & VCC))
// \Add0~47  = CARRY((\COUNT[14]~reg0_q  & !\Add0~44 ))

	.dataa(gnd),
	.datab(\COUNT[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~44 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'hC30C;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & (\Add0~46_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\Add0~46_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h0020;
defparam \Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \COUNT[14]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[14]~reg0 .is_wysiwyg = "true";
defparam \COUNT[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_combout  = (\COUNT[15]~reg0_q  & (!\Add0~47 )) # (!\COUNT[15]~reg0_q  & ((\Add0~47 ) # (GND)))
// \Add0~50  = CARRY((!\Add0~47 ) # (!\COUNT[15]~reg0_q ))

	.dataa(\COUNT[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~49_combout ),
	.cout(\Add0~50 ));
// synopsys translate_off
defparam \Add0~49 .lut_mask = 16'h5A5F;
defparam \Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \Add0~51 (
// Equation(s):
// \Add0~51_combout  = (\fsm_cs[1]~reg0_q  & (\Add0~49_combout  & (!\fsm_cs[0]~reg0_q  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\Add0~49_combout ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~51 .lut_mask = 16'h0008;
defparam \Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \COUNT[15]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~51_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[15]~reg0 .is_wysiwyg = "true";
defparam \COUNT[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (\PADDR[0]~input_o  & (\PWRITE~input_o  & (\PSEL~input_o  & \PENABLE~input_o )))

	.dataa(\PADDR[0]~input_o ),
	.datab(\PWRITE~input_o ),
	.datac(\PSEL~input_o ),
	.datad(\PENABLE~input_o ),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'h8000;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N22
cycloneive_io_ibuf \PWDATA[14]~input (
	.i(PWDATA[14]),
	.ibar(gnd),
	.o(\PWDATA[14]~input_o ));
// synopsys translate_off
defparam \PWDATA[14]~input .bus_hold = "false";
defparam \PWDATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \EX_TO_NS~14 (
// Equation(s):
// \EX_TO_NS~14_combout  = (\always3~0_combout  & (\PWDATA[14]~input_o )) # (!\always3~0_combout  & ((\EX_TO[14]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[14]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[14]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~14 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \EX_TO[14]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~14_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[14]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \PWDATA[15]~input (
	.i(PWDATA[15]),
	.ibar(gnd),
	.o(\PWDATA[15]~input_o ));
// synopsys translate_off
defparam \PWDATA[15]~input .bus_hold = "false";
defparam \PWDATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \EX_TO_NS~15 (
// Equation(s):
// \EX_TO_NS~15_combout  = (\always3~0_combout  & ((\PWDATA[15]~input_o ))) # (!\always3~0_combout  & (\EX_TO[15]~reg0_q ))

	.dataa(gnd),
	.datab(\EX_TO[15]~reg0_q ),
	.datac(\always3~0_combout ),
	.datad(\PWDATA[15]~input_o ),
	.cin(gnd),
	.combout(\EX_TO_NS~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~15 .lut_mask = 16'hFC0C;
defparam \EX_TO_NS~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \EX_TO[15]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~15_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[15]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (\COUNT[15]~reg0_q  & (\EX_TO[15]~reg0_q  & (\EX_TO[14]~reg0_q  $ (!\COUNT[14]~reg0_q )))) # (!\COUNT[15]~reg0_q  & (!\EX_TO[15]~reg0_q  & (\EX_TO[14]~reg0_q  $ (!\COUNT[14]~reg0_q ))))

	.dataa(\COUNT[15]~reg0_q ),
	.datab(\EX_TO[14]~reg0_q ),
	.datac(\COUNT[14]~reg0_q ),
	.datad(\EX_TO[15]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = 16'h8241;
defparam \Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N22
cycloneive_io_ibuf \PWDATA[10]~input (
	.i(PWDATA[10]),
	.ibar(gnd),
	.o(\PWDATA[10]~input_o ));
// synopsys translate_off
defparam \PWDATA[10]~input .bus_hold = "false";
defparam \PWDATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N30
cycloneive_lcell_comb \EX_TO_NS~10 (
// Equation(s):
// \EX_TO_NS~10_combout  = (\always3~0_combout  & (\PWDATA[10]~input_o )) # (!\always3~0_combout  & ((\EX_TO[10]~reg0_q )))

	.dataa(gnd),
	.datab(\PWDATA[10]~input_o ),
	.datac(\EX_TO[10]~reg0_q ),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\EX_TO_NS~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~10 .lut_mask = 16'hCCF0;
defparam \EX_TO_NS~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N27
dffeas \EX_TO[10]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~10_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[10]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \PWDATA[11]~input (
	.i(PWDATA[11]),
	.ibar(gnd),
	.o(\PWDATA[11]~input_o ));
// synopsys translate_off
defparam \PWDATA[11]~input .bus_hold = "false";
defparam \PWDATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N0
cycloneive_lcell_comb \EX_TO_NS~11 (
// Equation(s):
// \EX_TO_NS~11_combout  = (\always3~0_combout  & (\PWDATA[11]~input_o )) # (!\always3~0_combout  & ((\EX_TO[11]~reg0_q )))

	.dataa(gnd),
	.datab(\PWDATA[11]~input_o ),
	.datac(\EX_TO[11]~reg0_q ),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\EX_TO_NS~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~11 .lut_mask = 16'hCCF0;
defparam \EX_TO_NS~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N1
dffeas \EX_TO[11]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO_NS~11_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[11]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N10
cycloneive_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (\EX_TO[10]~reg0_q  & (\COUNT[10]~reg0_q  & (\EX_TO[11]~reg0_q  $ (!\COUNT[11]~reg0_q )))) # (!\EX_TO[10]~reg0_q  & (!\COUNT[10]~reg0_q  & (\EX_TO[11]~reg0_q  $ (!\COUNT[11]~reg0_q ))))

	.dataa(\EX_TO[10]~reg0_q ),
	.datab(\EX_TO[11]~reg0_q ),
	.datac(\COUNT[11]~reg0_q ),
	.datad(\COUNT[10]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h8241;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \PWDATA[13]~input (
	.i(PWDATA[13]),
	.ibar(gnd),
	.o(\PWDATA[13]~input_o ));
// synopsys translate_off
defparam \PWDATA[13]~input .bus_hold = "false";
defparam \PWDATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \EX_TO_NS~13 (
// Equation(s):
// \EX_TO_NS~13_combout  = (\always3~0_combout  & (\PWDATA[13]~input_o )) # (!\always3~0_combout  & ((\EX_TO[13]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[13]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[13]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~13 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N7
dffeas \EX_TO[13]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~13_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[13]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cycloneive_io_ibuf \PWDATA[12]~input (
	.i(PWDATA[12]),
	.ibar(gnd),
	.o(\PWDATA[12]~input_o ));
// synopsys translate_off
defparam \PWDATA[12]~input .bus_hold = "false";
defparam \PWDATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \EX_TO_NS~12 (
// Equation(s):
// \EX_TO_NS~12_combout  = (\always3~0_combout  & (\PWDATA[12]~input_o )) # (!\always3~0_combout  & ((\EX_TO[12]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[12]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[12]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~12 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N19
dffeas \EX_TO[12]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~12_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[12]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneive_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (\COUNT[13]~reg0_q  & (\EX_TO[13]~reg0_q  & (\COUNT[12]~reg0_q  $ (!\EX_TO[12]~reg0_q )))) # (!\COUNT[13]~reg0_q  & (!\EX_TO[13]~reg0_q  & (\COUNT[12]~reg0_q  $ (!\EX_TO[12]~reg0_q ))))

	.dataa(\COUNT[13]~reg0_q ),
	.datab(\COUNT[12]~reg0_q ),
	.datac(\EX_TO[13]~reg0_q ),
	.datad(\EX_TO[12]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'h8421;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cycloneive_io_ibuf \PWDATA[8]~input (
	.i(PWDATA[8]),
	.ibar(gnd),
	.o(\PWDATA[8]~input_o ));
// synopsys translate_off
defparam \PWDATA[8]~input .bus_hold = "false";
defparam \PWDATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \EX_TO_NS~8 (
// Equation(s):
// \EX_TO_NS~8_combout  = (\always3~0_combout  & (\PWDATA[8]~input_o )) # (!\always3~0_combout  & ((\EX_TO[8]~reg0_q )))

	.dataa(\PWDATA[8]~input_o ),
	.datab(\always3~0_combout ),
	.datac(\EX_TO[8]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_TO_NS~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~8 .lut_mask = 16'hB8B8;
defparam \EX_TO_NS~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \EX_TO[8]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO_NS~8_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[8]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \PWDATA[9]~input (
	.i(PWDATA[9]),
	.ibar(gnd),
	.o(\PWDATA[9]~input_o ));
// synopsys translate_off
defparam \PWDATA[9]~input .bus_hold = "false";
defparam \PWDATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \EX_TO_NS~9 (
// Equation(s):
// \EX_TO_NS~9_combout  = (\always3~0_combout  & (\PWDATA[9]~input_o )) # (!\always3~0_combout  & ((\EX_TO[9]~reg0_q )))

	.dataa(gnd),
	.datab(\always3~0_combout ),
	.datac(\PWDATA[9]~input_o ),
	.datad(\EX_TO[9]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~9 .lut_mask = 16'hF3C0;
defparam \EX_TO_NS~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \EX_TO[9]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~9_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[9]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (\EX_TO[8]~reg0_q  & (\COUNT[8]~reg0_q  & (\EX_TO[9]~reg0_q  $ (!\COUNT[9]~reg0_q )))) # (!\EX_TO[8]~reg0_q  & (!\COUNT[8]~reg0_q  & (\EX_TO[9]~reg0_q  $ (!\COUNT[9]~reg0_q ))))

	.dataa(\EX_TO[8]~reg0_q ),
	.datab(\EX_TO[9]~reg0_q ),
	.datac(\COUNT[8]~reg0_q ),
	.datad(\COUNT[9]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h8421;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = (\Equal1~8_combout  & (\Equal1~6_combout  & (\Equal1~7_combout  & \Equal1~5_combout )))

	.dataa(\Equal1~8_combout ),
	.datab(\Equal1~6_combout ),
	.datac(\Equal1~7_combout ),
	.datad(\Equal1~5_combout ),
	.cin(gnd),
	.combout(\Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~9 .lut_mask = 16'h8000;
defparam \Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (\COUNT[16]~reg0_q  & (\Add0~50  $ (GND))) # (!\COUNT[16]~reg0_q  & (!\Add0~50  & VCC))
// \Add0~53  = CARRY((\COUNT[16]~reg0_q  & !\Add0~50 ))

	.dataa(gnd),
	.datab(\COUNT[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~50 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~52_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~52_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h0040;
defparam \Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \COUNT[16]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[16]~reg0 .is_wysiwyg = "true";
defparam \COUNT[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneive_lcell_comb \Add0~55 (
// Equation(s):
// \Add0~55_combout  = (\COUNT[17]~reg0_q  & (!\Add0~53 )) # (!\COUNT[17]~reg0_q  & ((\Add0~53 ) # (GND)))
// \Add0~56  = CARRY((!\Add0~53 ) # (!\COUNT[17]~reg0_q ))

	.dataa(\COUNT[17]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~55_combout ),
	.cout(\Add0~56 ));
// synopsys translate_off
defparam \Add0~55 .lut_mask = 16'h5A5F;
defparam \Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_combout  = (\Add0~55_combout  & (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & !\Equal1~20_combout )))

	.dataa(\Add0~55_combout ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~57 .lut_mask = 16'h0008;
defparam \Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \COUNT[17]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~57_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[17]~reg0 .is_wysiwyg = "true";
defparam \COUNT[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (\COUNT[18]~reg0_q  & (\Add0~56  $ (GND))) # (!\COUNT[18]~reg0_q  & (!\Add0~56  & VCC))
// \Add0~59  = CARRY((\COUNT[18]~reg0_q  & !\Add0~56 ))

	.dataa(gnd),
	.datab(\COUNT[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~56 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'hC30C;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & (\Add0~58_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\Add0~58_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'h0020;
defparam \Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \COUNT[18]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[18]~reg0 .is_wysiwyg = "true";
defparam \COUNT[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneive_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_combout  = (\COUNT[19]~reg0_q  & (!\Add0~59 )) # (!\COUNT[19]~reg0_q  & ((\Add0~59 ) # (GND)))
// \Add0~62  = CARRY((!\Add0~59 ) # (!\COUNT[19]~reg0_q ))

	.dataa(\COUNT[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~61_combout ),
	.cout(\Add0~62 ));
// synopsys translate_off
defparam \Add0~61 .lut_mask = 16'h5A5F;
defparam \Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \Add0~63 (
// Equation(s):
// \Add0~63_combout  = (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & (\Add0~61_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\Add0~61_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~63 .lut_mask = 16'h0020;
defparam \Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \COUNT[19]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~63_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[19]~reg0 .is_wysiwyg = "true";
defparam \COUNT[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneive_lcell_comb \Add0~64 (
// Equation(s):
// \Add0~64_combout  = (\COUNT[20]~reg0_q  & (\Add0~62  $ (GND))) # (!\COUNT[20]~reg0_q  & (!\Add0~62  & VCC))
// \Add0~65  = CARRY((\COUNT[20]~reg0_q  & !\Add0~62 ))

	.dataa(\COUNT[20]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~62 ),
	.combout(\Add0~64_combout ),
	.cout(\Add0~65 ));
// synopsys translate_off
defparam \Add0~64 .lut_mask = 16'hA50A;
defparam \Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \Add0~66 (
// Equation(s):
// \Add0~66_combout  = (!\Equal1~20_combout  & (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & \Add0~64_combout )))

	.dataa(\Equal1~20_combout ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Add0~64_combout ),
	.cin(gnd),
	.combout(\Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~66 .lut_mask = 16'h0400;
defparam \Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \COUNT[20]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~66_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[20]~reg0 .is_wysiwyg = "true";
defparam \COUNT[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_lcell_comb \Add0~67 (
// Equation(s):
// \Add0~67_combout  = (\COUNT[21]~reg0_q  & (!\Add0~65 )) # (!\COUNT[21]~reg0_q  & ((\Add0~65 ) # (GND)))
// \Add0~68  = CARRY((!\Add0~65 ) # (!\COUNT[21]~reg0_q ))

	.dataa(\COUNT[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~65 ),
	.combout(\Add0~67_combout ),
	.cout(\Add0~68 ));
// synopsys translate_off
defparam \Add0~67 .lut_mask = 16'h5A5F;
defparam \Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_combout  = (!\Equal1~20_combout  & (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & \Add0~67_combout )))

	.dataa(\Equal1~20_combout ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Add0~67_combout ),
	.cin(gnd),
	.combout(\Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~69 .lut_mask = 16'h0400;
defparam \Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \COUNT[21]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~69_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[21]~reg0 .is_wysiwyg = "true";
defparam \COUNT[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneive_lcell_comb \Add0~70 (
// Equation(s):
// \Add0~70_combout  = (\COUNT[22]~reg0_q  & (\Add0~68  $ (GND))) # (!\COUNT[22]~reg0_q  & (!\Add0~68  & VCC))
// \Add0~71  = CARRY((\COUNT[22]~reg0_q  & !\Add0~68 ))

	.dataa(gnd),
	.datab(\COUNT[22]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~68 ),
	.combout(\Add0~70_combout ),
	.cout(\Add0~71 ));
// synopsys translate_off
defparam \Add0~70 .lut_mask = 16'hC30C;
defparam \Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N28
cycloneive_lcell_comb \Add0~72 (
// Equation(s):
// \Add0~72_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~70_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~70_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~72 .lut_mask = 16'h0040;
defparam \Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N29
dffeas \COUNT[22]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~72_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[22]~reg0 .is_wysiwyg = "true";
defparam \COUNT[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneive_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_combout  = (\COUNT[23]~reg0_q  & (!\Add0~71 )) # (!\COUNT[23]~reg0_q  & ((\Add0~71 ) # (GND)))
// \Add0~74  = CARRY((!\Add0~71 ) # (!\COUNT[23]~reg0_q ))

	.dataa(gnd),
	.datab(\COUNT[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~71 ),
	.combout(\Add0~73_combout ),
	.cout(\Add0~74 ));
// synopsys translate_off
defparam \Add0~73 .lut_mask = 16'h3C3F;
defparam \Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N14
cycloneive_lcell_comb \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~73_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~73_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~75 .lut_mask = 16'h0040;
defparam \Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N31
dffeas \COUNT[23]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~75_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[23]~reg0 .is_wysiwyg = "true";
defparam \COUNT[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneive_lcell_comb \Add0~76 (
// Equation(s):
// \Add0~76_combout  = (\COUNT[24]~reg0_q  & (\Add0~74  $ (GND))) # (!\COUNT[24]~reg0_q  & (!\Add0~74  & VCC))
// \Add0~77  = CARRY((\COUNT[24]~reg0_q  & !\Add0~74 ))

	.dataa(\COUNT[24]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~74 ),
	.combout(\Add0~76_combout ),
	.cout(\Add0~77 ));
// synopsys translate_off
defparam \Add0~76 .lut_mask = 16'hA50A;
defparam \Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \Add0~78 (
// Equation(s):
// \Add0~78_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~76_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~76_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~78 .lut_mask = 16'h0040;
defparam \Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \COUNT[24]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~78_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[24]~reg0 .is_wysiwyg = "true";
defparam \COUNT[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_lcell_comb \Add0~79 (
// Equation(s):
// \Add0~79_combout  = (\COUNT[25]~reg0_q  & (!\Add0~77 )) # (!\COUNT[25]~reg0_q  & ((\Add0~77 ) # (GND)))
// \Add0~80  = CARRY((!\Add0~77 ) # (!\COUNT[25]~reg0_q ))

	.dataa(gnd),
	.datab(\COUNT[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~77 ),
	.combout(\Add0~79_combout ),
	.cout(\Add0~80 ));
// synopsys translate_off
defparam \Add0~79 .lut_mask = 16'h3C3F;
defparam \Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_combout  = (!\Equal1~20_combout  & (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & \Add0~79_combout )))

	.dataa(\Equal1~20_combout ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Add0~79_combout ),
	.cin(gnd),
	.combout(\Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~81 .lut_mask = 16'h0400;
defparam \Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \COUNT[25]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~81_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[25]~reg0 .is_wysiwyg = "true";
defparam \COUNT[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_lcell_comb \Add0~82 (
// Equation(s):
// \Add0~82_combout  = (\COUNT[26]~reg0_q  & (\Add0~80  $ (GND))) # (!\COUNT[26]~reg0_q  & (!\Add0~80  & VCC))
// \Add0~83  = CARRY((\COUNT[26]~reg0_q  & !\Add0~80 ))

	.dataa(\COUNT[26]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~80 ),
	.combout(\Add0~82_combout ),
	.cout(\Add0~83 ));
// synopsys translate_off
defparam \Add0~82 .lut_mask = 16'hA50A;
defparam \Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N0
cycloneive_lcell_comb \Add0~84 (
// Equation(s):
// \Add0~84_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~82_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~82_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~84 .lut_mask = 16'h0040;
defparam \Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N1
dffeas \COUNT[26]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~84_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[26]~reg0 .is_wysiwyg = "true";
defparam \COUNT[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_combout  = (\COUNT[27]~reg0_q  & (!\Add0~83 )) # (!\COUNT[27]~reg0_q  & ((\Add0~83 ) # (GND)))
// \Add0~86  = CARRY((!\Add0~83 ) # (!\COUNT[27]~reg0_q ))

	.dataa(\COUNT[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~83 ),
	.combout(\Add0~85_combout ),
	.cout(\Add0~86 ));
// synopsys translate_off
defparam \Add0~85 .lut_mask = 16'h5A5F;
defparam \Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N26
cycloneive_lcell_comb \Add0~87 (
// Equation(s):
// \Add0~87_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (!\Equal1~20_combout  & \Add0~85_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Equal1~20_combout ),
	.datad(\Add0~85_combout ),
	.cin(gnd),
	.combout(\Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~87 .lut_mask = 16'h0400;
defparam \Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N27
dffeas \COUNT[27]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~87_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[27]~reg0 .is_wysiwyg = "true";
defparam \COUNT[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N29
cycloneive_io_ibuf \PWDATA[26]~input (
	.i(PWDATA[26]),
	.ibar(gnd),
	.o(\PWDATA[26]~input_o ));
// synopsys translate_off
defparam \PWDATA[26]~input .bus_hold = "false";
defparam \PWDATA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N30
cycloneive_lcell_comb \EX_TO_NS~26 (
// Equation(s):
// \EX_TO_NS~26_combout  = (\always3~0_combout  & (\PWDATA[26]~input_o )) # (!\always3~0_combout  & ((\EX_TO[26]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[26]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[26]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~26 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N21
dffeas \EX_TO[26]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~26_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[26]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N29
cycloneive_io_ibuf \PWDATA[27]~input (
	.i(PWDATA[27]),
	.ibar(gnd),
	.o(\PWDATA[27]~input_o ));
// synopsys translate_off
defparam \PWDATA[27]~input .bus_hold = "false";
defparam \PWDATA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneive_lcell_comb \EX_TO_NS~27 (
// Equation(s):
// \EX_TO_NS~27_combout  = (\always3~0_combout  & (\PWDATA[27]~input_o )) # (!\always3~0_combout  & ((\EX_TO[27]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[27]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[27]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~27 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N9
dffeas \EX_TO[27]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~27_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[27]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N20
cycloneive_lcell_comb \Equal1~16 (
// Equation(s):
// \Equal1~16_combout  = (\COUNT[27]~reg0_q  & (\EX_TO[27]~reg0_q  & (\COUNT[26]~reg0_q  $ (!\EX_TO[26]~reg0_q )))) # (!\COUNT[27]~reg0_q  & (!\EX_TO[27]~reg0_q  & (\COUNT[26]~reg0_q  $ (!\EX_TO[26]~reg0_q ))))

	.dataa(\COUNT[27]~reg0_q ),
	.datab(\COUNT[26]~reg0_q ),
	.datac(\EX_TO[26]~reg0_q ),
	.datad(\EX_TO[27]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~16 .lut_mask = 16'h8241;
defparam \Equal1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N8
cycloneive_io_ibuf \PWDATA[24]~input (
	.i(PWDATA[24]),
	.ibar(gnd),
	.o(\PWDATA[24]~input_o ));
// synopsys translate_off
defparam \PWDATA[24]~input .bus_hold = "false";
defparam \PWDATA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \EX_TO_NS~24 (
// Equation(s):
// \EX_TO_NS~24_combout  = (\always3~0_combout  & (\PWDATA[24]~input_o )) # (!\always3~0_combout  & ((\EX_TO[24]~reg0_q )))

	.dataa(gnd),
	.datab(\PWDATA[24]~input_o ),
	.datac(\always3~0_combout ),
	.datad(\EX_TO[24]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~24 .lut_mask = 16'hCFC0;
defparam \EX_TO_NS~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \EX_TO[24]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~24_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[24]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \PWDATA[25]~input (
	.i(PWDATA[25]),
	.ibar(gnd),
	.o(\PWDATA[25]~input_o ));
// synopsys translate_off
defparam \PWDATA[25]~input .bus_hold = "false";
defparam \PWDATA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
cycloneive_lcell_comb \EX_TO_NS~25 (
// Equation(s):
// \EX_TO_NS~25_combout  = (\always3~0_combout  & (\PWDATA[25]~input_o )) # (!\always3~0_combout  & ((\EX_TO[25]~reg0_q )))

	.dataa(gnd),
	.datab(\PWDATA[25]~input_o ),
	.datac(\EX_TO[25]~reg0_q ),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\EX_TO_NS~25_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~25 .lut_mask = 16'hCCF0;
defparam \EX_TO_NS~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \EX_TO[25]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~25_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[25]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \Equal1~15 (
// Equation(s):
// \Equal1~15_combout  = (\COUNT[24]~reg0_q  & (\EX_TO[24]~reg0_q  & (\COUNT[25]~reg0_q  $ (!\EX_TO[25]~reg0_q )))) # (!\COUNT[24]~reg0_q  & (!\EX_TO[24]~reg0_q  & (\COUNT[25]~reg0_q  $ (!\EX_TO[25]~reg0_q ))))

	.dataa(\COUNT[24]~reg0_q ),
	.datab(\COUNT[25]~reg0_q ),
	.datac(\EX_TO[24]~reg0_q ),
	.datad(\EX_TO[25]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~15 .lut_mask = 16'h8421;
defparam \Equal1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N29
cycloneive_io_ibuf \PWDATA[28]~input (
	.i(PWDATA[28]),
	.ibar(gnd),
	.o(\PWDATA[28]~input_o ));
// synopsys translate_off
defparam \PWDATA[28]~input .bus_hold = "false";
defparam \PWDATA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
cycloneive_lcell_comb \EX_TO_NS~28 (
// Equation(s):
// \EX_TO_NS~28_combout  = (\always3~0_combout  & ((\PWDATA[28]~input_o ))) # (!\always3~0_combout  & (\EX_TO[28]~reg0_q ))

	.dataa(\always3~0_combout ),
	.datab(\EX_TO[28]~reg0_q ),
	.datac(gnd),
	.datad(\PWDATA[28]~input_o ),
	.cin(gnd),
	.combout(\EX_TO_NS~28_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~28 .lut_mask = 16'hEE44;
defparam \EX_TO_NS~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
cycloneive_lcell_comb \EX_TO[28]~reg0feeder (
// Equation(s):
// \EX_TO[28]~reg0feeder_combout  = \EX_TO_NS~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_TO_NS~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_TO[28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO[28]~reg0feeder .lut_mask = 16'hF0F0;
defparam \EX_TO[28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N17
dffeas \EX_TO[28]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[28]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneive_lcell_comb \Add0~88 (
// Equation(s):
// \Add0~88_combout  = (\COUNT[28]~reg0_q  & (\Add0~86  $ (GND))) # (!\COUNT[28]~reg0_q  & (!\Add0~86  & VCC))
// \Add0~89  = CARRY((\COUNT[28]~reg0_q  & !\Add0~86 ))

	.dataa(gnd),
	.datab(\COUNT[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~86 ),
	.combout(\Add0~88_combout ),
	.cout(\Add0~89 ));
// synopsys translate_off
defparam \Add0~88 .lut_mask = 16'hC30C;
defparam \Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \Add0~90 (
// Equation(s):
// \Add0~90_combout  = (!\Equal1~20_combout  & (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & \Add0~88_combout )))

	.dataa(\Equal1~20_combout ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Add0~88_combout ),
	.cin(gnd),
	.combout(\Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~90 .lut_mask = 16'h0400;
defparam \Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \COUNT[28]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~90_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[28]~reg0 .is_wysiwyg = "true";
defparam \COUNT[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneive_lcell_comb \Add0~91 (
// Equation(s):
// \Add0~91_combout  = (\COUNT[29]~reg0_q  & (!\Add0~89 )) # (!\COUNT[29]~reg0_q  & ((\Add0~89 ) # (GND)))
// \Add0~92  = CARRY((!\Add0~89 ) # (!\COUNT[29]~reg0_q ))

	.dataa(gnd),
	.datab(\COUNT[29]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~89 ),
	.combout(\Add0~91_combout ),
	.cout(\Add0~92 ));
// synopsys translate_off
defparam \Add0~91 .lut_mask = 16'h3C3F;
defparam \Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_combout  = (!\fsm_cs[0]~reg0_q  & (\fsm_cs[1]~reg0_q  & (\Add0~91_combout  & !\Equal1~20_combout )))

	.dataa(\fsm_cs[0]~reg0_q ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\Add0~91_combout ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~93 .lut_mask = 16'h0040;
defparam \Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \COUNT[29]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~93_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[29]~reg0 .is_wysiwyg = "true";
defparam \COUNT[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N29
cycloneive_io_ibuf \PWDATA[29]~input (
	.i(PWDATA[29]),
	.ibar(gnd),
	.o(\PWDATA[29]~input_o ));
// synopsys translate_off
defparam \PWDATA[29]~input .bus_hold = "false";
defparam \PWDATA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \EX_TO_NS~29 (
// Equation(s):
// \EX_TO_NS~29_combout  = (\always3~0_combout  & (\PWDATA[29]~input_o )) # (!\always3~0_combout  & ((\EX_TO[29]~reg0_q )))

	.dataa(\PWDATA[29]~input_o ),
	.datab(\always3~0_combout ),
	.datac(\EX_TO[29]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_TO_NS~29_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~29 .lut_mask = 16'hB8B8;
defparam \EX_TO_NS~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \EX_TO[29]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO_NS~29_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[29]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \Equal1~17 (
// Equation(s):
// \Equal1~17_combout  = (\EX_TO[28]~reg0_q  & (\COUNT[28]~reg0_q  & (\COUNT[29]~reg0_q  $ (!\EX_TO[29]~reg0_q )))) # (!\EX_TO[28]~reg0_q  & (!\COUNT[28]~reg0_q  & (\COUNT[29]~reg0_q  $ (!\EX_TO[29]~reg0_q ))))

	.dataa(\EX_TO[28]~reg0_q ),
	.datab(\COUNT[29]~reg0_q ),
	.datac(\COUNT[28]~reg0_q ),
	.datad(\EX_TO[29]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~17 .lut_mask = 16'h8421;
defparam \Equal1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_lcell_comb \Add0~94 (
// Equation(s):
// \Add0~94_combout  = (\COUNT[30]~reg0_q  & (\Add0~92  $ (GND))) # (!\COUNT[30]~reg0_q  & (!\Add0~92  & VCC))
// \Add0~95  = CARRY((\COUNT[30]~reg0_q  & !\Add0~92 ))

	.dataa(\COUNT[30]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~92 ),
	.combout(\Add0~94_combout ),
	.cout(\Add0~95 ));
// synopsys translate_off
defparam \Add0~94 .lut_mask = 16'hA50A;
defparam \Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \Add0~98 (
// Equation(s):
// \Add0~98_combout  = (\fsm_cs[1]~reg0_q  & (!\Equal1~20_combout  & (!\fsm_cs[0]~reg0_q  & \Add0~94_combout )))

	.dataa(\fsm_cs[1]~reg0_q ),
	.datab(\Equal1~20_combout ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Add0~94_combout ),
	.cin(gnd),
	.combout(\Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~98 .lut_mask = 16'h0200;
defparam \Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \COUNT[30]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~98_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[30]~reg0 .is_wysiwyg = "true";
defparam \COUNT[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneive_lcell_comb \Add0~96 (
// Equation(s):
// \Add0~96_combout  = \Add0~95  $ (\COUNT[31]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\COUNT[31]~reg0_q ),
	.cin(\Add0~95 ),
	.combout(\Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~96 .lut_mask = 16'h0FF0;
defparam \Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneive_lcell_comb \Add0~99 (
// Equation(s):
// \Add0~99_combout  = (!\Equal1~20_combout  & (\fsm_cs[1]~reg0_q  & (!\fsm_cs[0]~reg0_q  & \Add0~96_combout )))

	.dataa(\Equal1~20_combout ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Add0~96_combout ),
	.cin(gnd),
	.combout(\Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~99 .lut_mask = 16'h0400;
defparam \Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \COUNT[31]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Add0~99_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COUNT[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COUNT[31]~reg0 .is_wysiwyg = "true";
defparam \COUNT[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N15
cycloneive_io_ibuf \PWDATA[30]~input (
	.i(PWDATA[30]),
	.ibar(gnd),
	.o(\PWDATA[30]~input_o ));
// synopsys translate_off
defparam \PWDATA[30]~input .bus_hold = "false";
defparam \PWDATA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \EX_TO_NS~30 (
// Equation(s):
// \EX_TO_NS~30_combout  = (\always3~0_combout  & (\PWDATA[30]~input_o )) # (!\always3~0_combout  & ((\EX_TO[30]~reg0_q )))

	.dataa(\PWDATA[30]~input_o ),
	.datab(\always3~0_combout ),
	.datac(gnd),
	.datad(\EX_TO[30]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~30 .lut_mask = 16'hBB88;
defparam \EX_TO_NS~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \EX_TO[30]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~30_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[30]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N8
cycloneive_io_ibuf \PWDATA[31]~input (
	.i(PWDATA[31]),
	.ibar(gnd),
	.o(\PWDATA[31]~input_o ));
// synopsys translate_off
defparam \PWDATA[31]~input .bus_hold = "false";
defparam \PWDATA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \EX_TO_NS~31 (
// Equation(s):
// \EX_TO_NS~31_combout  = (\always3~0_combout  & (\PWDATA[31]~input_o )) # (!\always3~0_combout  & ((\EX_TO[31]~reg0_q )))

	.dataa(gnd),
	.datab(\PWDATA[31]~input_o ),
	.datac(\EX_TO[31]~reg0_q ),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\EX_TO_NS~31_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~31 .lut_mask = 16'hCCF0;
defparam \EX_TO_NS~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \EX_TO[31]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO_NS~31_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[31]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \Equal1~18 (
// Equation(s):
// \Equal1~18_combout  = (\COUNT[31]~reg0_q  & (\EX_TO[31]~reg0_q  & (\COUNT[30]~reg0_q  $ (!\EX_TO[30]~reg0_q )))) # (!\COUNT[31]~reg0_q  & (!\EX_TO[31]~reg0_q  & (\COUNT[30]~reg0_q  $ (!\EX_TO[30]~reg0_q ))))

	.dataa(\COUNT[31]~reg0_q ),
	.datab(\COUNT[30]~reg0_q ),
	.datac(\EX_TO[30]~reg0_q ),
	.datad(\EX_TO[31]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~18 .lut_mask = 16'h8241;
defparam \Equal1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \Equal1~19 (
// Equation(s):
// \Equal1~19_combout  = (\Equal1~16_combout  & (\Equal1~15_combout  & (\Equal1~17_combout  & \Equal1~18_combout )))

	.dataa(\Equal1~16_combout ),
	.datab(\Equal1~15_combout ),
	.datac(\Equal1~17_combout ),
	.datad(\Equal1~18_combout ),
	.cin(gnd),
	.combout(\Equal1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~19 .lut_mask = 16'h8000;
defparam \Equal1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N8
cycloneive_io_ibuf \PWDATA[18]~input (
	.i(PWDATA[18]),
	.ibar(gnd),
	.o(\PWDATA[18]~input_o ));
// synopsys translate_off
defparam \PWDATA[18]~input .bus_hold = "false";
defparam \PWDATA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \EX_TO_NS~18 (
// Equation(s):
// \EX_TO_NS~18_combout  = (\always3~0_combout  & (\PWDATA[18]~input_o )) # (!\always3~0_combout  & ((\EX_TO[18]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[18]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[18]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~18 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \EX_TO[18]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~18_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[18]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N15
cycloneive_io_ibuf \PWDATA[19]~input (
	.i(PWDATA[19]),
	.ibar(gnd),
	.o(\PWDATA[19]~input_o ));
// synopsys translate_off
defparam \PWDATA[19]~input .bus_hold = "false";
defparam \PWDATA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \EX_TO_NS~19 (
// Equation(s):
// \EX_TO_NS~19_combout  = (\always3~0_combout  & (\PWDATA[19]~input_o )) # (!\always3~0_combout  & ((\EX_TO[19]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[19]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[19]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~19_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~19 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \EX_TO[19]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~19_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[19]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \Equal1~11 (
// Equation(s):
// \Equal1~11_combout  = (\COUNT[19]~reg0_q  & (\EX_TO[19]~reg0_q  & (\EX_TO[18]~reg0_q  $ (!\COUNT[18]~reg0_q )))) # (!\COUNT[19]~reg0_q  & (!\EX_TO[19]~reg0_q  & (\EX_TO[18]~reg0_q  $ (!\COUNT[18]~reg0_q ))))

	.dataa(\COUNT[19]~reg0_q ),
	.datab(\EX_TO[18]~reg0_q ),
	.datac(\COUNT[18]~reg0_q ),
	.datad(\EX_TO[19]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~11 .lut_mask = 16'h8241;
defparam \Equal1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cycloneive_io_ibuf \PWDATA[21]~input (
	.i(PWDATA[21]),
	.ibar(gnd),
	.o(\PWDATA[21]~input_o ));
// synopsys translate_off
defparam \PWDATA[21]~input .bus_hold = "false";
defparam \PWDATA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \EX_TO_NS~21 (
// Equation(s):
// \EX_TO_NS~21_combout  = (\always3~0_combout  & (\PWDATA[21]~input_o )) # (!\always3~0_combout  & ((\EX_TO[21]~reg0_q )))

	.dataa(\PWDATA[21]~input_o ),
	.datab(\always3~0_combout ),
	.datac(gnd),
	.datad(\EX_TO[21]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~21 .lut_mask = 16'hBB88;
defparam \EX_TO_NS~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \EX_TO[21]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~21_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[21]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneive_io_ibuf \PWDATA[20]~input (
	.i(PWDATA[20]),
	.ibar(gnd),
	.o(\PWDATA[20]~input_o ));
// synopsys translate_off
defparam \PWDATA[20]~input .bus_hold = "false";
defparam \PWDATA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \EX_TO_NS~20 (
// Equation(s):
// \EX_TO_NS~20_combout  = (\always3~0_combout  & (\PWDATA[20]~input_o )) # (!\always3~0_combout  & ((\EX_TO[20]~reg0_q )))

	.dataa(\PWDATA[20]~input_o ),
	.datab(\EX_TO[20]~reg0_q ),
	.datac(gnd),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\EX_TO_NS~20_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~20 .lut_mask = 16'hAACC;
defparam \EX_TO_NS~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \EX_TO[20]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~20_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[20]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \Equal1~12 (
// Equation(s):
// \Equal1~12_combout  = (\EX_TO[21]~reg0_q  & (\COUNT[21]~reg0_q  & (\EX_TO[20]~reg0_q  $ (!\COUNT[20]~reg0_q )))) # (!\EX_TO[21]~reg0_q  & (!\COUNT[21]~reg0_q  & (\EX_TO[20]~reg0_q  $ (!\COUNT[20]~reg0_q ))))

	.dataa(\EX_TO[21]~reg0_q ),
	.datab(\EX_TO[20]~reg0_q ),
	.datac(\COUNT[21]~reg0_q ),
	.datad(\COUNT[20]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~12 .lut_mask = 16'h8421;
defparam \Equal1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneive_io_ibuf \PWDATA[23]~input (
	.i(PWDATA[23]),
	.ibar(gnd),
	.o(\PWDATA[23]~input_o ));
// synopsys translate_off
defparam \PWDATA[23]~input .bus_hold = "false";
defparam \PWDATA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \EX_TO_NS~23 (
// Equation(s):
// \EX_TO_NS~23_combout  = (\always3~0_combout  & (\PWDATA[23]~input_o )) # (!\always3~0_combout  & ((\EX_TO[23]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[23]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[23]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~23_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~23 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N7
dffeas \EX_TO[23]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~23_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[23]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N1
cycloneive_io_ibuf \PWDATA[22]~input (
	.i(PWDATA[22]),
	.ibar(gnd),
	.o(\PWDATA[22]~input_o ));
// synopsys translate_off
defparam \PWDATA[22]~input .bus_hold = "false";
defparam \PWDATA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N10
cycloneive_lcell_comb \EX_TO_NS~22 (
// Equation(s):
// \EX_TO_NS~22_combout  = (\always3~0_combout  & ((\PWDATA[22]~input_o ))) # (!\always3~0_combout  & (\EX_TO[22]~reg0_q ))

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\EX_TO[22]~reg0_q ),
	.datad(\PWDATA[22]~input_o ),
	.cin(gnd),
	.combout(\EX_TO_NS~22_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~22 .lut_mask = 16'hFA50;
defparam \EX_TO_NS~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N11
dffeas \EX_TO[22]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO_NS~22_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[22]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N24
cycloneive_lcell_comb \Equal1~13 (
// Equation(s):
// \Equal1~13_combout  = (\COUNT[23]~reg0_q  & (\EX_TO[23]~reg0_q  & (\COUNT[22]~reg0_q  $ (!\EX_TO[22]~reg0_q )))) # (!\COUNT[23]~reg0_q  & (!\EX_TO[23]~reg0_q  & (\COUNT[22]~reg0_q  $ (!\EX_TO[22]~reg0_q ))))

	.dataa(\COUNT[23]~reg0_q ),
	.datab(\COUNT[22]~reg0_q ),
	.datac(\EX_TO[23]~reg0_q ),
	.datad(\EX_TO[22]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~13 .lut_mask = 16'h8421;
defparam \Equal1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N8
cycloneive_io_ibuf \PWDATA[16]~input (
	.i(PWDATA[16]),
	.ibar(gnd),
	.o(\PWDATA[16]~input_o ));
// synopsys translate_off
defparam \PWDATA[16]~input .bus_hold = "false";
defparam \PWDATA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
cycloneive_lcell_comb \EX_TO_NS~16 (
// Equation(s):
// \EX_TO_NS~16_combout  = (\always3~0_combout  & (\PWDATA[16]~input_o )) # (!\always3~0_combout  & ((\EX_TO[16]~reg0_q )))

	.dataa(\PWDATA[16]~input_o ),
	.datab(gnd),
	.datac(\EX_TO[16]~reg0_q ),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\EX_TO_NS~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~16 .lut_mask = 16'hAAF0;
defparam \EX_TO_NS~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N12
cycloneive_lcell_comb \EX_TO[16]~reg0feeder (
// Equation(s):
// \EX_TO[16]~reg0feeder_combout  = \EX_TO_NS~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_TO_NS~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_TO[16]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO[16]~reg0feeder .lut_mask = 16'hF0F0;
defparam \EX_TO[16]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N13
dffeas \EX_TO[16]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[16]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N1
cycloneive_io_ibuf \PWDATA[17]~input (
	.i(PWDATA[17]),
	.ibar(gnd),
	.o(\PWDATA[17]~input_o ));
// synopsys translate_off
defparam \PWDATA[17]~input .bus_hold = "false";
defparam \PWDATA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
cycloneive_lcell_comb \EX_TO_NS~17 (
// Equation(s):
// \EX_TO_NS~17_combout  = (\always3~0_combout  & ((\PWDATA[17]~input_o ))) # (!\always3~0_combout  & (\EX_TO[17]~reg0_q ))

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\EX_TO[17]~reg0_q ),
	.datad(\PWDATA[17]~input_o ),
	.cin(gnd),
	.combout(\EX_TO_NS~17_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~17 .lut_mask = 16'hFA50;
defparam \EX_TO_NS~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
cycloneive_lcell_comb \EX_TO[17]~reg0feeder (
// Equation(s):
// \EX_TO[17]~reg0feeder_combout  = \EX_TO_NS~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_TO_NS~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_TO[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO[17]~reg0feeder .lut_mask = 16'hF0F0;
defparam \EX_TO[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N27
dffeas \EX_TO[17]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[17]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
cycloneive_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = (\COUNT[16]~reg0_q  & (\EX_TO[16]~reg0_q  & (\EX_TO[17]~reg0_q  $ (!\COUNT[17]~reg0_q )))) # (!\COUNT[16]~reg0_q  & (!\EX_TO[16]~reg0_q  & (\EX_TO[17]~reg0_q  $ (!\COUNT[17]~reg0_q ))))

	.dataa(\COUNT[16]~reg0_q ),
	.datab(\EX_TO[16]~reg0_q ),
	.datac(\EX_TO[17]~reg0_q ),
	.datad(\COUNT[17]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~10 .lut_mask = 16'h9009;
defparam \Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \Equal1~14 (
// Equation(s):
// \Equal1~14_combout  = (\Equal1~11_combout  & (\Equal1~12_combout  & (\Equal1~13_combout  & \Equal1~10_combout )))

	.dataa(\Equal1~11_combout ),
	.datab(\Equal1~12_combout ),
	.datac(\Equal1~13_combout ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\Equal1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~14 .lut_mask = 16'h8000;
defparam \Equal1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \EX_TO_NS~3 (
// Equation(s):
// \EX_TO_NS~3_combout  = (\always3~0_combout  & ((\PWDATA[3]~input_o ))) # (!\always3~0_combout  & (\EX_TO[3]~reg0_q ))

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\EX_TO[3]~reg0_q ),
	.datad(\PWDATA[3]~input_o ),
	.cin(gnd),
	.combout(\EX_TO_NS~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~3 .lut_mask = 16'hFA50;
defparam \EX_TO_NS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \EX_TO[3]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO_NS~3_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[3]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N1
cycloneive_io_ibuf \PWDATA[2]~input (
	.i(PWDATA[2]),
	.ibar(gnd),
	.o(\PWDATA[2]~input_o ));
// synopsys translate_off
defparam \PWDATA[2]~input .bus_hold = "false";
defparam \PWDATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \EX_TO_NS~2 (
// Equation(s):
// \EX_TO_NS~2_combout  = (\always3~0_combout  & ((\PWDATA[2]~input_o ))) # (!\always3~0_combout  & (\EX_TO[2]~reg0_q ))

	.dataa(\always3~0_combout ),
	.datab(\EX_TO[2]~reg0_q ),
	.datac(gnd),
	.datad(\PWDATA[2]~input_o ),
	.cin(gnd),
	.combout(\EX_TO_NS~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~2 .lut_mask = 16'hEE44;
defparam \EX_TO_NS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \EX_TO[2]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~2_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[2]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\EX_TO[3]~reg0_q  & (\COUNT[3]~reg0_q  & (\COUNT[2]~reg0_q  $ (!\EX_TO[2]~reg0_q )))) # (!\EX_TO[3]~reg0_q  & (!\COUNT[3]~reg0_q  & (\COUNT[2]~reg0_q  $ (!\EX_TO[2]~reg0_q ))))

	.dataa(\EX_TO[3]~reg0_q ),
	.datab(\COUNT[3]~reg0_q ),
	.datac(\COUNT[2]~reg0_q ),
	.datad(\EX_TO[2]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h9009;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N16
cycloneive_lcell_comb \EX_TO_NS~1 (
// Equation(s):
// \EX_TO_NS~1_combout  = (\always3~0_combout  & ((\PWDATA[1]~input_o ))) # (!\always3~0_combout  & (\EX_TO[1]~reg0_q ))

	.dataa(gnd),
	.datab(\EX_TO[1]~reg0_q ),
	.datac(\PWDATA[1]~input_o ),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\EX_TO_NS~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~1 .lut_mask = 16'hF0CC;
defparam \EX_TO_NS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N4
cycloneive_lcell_comb \EX_TO[1]~reg0feeder (
// Equation(s):
// \EX_TO[1]~reg0feeder_combout  = \EX_TO_NS~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_TO_NS~1_combout ),
	.cin(gnd),
	.combout(\EX_TO[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \EX_TO[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N5
dffeas \EX_TO[1]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[1]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N22
cycloneive_io_ibuf \PWDATA[0]~input (
	.i(PWDATA[0]),
	.ibar(gnd),
	.o(\PWDATA[0]~input_o ));
// synopsys translate_off
defparam \PWDATA[0]~input .bus_hold = "false";
defparam \PWDATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N14
cycloneive_lcell_comb \EX_TO_NS~0 (
// Equation(s):
// \EX_TO_NS~0_combout  = (\always3~0_combout  & ((\PWDATA[0]~input_o ))) # (!\always3~0_combout  & (\EX_TO[0]~reg0_q ))

	.dataa(gnd),
	.datab(\EX_TO[0]~reg0_q ),
	.datac(\PWDATA[0]~input_o ),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\EX_TO_NS~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~0 .lut_mask = 16'hF0CC;
defparam \EX_TO_NS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N29
dffeas \EX_TO[0]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~0_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[0]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N24
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\EX_TO[1]~reg0_q  & (\COUNT[1]~reg0_q  & (\EX_TO[0]~reg0_q  $ (!\COUNT[0]~reg0_q )))) # (!\EX_TO[1]~reg0_q  & (!\COUNT[1]~reg0_q  & (\EX_TO[0]~reg0_q  $ (!\COUNT[0]~reg0_q ))))

	.dataa(\EX_TO[1]~reg0_q ),
	.datab(\EX_TO[0]~reg0_q ),
	.datac(\COUNT[1]~reg0_q ),
	.datad(\COUNT[0]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h8421;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneive_io_ibuf \PWDATA[6]~input (
	.i(PWDATA[6]),
	.ibar(gnd),
	.o(\PWDATA[6]~input_o ));
// synopsys translate_off
defparam \PWDATA[6]~input .bus_hold = "false";
defparam \PWDATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \EX_TO_NS~6 (
// Equation(s):
// \EX_TO_NS~6_combout  = (\always3~0_combout  & (\PWDATA[6]~input_o )) # (!\always3~0_combout  & ((\EX_TO[6]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[6]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[6]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~6 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N1
dffeas \EX_TO[6]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~6_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[6]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneive_io_ibuf \PWDATA[7]~input (
	.i(PWDATA[7]),
	.ibar(gnd),
	.o(\PWDATA[7]~input_o ));
// synopsys translate_off
defparam \PWDATA[7]~input .bus_hold = "false";
defparam \PWDATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \EX_TO_NS~7 (
// Equation(s):
// \EX_TO_NS~7_combout  = (\always3~0_combout  & (\PWDATA[7]~input_o )) # (!\always3~0_combout  & ((\EX_TO[7]~reg0_q )))

	.dataa(\always3~0_combout ),
	.datab(\PWDATA[7]~input_o ),
	.datac(gnd),
	.datad(\EX_TO[7]~reg0_q ),
	.cin(gnd),
	.combout(\EX_TO_NS~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~7 .lut_mask = 16'hDD88;
defparam \EX_TO_NS~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N23
dffeas \EX_TO[7]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_TO_NS~7_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[7]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N30
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (\EX_TO[6]~reg0_q  & (\COUNT[6]~reg0_q  & (\EX_TO[7]~reg0_q  $ (!\COUNT[7]~reg0_q )))) # (!\EX_TO[6]~reg0_q  & (!\COUNT[6]~reg0_q  & (\EX_TO[7]~reg0_q  $ (!\COUNT[7]~reg0_q ))))

	.dataa(\EX_TO[6]~reg0_q ),
	.datab(\EX_TO[7]~reg0_q ),
	.datac(\COUNT[7]~reg0_q ),
	.datad(\COUNT[6]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h8241;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneive_io_ibuf \PWDATA[5]~input (
	.i(PWDATA[5]),
	.ibar(gnd),
	.o(\PWDATA[5]~input_o ));
// synopsys translate_off
defparam \PWDATA[5]~input .bus_hold = "false";
defparam \PWDATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \EX_TO_NS~5 (
// Equation(s):
// \EX_TO_NS~5_combout  = (\always3~0_combout  & ((\PWDATA[5]~input_o ))) # (!\always3~0_combout  & (\EX_TO[5]~reg0_q ))

	.dataa(gnd),
	.datab(\always3~0_combout ),
	.datac(\EX_TO[5]~reg0_q ),
	.datad(\PWDATA[5]~input_o ),
	.cin(gnd),
	.combout(\EX_TO_NS~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~5 .lut_mask = 16'hFC30;
defparam \EX_TO_NS~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \EX_TO[5]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO_NS~5_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[5]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y17_N8
cycloneive_io_ibuf \PWDATA[4]~input (
	.i(PWDATA[4]),
	.ibar(gnd),
	.o(\PWDATA[4]~input_o ));
// synopsys translate_off
defparam \PWDATA[4]~input .bus_hold = "false";
defparam \PWDATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \EX_TO_NS~4 (
// Equation(s):
// \EX_TO_NS~4_combout  = (\always3~0_combout  & (\PWDATA[4]~input_o )) # (!\always3~0_combout  & ((\EX_TO[4]~reg0_q )))

	.dataa(\PWDATA[4]~input_o ),
	.datab(gnd),
	.datac(\EX_TO[4]~reg0_q ),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\EX_TO_NS~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_TO_NS~4 .lut_mask = 16'hAAF0;
defparam \EX_TO_NS~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \EX_TO[4]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_TO_NS~4_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_TO[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_TO[4]~reg0 .is_wysiwyg = "true";
defparam \EX_TO[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\EX_TO[5]~reg0_q  & (\COUNT[5]~reg0_q  & (\EX_TO[4]~reg0_q  $ (!\COUNT[4]~reg0_q )))) # (!\EX_TO[5]~reg0_q  & (!\COUNT[5]~reg0_q  & (\EX_TO[4]~reg0_q  $ (!\COUNT[4]~reg0_q ))))

	.dataa(\EX_TO[5]~reg0_q ),
	.datab(\EX_TO[4]~reg0_q ),
	.datac(\COUNT[5]~reg0_q ),
	.datad(\COUNT[4]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h8421;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~1_combout  & (\Equal1~0_combout  & (\Equal1~3_combout  & \Equal1~2_combout )))

	.dataa(\Equal1~1_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\Equal1~3_combout ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \Equal1~20 (
// Equation(s):
// \Equal1~20_combout  = (\Equal1~9_combout  & (\Equal1~19_combout  & (\Equal1~14_combout  & \Equal1~4_combout )))

	.dataa(\Equal1~9_combout ),
	.datab(\Equal1~19_combout ),
	.datac(\Equal1~14_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Equal1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~20 .lut_mask = 16'h8000;
defparam \Equal1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & ((\EX_CON[1]~reg0_q ) # ((\fsm_cs[0]~reg0_q ) # (\Equal1~20_combout ))))

	.dataa(\EX_CON[1]~reg0_q ),
	.datab(\Mux0~0_combout ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hCCC8;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \fsm_cs[1]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm_cs[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm_cs[1]~reg0 .is_wysiwyg = "true";
defparam \fsm_cs[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\fsm_cs[0]~reg0_q  & (((\fsm_cs[1]~reg0_q )))) # (!\fsm_cs[0]~reg0_q  & (!\PENABLE~input_o  & (\PSEL~input_o )))

	.dataa(\PENABLE~input_o ),
	.datab(\PSEL~input_o ),
	.datac(\fsm_cs[0]~reg0_q ),
	.datad(\fsm_cs[1]~reg0_q ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hF404;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout ) # ((\fsm_cs[1]~reg0_q  & \Equal1~20_combout ))

	.dataa(\Mux1~0_combout ),
	.datab(\fsm_cs[1]~reg0_q ),
	.datac(gnd),
	.datad(\Equal1~20_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hEEAA;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \fsm_cs[0]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux1~1_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm_cs[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm_cs[0]~reg0 .is_wysiwyg = "true";
defparam \fsm_cs[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \EX_CON_NS~2 (
// Equation(s):
// \EX_CON_NS~2_combout  = (\always4~0_combout  & (\PWDATA[2]~input_o )) # (!\always4~0_combout  & ((\EX_CON[2]~reg0_q )))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\PWDATA[2]~input_o ),
	.datad(\EX_CON[2]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~2 .lut_mask = 16'hF3C0;
defparam \EX_CON_NS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \EX_CON[2]~reg0feeder (
// Equation(s):
// \EX_CON[2]~reg0feeder_combout  = \EX_CON_NS~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_CON_NS~2_combout ),
	.cin(gnd),
	.combout(\EX_CON[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \EX_CON[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \EX_CON[2]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_CON[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[2]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = (!\EX_CON[3]~reg0_q  & (\fsm_cs[0]~reg0_q  & (\EX_CON[2]~reg0_q  & \fsm_cs[1]~reg0_q )))

	.dataa(\EX_CON[3]~reg0_q ),
	.datab(\fsm_cs[0]~reg0_q ),
	.datac(\EX_CON[2]~reg0_q ),
	.datad(\fsm_cs[1]~reg0_q ),
	.cin(gnd),
	.combout(\always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \always6~0 .lut_mask = 16'h4000;
defparam \always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N8
cycloneive_lcell_comb \EX_CON_NS~0 (
// Equation(s):
// \EX_CON_NS~0_combout  = (\always4~0_combout  & (\PWDATA[0]~input_o )) # (!\always4~0_combout  & ((\EX_CON[0]~reg0_q )))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\PWDATA[0]~input_o ),
	.datad(\EX_CON[0]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~0 .lut_mask = 16'hF3C0;
defparam \EX_CON_NS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N19
dffeas \EX_CON[0]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~0_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[0]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \always7~0 (
// Equation(s):
// \always7~0_combout  = (\PENABLE~input_o  & (\PSEL~input_o  & !\PWRITE~input_o ))

	.dataa(\PENABLE~input_o ),
	.datab(\PSEL~input_o ),
	.datac(gnd),
	.datad(\PWRITE~input_o ),
	.cin(gnd),
	.combout(\always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \always7~0 .lut_mask = 16'h0088;
defparam \always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N18
cycloneive_lcell_comb \PRDATA~0 (
// Equation(s):
// \PRDATA~0_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[0]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[0]~reg0_q )))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\EX_TO[0]~reg0_q ),
	.datac(\EX_CON[0]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~0 .lut_mask = 16'hD800;
defparam \PRDATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N12
cycloneive_lcell_comb \PRDATA~1 (
// Equation(s):
// \PRDATA~1_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[1]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[1]~reg0_q ))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\EX_CON[1]~reg0_q ),
	.datac(\EX_TO[1]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~1 .lut_mask = 16'hE400;
defparam \PRDATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \PRDATA~2 (
// Equation(s):
// \PRDATA~2_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[2]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[2]~reg0_q ))))

	.dataa(\always7~0_combout ),
	.datab(\EX_CON[2]~reg0_q ),
	.datac(\EX_TO[2]~reg0_q ),
	.datad(\PADDR[0]~input_o ),
	.cin(gnd),
	.combout(\PRDATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~2 .lut_mask = 16'hA088;
defparam \PRDATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \PRDATA~3 (
// Equation(s):
// \PRDATA~3_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[3]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[3]~reg0_q )))))

	.dataa(\EX_TO[3]~reg0_q ),
	.datab(\PADDR[0]~input_o ),
	.datac(\always7~0_combout ),
	.datad(\EX_CON[3]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~3_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~3 .lut_mask = 16'hB080;
defparam \PRDATA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \EX_CON_NS~4 (
// Equation(s):
// \EX_CON_NS~4_combout  = (\always4~0_combout  & (\PWDATA[4]~input_o )) # (!\always4~0_combout  & ((\EX_CON[4]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(gnd),
	.datac(\PWDATA[4]~input_o ),
	.datad(\EX_CON[4]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~4 .lut_mask = 16'hF5A0;
defparam \EX_CON_NS~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \EX_CON[4]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~4_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[4]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \PRDATA~4 (
// Equation(s):
// \PRDATA~4_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[4]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[4]~reg0_q )))))

	.dataa(\always7~0_combout ),
	.datab(\EX_TO[4]~reg0_q ),
	.datac(\EX_CON[4]~reg0_q ),
	.datad(\PADDR[0]~input_o ),
	.cin(gnd),
	.combout(\PRDATA~4_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~4 .lut_mask = 16'h88A0;
defparam \PRDATA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \EX_CON_NS~5 (
// Equation(s):
// \EX_CON_NS~5_combout  = (\always4~0_combout  & (\PWDATA[5]~input_o )) # (!\always4~0_combout  & ((\EX_CON[5]~reg0_q )))

	.dataa(gnd),
	.datab(\PWDATA[5]~input_o ),
	.datac(\always4~0_combout ),
	.datad(\EX_CON[5]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~5 .lut_mask = 16'hCFC0;
defparam \EX_CON_NS~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \EX_CON[5]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~5_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[5]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \PRDATA~5 (
// Equation(s):
// \PRDATA~5_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[5]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[5]~reg0_q )))))

	.dataa(\always7~0_combout ),
	.datab(\EX_TO[5]~reg0_q ),
	.datac(\EX_CON[5]~reg0_q ),
	.datad(\PADDR[0]~input_o ),
	.cin(gnd),
	.combout(\PRDATA~5_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~5 .lut_mask = 16'h88A0;
defparam \PRDATA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N8
cycloneive_lcell_comb \EX_CON_NS~6 (
// Equation(s):
// \EX_CON_NS~6_combout  = (\always4~0_combout  & (\PWDATA[6]~input_o )) # (!\always4~0_combout  & ((\EX_CON[6]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(\PWDATA[6]~input_o ),
	.datac(gnd),
	.datad(\EX_CON[6]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~6 .lut_mask = 16'hDD88;
defparam \EX_CON_NS~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N13
dffeas \EX_CON[6]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~6_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[6]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \PRDATA~6 (
// Equation(s):
// \PRDATA~6_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[6]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[6]~reg0_q ))))

	.dataa(\EX_CON[6]~reg0_q ),
	.datab(\always7~0_combout ),
	.datac(\EX_TO[6]~reg0_q ),
	.datad(\PADDR[0]~input_o ),
	.cin(gnd),
	.combout(\PRDATA~6_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~6 .lut_mask = 16'hC088;
defparam \PRDATA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneive_lcell_comb \EX_CON_NS~7 (
// Equation(s):
// \EX_CON_NS~7_combout  = (\always4~0_combout  & (\PWDATA[7]~input_o )) # (!\always4~0_combout  & ((\EX_CON[7]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(gnd),
	.datac(\PWDATA[7]~input_o ),
	.datad(\EX_CON[7]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~7 .lut_mask = 16'hF5A0;
defparam \EX_CON_NS~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N29
dffeas \EX_CON[7]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~7_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[7]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneive_lcell_comb \PRDATA~7 (
// Equation(s):
// \PRDATA~7_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[7]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[7]~reg0_q ))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\always7~0_combout ),
	.datac(\EX_CON[7]~reg0_q ),
	.datad(\EX_TO[7]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~7_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~7 .lut_mask = 16'hC840;
defparam \PRDATA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \EX_CON_NS~8 (
// Equation(s):
// \EX_CON_NS~8_combout  = (\always4~0_combout  & (\PWDATA[8]~input_o )) # (!\always4~0_combout  & ((\EX_CON[8]~reg0_q )))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\PWDATA[8]~input_o ),
	.datad(\EX_CON[8]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~8 .lut_mask = 16'hF3C0;
defparam \EX_CON_NS~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \EX_CON[8]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~8_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[8]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \PRDATA~8 (
// Equation(s):
// \PRDATA~8_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[8]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[8]~reg0_q ))))

	.dataa(\EX_CON[8]~reg0_q ),
	.datab(\EX_TO[8]~reg0_q ),
	.datac(\PADDR[0]~input_o ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~8_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~8 .lut_mask = 16'hCA00;
defparam \PRDATA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \EX_CON_NS~9 (
// Equation(s):
// \EX_CON_NS~9_combout  = (\always4~0_combout  & (\PWDATA[9]~input_o )) # (!\always4~0_combout  & ((\EX_CON[9]~reg0_q )))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\PWDATA[9]~input_o ),
	.datad(\EX_CON[9]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~9 .lut_mask = 16'hF3C0;
defparam \EX_CON_NS~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \EX_CON[9]~reg0feeder (
// Equation(s):
// \EX_CON[9]~reg0feeder_combout  = \EX_CON_NS~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_CON_NS~9_combout ),
	.cin(gnd),
	.combout(\EX_CON[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \EX_CON[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \EX_CON[9]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_CON[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[9]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \PRDATA~9 (
// Equation(s):
// \PRDATA~9_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[9]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[9]~reg0_q )))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\always7~0_combout ),
	.datac(\EX_TO[9]~reg0_q ),
	.datad(\EX_CON[9]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~9_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~9 .lut_mask = 16'hC480;
defparam \PRDATA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneive_lcell_comb \EX_CON_NS~10 (
// Equation(s):
// \EX_CON_NS~10_combout  = (\always4~0_combout  & (\PWDATA[10]~input_o )) # (!\always4~0_combout  & ((\EX_CON[10]~reg0_q )))

	.dataa(\PWDATA[10]~input_o ),
	.datab(gnd),
	.datac(\always4~0_combout ),
	.datad(\EX_CON[10]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~10 .lut_mask = 16'hAFA0;
defparam \EX_CON_NS~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \EX_CON[10]~reg0feeder (
// Equation(s):
// \EX_CON[10]~reg0feeder_combout  = \EX_CON_NS~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_CON_NS~10_combout ),
	.cin(gnd),
	.combout(\EX_CON[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \EX_CON[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N3
dffeas \EX_CON[10]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_CON[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[10]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N26
cycloneive_lcell_comb \PRDATA~10 (
// Equation(s):
// \PRDATA~10_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[10]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[10]~reg0_q ))))

	.dataa(\EX_CON[10]~reg0_q ),
	.datab(\PADDR[0]~input_o ),
	.datac(\EX_TO[10]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~10_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~10 .lut_mask = 16'hE200;
defparam \PRDATA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N2
cycloneive_lcell_comb \EX_CON_NS~11 (
// Equation(s):
// \EX_CON_NS~11_combout  = (\always4~0_combout  & (\PWDATA[11]~input_o )) # (!\always4~0_combout  & ((\EX_CON[11]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(\PWDATA[11]~input_o ),
	.datac(gnd),
	.datad(\EX_CON[11]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~11 .lut_mask = 16'hDD88;
defparam \EX_CON_NS~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N6
cycloneive_lcell_comb \EX_CON[11]~reg0feeder (
// Equation(s):
// \EX_CON[11]~reg0feeder_combout  = \EX_CON_NS~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_CON_NS~11_combout ),
	.cin(gnd),
	.combout(\EX_CON[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \EX_CON[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N7
dffeas \EX_CON[11]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_CON[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[11]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N20
cycloneive_lcell_comb \PRDATA~11 (
// Equation(s):
// \PRDATA~11_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[11]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[11]~reg0_q )))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\EX_TO[11]~reg0_q ),
	.datac(\EX_CON[11]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~11_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~11 .lut_mask = 16'hD800;
defparam \PRDATA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \EX_CON_NS~12 (
// Equation(s):
// \EX_CON_NS~12_combout  = (\always4~0_combout  & (\PWDATA[12]~input_o )) # (!\always4~0_combout  & ((\EX_CON[12]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(\PWDATA[12]~input_o ),
	.datac(gnd),
	.datad(\EX_CON[12]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~12 .lut_mask = 16'hDD88;
defparam \EX_CON_NS~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \EX_CON[12]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~12_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[12]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneive_lcell_comb \PRDATA~12 (
// Equation(s):
// \PRDATA~12_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[12]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[12]~reg0_q ))))

	.dataa(\EX_CON[12]~reg0_q ),
	.datab(\PADDR[0]~input_o ),
	.datac(\EX_TO[12]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~12_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~12 .lut_mask = 16'hE200;
defparam \PRDATA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \EX_CON_NS~13 (
// Equation(s):
// \EX_CON_NS~13_combout  = (\always4~0_combout  & (\PWDATA[13]~input_o )) # (!\always4~0_combout  & ((\EX_CON[13]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(gnd),
	.datac(\PWDATA[13]~input_o ),
	.datad(\EX_CON[13]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~13 .lut_mask = 16'hF5A0;
defparam \EX_CON_NS~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \EX_CON[13]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~13_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[13]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneive_lcell_comb \PRDATA~13 (
// Equation(s):
// \PRDATA~13_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[13]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[13]~reg0_q ))))

	.dataa(\EX_CON[13]~reg0_q ),
	.datab(\PADDR[0]~input_o ),
	.datac(\EX_TO[13]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~13_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~13 .lut_mask = 16'hE200;
defparam \PRDATA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneive_lcell_comb \EX_CON_NS~14 (
// Equation(s):
// \EX_CON_NS~14_combout  = (\always4~0_combout  & (\PWDATA[14]~input_o )) # (!\always4~0_combout  & ((\EX_CON[14]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(gnd),
	.datac(\PWDATA[14]~input_o ),
	.datad(\EX_CON[14]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~14 .lut_mask = 16'hF5A0;
defparam \EX_CON_NS~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N3
dffeas \EX_CON[14]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~14_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[14]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \PRDATA~14 (
// Equation(s):
// \PRDATA~14_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[14]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[14]~reg0_q )))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\always7~0_combout ),
	.datac(\EX_TO[14]~reg0_q ),
	.datad(\EX_CON[14]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~14_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~14 .lut_mask = 16'hC480;
defparam \PRDATA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cycloneive_lcell_comb \EX_CON_NS~15 (
// Equation(s):
// \EX_CON_NS~15_combout  = (\always4~0_combout  & (\PWDATA[15]~input_o )) # (!\always4~0_combout  & ((\EX_CON[15]~reg0_q )))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\PWDATA[15]~input_o ),
	.datad(\EX_CON[15]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~15 .lut_mask = 16'hF3C0;
defparam \EX_CON_NS~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N25
dffeas \EX_CON[15]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~15_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[15]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
cycloneive_lcell_comb \PRDATA~15 (
// Equation(s):
// \PRDATA~15_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[15]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[15]~reg0_q )))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\EX_TO[15]~reg0_q ),
	.datac(\EX_CON[15]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~15_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~15 .lut_mask = 16'hD800;
defparam \PRDATA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
cycloneive_lcell_comb \EX_CON_NS~16 (
// Equation(s):
// \EX_CON_NS~16_combout  = (\always4~0_combout  & (\PWDATA[16]~input_o )) # (!\always4~0_combout  & ((\EX_CON[16]~reg0_q )))

	.dataa(\PWDATA[16]~input_o ),
	.datab(gnd),
	.datac(\always4~0_combout ),
	.datad(\EX_CON[16]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~16 .lut_mask = 16'hAFA0;
defparam \EX_CON_NS~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N11
dffeas \EX_CON[16]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~16_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[16]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
cycloneive_lcell_comb \PRDATA~16 (
// Equation(s):
// \PRDATA~16_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[16]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[16]~reg0_q )))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\EX_TO[16]~reg0_q ),
	.datac(\EX_CON[16]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~16_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~16 .lut_mask = 16'hD800;
defparam \PRDATA~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
cycloneive_lcell_comb \EX_CON_NS~17 (
// Equation(s):
// \EX_CON_NS~17_combout  = (\always4~0_combout  & (\PWDATA[17]~input_o )) # (!\always4~0_combout  & ((\EX_CON[17]~reg0_q )))

	.dataa(gnd),
	.datab(\PWDATA[17]~input_o ),
	.datac(\always4~0_combout ),
	.datad(\EX_CON[17]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~17_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~17 .lut_mask = 16'hCFC0;
defparam \EX_CON_NS~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N21
dffeas \EX_CON[17]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~17_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[17]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
cycloneive_lcell_comb \PRDATA~17 (
// Equation(s):
// \PRDATA~17_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[17]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[17]~reg0_q )))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\EX_TO[17]~reg0_q ),
	.datac(\EX_CON[17]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~17_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~17 .lut_mask = 16'hD800;
defparam \PRDATA~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \EX_CON_NS~18 (
// Equation(s):
// \EX_CON_NS~18_combout  = (\always4~0_combout  & (\PWDATA[18]~input_o )) # (!\always4~0_combout  & ((\EX_CON[18]~reg0_q )))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\PWDATA[18]~input_o ),
	.datad(\EX_CON[18]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~18 .lut_mask = 16'hF3C0;
defparam \EX_CON_NS~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \EX_CON[18]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~18_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[18]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \PRDATA~18 (
// Equation(s):
// \PRDATA~18_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[18]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[18]~reg0_q ))))

	.dataa(\always7~0_combout ),
	.datab(\PADDR[0]~input_o ),
	.datac(\EX_CON[18]~reg0_q ),
	.datad(\EX_TO[18]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~18_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~18 .lut_mask = 16'hA820;
defparam \PRDATA~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \EX_CON_NS~19 (
// Equation(s):
// \EX_CON_NS~19_combout  = (\always4~0_combout  & ((\PWDATA[19]~input_o ))) # (!\always4~0_combout  & (\EX_CON[19]~reg0_q ))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\EX_CON[19]~reg0_q ),
	.datad(\PWDATA[19]~input_o ),
	.cin(gnd),
	.combout(\EX_CON_NS~19_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~19 .lut_mask = 16'hFC30;
defparam \EX_CON_NS~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \EX_CON[19]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~19_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[19]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \PRDATA~19 (
// Equation(s):
// \PRDATA~19_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[19]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[19]~reg0_q ))))

	.dataa(\always7~0_combout ),
	.datab(\PADDR[0]~input_o ),
	.datac(\EX_CON[19]~reg0_q ),
	.datad(\EX_TO[19]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~19_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~19 .lut_mask = 16'hA820;
defparam \PRDATA~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \EX_CON_NS~20 (
// Equation(s):
// \EX_CON_NS~20_combout  = (\always4~0_combout  & (\PWDATA[20]~input_o )) # (!\always4~0_combout  & ((\EX_CON[20]~reg0_q )))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\PWDATA[20]~input_o ),
	.datad(\EX_CON[20]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~20_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~20 .lut_mask = 16'hF3C0;
defparam \EX_CON_NS~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \EX_CON[20]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~20_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[20]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \PRDATA~20 (
// Equation(s):
// \PRDATA~20_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[20]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[20]~reg0_q ))))

	.dataa(\always7~0_combout ),
	.datab(\PADDR[0]~input_o ),
	.datac(\EX_CON[20]~reg0_q ),
	.datad(\EX_TO[20]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~20_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~20 .lut_mask = 16'hA820;
defparam \PRDATA~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \EX_CON_NS~21 (
// Equation(s):
// \EX_CON_NS~21_combout  = (\always4~0_combout  & (\PWDATA[21]~input_o )) # (!\always4~0_combout  & ((\EX_CON[21]~reg0_q )))

	.dataa(\PWDATA[21]~input_o ),
	.datab(\always4~0_combout ),
	.datac(\EX_CON[21]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_CON_NS~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~21 .lut_mask = 16'hB8B8;
defparam \EX_CON_NS~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \EX_CON[21]~reg0feeder (
// Equation(s):
// \EX_CON[21]~reg0feeder_combout  = \EX_CON_NS~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_CON_NS~21_combout ),
	.cin(gnd),
	.combout(\EX_CON[21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON[21]~reg0feeder .lut_mask = 16'hFF00;
defparam \EX_CON[21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \EX_CON[21]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_CON[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[21]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \PRDATA~21 (
// Equation(s):
// \PRDATA~21_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[21]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[21]~reg0_q ))))

	.dataa(\EX_CON[21]~reg0_q ),
	.datab(\PADDR[0]~input_o ),
	.datac(\EX_TO[21]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~21_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~21 .lut_mask = 16'hE200;
defparam \PRDATA~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N4
cycloneive_lcell_comb \EX_CON_NS~22 (
// Equation(s):
// \EX_CON_NS~22_combout  = (\always4~0_combout  & (\PWDATA[22]~input_o )) # (!\always4~0_combout  & ((\EX_CON[22]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(\PWDATA[22]~input_o ),
	.datac(gnd),
	.datad(\EX_CON[22]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~22_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~22 .lut_mask = 16'hDD88;
defparam \EX_CON_NS~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N17
dffeas \EX_CON[22]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~22_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[22]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N16
cycloneive_lcell_comb \PRDATA~22 (
// Equation(s):
// \PRDATA~22_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[22]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[22]~reg0_q )))))

	.dataa(\EX_TO[22]~reg0_q ),
	.datab(\always7~0_combout ),
	.datac(\EX_CON[22]~reg0_q ),
	.datad(\PADDR[0]~input_o ),
	.cin(gnd),
	.combout(\PRDATA~22_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~22 .lut_mask = 16'h88C0;
defparam \PRDATA~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \EX_CON_NS~23 (
// Equation(s):
// \EX_CON_NS~23_combout  = (\always4~0_combout  & (\PWDATA[23]~input_o )) # (!\always4~0_combout  & ((\EX_CON[23]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(gnd),
	.datac(\PWDATA[23]~input_o ),
	.datad(\EX_CON[23]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~23_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~23 .lut_mask = 16'hF5A0;
defparam \EX_CON_NS~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \EX_CON[23]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~23_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[23]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \PRDATA~23 (
// Equation(s):
// \PRDATA~23_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[23]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[23]~reg0_q )))))

	.dataa(\always7~0_combout ),
	.datab(\EX_TO[23]~reg0_q ),
	.datac(\EX_CON[23]~reg0_q ),
	.datad(\PADDR[0]~input_o ),
	.cin(gnd),
	.combout(\PRDATA~23_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~23 .lut_mask = 16'h88A0;
defparam \PRDATA~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \EX_CON_NS~24 (
// Equation(s):
// \EX_CON_NS~24_combout  = (\always4~0_combout  & (\PWDATA[24]~input_o )) # (!\always4~0_combout  & ((\EX_CON[24]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(gnd),
	.datac(\PWDATA[24]~input_o ),
	.datad(\EX_CON[24]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~24 .lut_mask = 16'hF5A0;
defparam \EX_CON_NS~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \EX_CON[24]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~24_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[24]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \PRDATA~24 (
// Equation(s):
// \PRDATA~24_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[24]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[24]~reg0_q )))))

	.dataa(\always7~0_combout ),
	.datab(\EX_TO[24]~reg0_q ),
	.datac(\EX_CON[24]~reg0_q ),
	.datad(\PADDR[0]~input_o ),
	.cin(gnd),
	.combout(\PRDATA~24_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~24 .lut_mask = 16'h88A0;
defparam \PRDATA~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
cycloneive_lcell_comb \EX_CON_NS~25 (
// Equation(s):
// \EX_CON_NS~25_combout  = (\always4~0_combout  & (\PWDATA[25]~input_o )) # (!\always4~0_combout  & ((\EX_CON[25]~reg0_q )))

	.dataa(gnd),
	.datab(\always4~0_combout ),
	.datac(\PWDATA[25]~input_o ),
	.datad(\EX_CON[25]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~25_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~25 .lut_mask = 16'hF3C0;
defparam \EX_CON_NS~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N3
dffeas \EX_CON[25]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~25_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[25]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
cycloneive_lcell_comb \PRDATA~25 (
// Equation(s):
// \PRDATA~25_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[25]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[25]~reg0_q )))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\EX_TO[25]~reg0_q ),
	.datac(\EX_CON[25]~reg0_q ),
	.datad(\always7~0_combout ),
	.cin(gnd),
	.combout(\PRDATA~25_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~25 .lut_mask = 16'hD800;
defparam \PRDATA~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N22
cycloneive_lcell_comb \EX_CON_NS~26 (
// Equation(s):
// \EX_CON_NS~26_combout  = (\always4~0_combout  & (\PWDATA[26]~input_o )) # (!\always4~0_combout  & ((\EX_CON[26]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(gnd),
	.datac(\PWDATA[26]~input_o ),
	.datad(\EX_CON[26]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~26 .lut_mask = 16'hF5A0;
defparam \EX_CON_NS~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N3
dffeas \EX_CON[26]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~26_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[26]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N2
cycloneive_lcell_comb \PRDATA~26 (
// Equation(s):
// \PRDATA~26_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[26]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[26]~reg0_q ))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\always7~0_combout ),
	.datac(\EX_CON[26]~reg0_q ),
	.datad(\EX_TO[26]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~26_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~26 .lut_mask = 16'hC840;
defparam \PRDATA~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneive_lcell_comb \EX_CON_NS~27 (
// Equation(s):
// \EX_CON_NS~27_combout  = (\always4~0_combout  & (\PWDATA[27]~input_o )) # (!\always4~0_combout  & ((\EX_CON[27]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(\PWDATA[27]~input_o ),
	.datac(gnd),
	.datad(\EX_CON[27]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~27 .lut_mask = 16'hDD88;
defparam \EX_CON_NS~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N18
cycloneive_lcell_comb \EX_CON[27]~reg0feeder (
// Equation(s):
// \EX_CON[27]~reg0feeder_combout  = \EX_CON_NS~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_CON_NS~27_combout ),
	.cin(gnd),
	.combout(\EX_CON[27]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON[27]~reg0feeder .lut_mask = 16'hFF00;
defparam \EX_CON[27]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N19
dffeas \EX_CON[27]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_CON[27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[27]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N22
cycloneive_lcell_comb \PRDATA~27 (
// Equation(s):
// \PRDATA~27_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[27]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[27]~reg0_q )))))

	.dataa(\always7~0_combout ),
	.datab(\EX_TO[27]~reg0_q ),
	.datac(\EX_CON[27]~reg0_q ),
	.datad(\PADDR[0]~input_o ),
	.cin(gnd),
	.combout(\PRDATA~27_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~27 .lut_mask = 16'h88A0;
defparam \PRDATA~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
cycloneive_lcell_comb \EX_CON_NS~28 (
// Equation(s):
// \EX_CON_NS~28_combout  = (\always4~0_combout  & (\PWDATA[28]~input_o )) # (!\always4~0_combout  & ((\EX_CON[28]~reg0_q )))

	.dataa(gnd),
	.datab(\PWDATA[28]~input_o ),
	.datac(\always4~0_combout ),
	.datad(\EX_CON[28]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~28_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~28 .lut_mask = 16'hCFC0;
defparam \EX_CON_NS~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
cycloneive_lcell_comb \EX_CON[28]~reg0feeder (
// Equation(s):
// \EX_CON[28]~reg0feeder_combout  = \EX_CON_NS~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_CON_NS~28_combout ),
	.cin(gnd),
	.combout(\EX_CON[28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON[28]~reg0feeder .lut_mask = 16'hFF00;
defparam \EX_CON[28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N7
dffeas \EX_CON[28]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(\EX_CON[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[28]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
cycloneive_lcell_comb \PRDATA~28 (
// Equation(s):
// \PRDATA~28_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[28]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[28]~reg0_q ))))

	.dataa(\always7~0_combout ),
	.datab(\EX_CON[28]~reg0_q ),
	.datac(\PADDR[0]~input_o ),
	.datad(\EX_TO[28]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~28_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~28 .lut_mask = 16'hA808;
defparam \PRDATA~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \EX_CON_NS~29 (
// Equation(s):
// \EX_CON_NS~29_combout  = (\always4~0_combout  & (\PWDATA[29]~input_o )) # (!\always4~0_combout  & ((\EX_CON[29]~reg0_q )))

	.dataa(\PWDATA[29]~input_o ),
	.datab(gnd),
	.datac(\always4~0_combout ),
	.datad(\EX_CON[29]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~29_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~29 .lut_mask = 16'hAFA0;
defparam \EX_CON_NS~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \EX_CON[29]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~29_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[29]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \PRDATA~29 (
// Equation(s):
// \PRDATA~29_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[29]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[29]~reg0_q ))))

	.dataa(\PADDR[0]~input_o ),
	.datab(\EX_CON[29]~reg0_q ),
	.datac(\always7~0_combout ),
	.datad(\EX_TO[29]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~29_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~29 .lut_mask = 16'hE040;
defparam \PRDATA~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \EX_CON_NS~30 (
// Equation(s):
// \EX_CON_NS~30_combout  = (\always4~0_combout  & (\PWDATA[30]~input_o )) # (!\always4~0_combout  & ((\EX_CON[30]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(\PWDATA[30]~input_o ),
	.datac(gnd),
	.datad(\EX_CON[30]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~30 .lut_mask = 16'hDD88;
defparam \EX_CON_NS~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \EX_CON[30]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~30_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[30]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \PRDATA~30 (
// Equation(s):
// \PRDATA~30_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & ((\EX_TO[30]~reg0_q ))) # (!\PADDR[0]~input_o  & (\EX_CON[30]~reg0_q ))))

	.dataa(\always7~0_combout ),
	.datab(\PADDR[0]~input_o ),
	.datac(\EX_CON[30]~reg0_q ),
	.datad(\EX_TO[30]~reg0_q ),
	.cin(gnd),
	.combout(\PRDATA~30_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~30 .lut_mask = 16'hA820;
defparam \PRDATA~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \EX_CON_NS~31 (
// Equation(s):
// \EX_CON_NS~31_combout  = (\always4~0_combout  & (\PWDATA[31]~input_o )) # (!\always4~0_combout  & ((\EX_CON[31]~reg0_q )))

	.dataa(\always4~0_combout ),
	.datab(\PWDATA[31]~input_o ),
	.datac(gnd),
	.datad(\EX_CON[31]~reg0_q ),
	.cin(gnd),
	.combout(\EX_CON_NS~31_combout ),
	.cout());
// synopsys translate_off
defparam \EX_CON_NS~31 .lut_mask = 16'hDD88;
defparam \EX_CON_NS~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \EX_CON[31]~reg0 (
	.clk(\SYSCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\EX_CON_NS~31_combout ),
	.clrn(\RST_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_CON[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \EX_CON[31]~reg0 .is_wysiwyg = "true";
defparam \EX_CON[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \PRDATA~31 (
// Equation(s):
// \PRDATA~31_combout  = (\always7~0_combout  & ((\PADDR[0]~input_o  & (\EX_TO[31]~reg0_q )) # (!\PADDR[0]~input_o  & ((\EX_CON[31]~reg0_q )))))

	.dataa(\always7~0_combout ),
	.datab(\EX_TO[31]~reg0_q ),
	.datac(\EX_CON[31]~reg0_q ),
	.datad(\PADDR[0]~input_o ),
	.cin(gnd),
	.combout(\PRDATA~31_combout ),
	.cout());
// synopsys translate_off
defparam \PRDATA~31 .lut_mask = 16'h88A0;
defparam \PRDATA~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N15
cycloneive_io_ibuf \PADDR[1]~input (
	.i(PADDR[1]),
	.ibar(gnd),
	.o(\PADDR[1]~input_o ));
// synopsys translate_off
defparam \PADDR[1]~input .bus_hold = "false";
defparam \PADDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N22
cycloneive_io_ibuf \PADDR[2]~input (
	.i(PADDR[2]),
	.ibar(gnd),
	.o(\PADDR[2]~input_o ));
// synopsys translate_off
defparam \PADDR[2]~input .bus_hold = "false";
defparam \PADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N15
cycloneive_io_ibuf \PADDR[3]~input (
	.i(PADDR[3]),
	.ibar(gnd),
	.o(\PADDR[3]~input_o ));
// synopsys translate_off
defparam \PADDR[3]~input .bus_hold = "false";
defparam \PADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N22
cycloneive_io_ibuf \PADDR[4]~input (
	.i(PADDR[4]),
	.ibar(gnd),
	.o(\PADDR[4]~input_o ));
// synopsys translate_off
defparam \PADDR[4]~input .bus_hold = "false";
defparam \PADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

assign INT_B = \INT_B~output_o ;

assign PRDATA[0] = \PRDATA[0]~output_o ;

assign PRDATA[1] = \PRDATA[1]~output_o ;

assign PRDATA[2] = \PRDATA[2]~output_o ;

assign PRDATA[3] = \PRDATA[3]~output_o ;

assign PRDATA[4] = \PRDATA[4]~output_o ;

assign PRDATA[5] = \PRDATA[5]~output_o ;

assign PRDATA[6] = \PRDATA[6]~output_o ;

assign PRDATA[7] = \PRDATA[7]~output_o ;

assign PRDATA[8] = \PRDATA[8]~output_o ;

assign PRDATA[9] = \PRDATA[9]~output_o ;

assign PRDATA[10] = \PRDATA[10]~output_o ;

assign PRDATA[11] = \PRDATA[11]~output_o ;

assign PRDATA[12] = \PRDATA[12]~output_o ;

assign PRDATA[13] = \PRDATA[13]~output_o ;

assign PRDATA[14] = \PRDATA[14]~output_o ;

assign PRDATA[15] = \PRDATA[15]~output_o ;

assign PRDATA[16] = \PRDATA[16]~output_o ;

assign PRDATA[17] = \PRDATA[17]~output_o ;

assign PRDATA[18] = \PRDATA[18]~output_o ;

assign PRDATA[19] = \PRDATA[19]~output_o ;

assign PRDATA[20] = \PRDATA[20]~output_o ;

assign PRDATA[21] = \PRDATA[21]~output_o ;

assign PRDATA[22] = \PRDATA[22]~output_o ;

assign PRDATA[23] = \PRDATA[23]~output_o ;

assign PRDATA[24] = \PRDATA[24]~output_o ;

assign PRDATA[25] = \PRDATA[25]~output_o ;

assign PRDATA[26] = \PRDATA[26]~output_o ;

assign PRDATA[27] = \PRDATA[27]~output_o ;

assign PRDATA[28] = \PRDATA[28]~output_o ;

assign PRDATA[29] = \PRDATA[29]~output_o ;

assign PRDATA[30] = \PRDATA[30]~output_o ;

assign PRDATA[31] = \PRDATA[31]~output_o ;

assign EX_TO[0] = \EX_TO[0]~output_o ;

assign EX_TO[1] = \EX_TO[1]~output_o ;

assign EX_TO[2] = \EX_TO[2]~output_o ;

assign EX_TO[3] = \EX_TO[3]~output_o ;

assign EX_TO[4] = \EX_TO[4]~output_o ;

assign EX_TO[5] = \EX_TO[5]~output_o ;

assign EX_TO[6] = \EX_TO[6]~output_o ;

assign EX_TO[7] = \EX_TO[7]~output_o ;

assign EX_TO[8] = \EX_TO[8]~output_o ;

assign EX_TO[9] = \EX_TO[9]~output_o ;

assign EX_TO[10] = \EX_TO[10]~output_o ;

assign EX_TO[11] = \EX_TO[11]~output_o ;

assign EX_TO[12] = \EX_TO[12]~output_o ;

assign EX_TO[13] = \EX_TO[13]~output_o ;

assign EX_TO[14] = \EX_TO[14]~output_o ;

assign EX_TO[15] = \EX_TO[15]~output_o ;

assign EX_TO[16] = \EX_TO[16]~output_o ;

assign EX_TO[17] = \EX_TO[17]~output_o ;

assign EX_TO[18] = \EX_TO[18]~output_o ;

assign EX_TO[19] = \EX_TO[19]~output_o ;

assign EX_TO[20] = \EX_TO[20]~output_o ;

assign EX_TO[21] = \EX_TO[21]~output_o ;

assign EX_TO[22] = \EX_TO[22]~output_o ;

assign EX_TO[23] = \EX_TO[23]~output_o ;

assign EX_TO[24] = \EX_TO[24]~output_o ;

assign EX_TO[25] = \EX_TO[25]~output_o ;

assign EX_TO[26] = \EX_TO[26]~output_o ;

assign EX_TO[27] = \EX_TO[27]~output_o ;

assign EX_TO[28] = \EX_TO[28]~output_o ;

assign EX_TO[29] = \EX_TO[29]~output_o ;

assign EX_TO[30] = \EX_TO[30]~output_o ;

assign EX_TO[31] = \EX_TO[31]~output_o ;

assign EX_CON[0] = \EX_CON[0]~output_o ;

assign EX_CON[1] = \EX_CON[1]~output_o ;

assign EX_CON[2] = \EX_CON[2]~output_o ;

assign EX_CON[3] = \EX_CON[3]~output_o ;

assign EX_CON[4] = \EX_CON[4]~output_o ;

assign EX_CON[5] = \EX_CON[5]~output_o ;

assign EX_CON[6] = \EX_CON[6]~output_o ;

assign EX_CON[7] = \EX_CON[7]~output_o ;

assign EX_CON[8] = \EX_CON[8]~output_o ;

assign EX_CON[9] = \EX_CON[9]~output_o ;

assign EX_CON[10] = \EX_CON[10]~output_o ;

assign EX_CON[11] = \EX_CON[11]~output_o ;

assign EX_CON[12] = \EX_CON[12]~output_o ;

assign EX_CON[13] = \EX_CON[13]~output_o ;

assign EX_CON[14] = \EX_CON[14]~output_o ;

assign EX_CON[15] = \EX_CON[15]~output_o ;

assign EX_CON[16] = \EX_CON[16]~output_o ;

assign EX_CON[17] = \EX_CON[17]~output_o ;

assign EX_CON[18] = \EX_CON[18]~output_o ;

assign EX_CON[19] = \EX_CON[19]~output_o ;

assign EX_CON[20] = \EX_CON[20]~output_o ;

assign EX_CON[21] = \EX_CON[21]~output_o ;

assign EX_CON[22] = \EX_CON[22]~output_o ;

assign EX_CON[23] = \EX_CON[23]~output_o ;

assign EX_CON[24] = \EX_CON[24]~output_o ;

assign EX_CON[25] = \EX_CON[25]~output_o ;

assign EX_CON[26] = \EX_CON[26]~output_o ;

assign EX_CON[27] = \EX_CON[27]~output_o ;

assign EX_CON[28] = \EX_CON[28]~output_o ;

assign EX_CON[29] = \EX_CON[29]~output_o ;

assign EX_CON[30] = \EX_CON[30]~output_o ;

assign EX_CON[31] = \EX_CON[31]~output_o ;

assign CNT_START = \CNT_START~output_o ;

assign COUNT[0] = \COUNT[0]~output_o ;

assign COUNT[1] = \COUNT[1]~output_o ;

assign COUNT[2] = \COUNT[2]~output_o ;

assign COUNT[3] = \COUNT[3]~output_o ;

assign COUNT[4] = \COUNT[4]~output_o ;

assign COUNT[5] = \COUNT[5]~output_o ;

assign COUNT[6] = \COUNT[6]~output_o ;

assign COUNT[7] = \COUNT[7]~output_o ;

assign COUNT[8] = \COUNT[8]~output_o ;

assign COUNT[9] = \COUNT[9]~output_o ;

assign COUNT[10] = \COUNT[10]~output_o ;

assign COUNT[11] = \COUNT[11]~output_o ;

assign COUNT[12] = \COUNT[12]~output_o ;

assign COUNT[13] = \COUNT[13]~output_o ;

assign COUNT[14] = \COUNT[14]~output_o ;

assign COUNT[15] = \COUNT[15]~output_o ;

assign COUNT[16] = \COUNT[16]~output_o ;

assign COUNT[17] = \COUNT[17]~output_o ;

assign COUNT[18] = \COUNT[18]~output_o ;

assign COUNT[19] = \COUNT[19]~output_o ;

assign COUNT[20] = \COUNT[20]~output_o ;

assign COUNT[21] = \COUNT[21]~output_o ;

assign COUNT[22] = \COUNT[22]~output_o ;

assign COUNT[23] = \COUNT[23]~output_o ;

assign COUNT[24] = \COUNT[24]~output_o ;

assign COUNT[25] = \COUNT[25]~output_o ;

assign COUNT[26] = \COUNT[26]~output_o ;

assign COUNT[27] = \COUNT[27]~output_o ;

assign COUNT[28] = \COUNT[28]~output_o ;

assign COUNT[29] = \COUNT[29]~output_o ;

assign COUNT[30] = \COUNT[30]~output_o ;

assign COUNT[31] = \COUNT[31]~output_o ;

assign EX_CON_NS[0] = \EX_CON_NS[0]~output_o ;

assign EX_CON_NS[1] = \EX_CON_NS[1]~output_o ;

assign EX_CON_NS[2] = \EX_CON_NS[2]~output_o ;

assign EX_CON_NS[3] = \EX_CON_NS[3]~output_o ;

assign EX_CON_NS[4] = \EX_CON_NS[4]~output_o ;

assign EX_CON_NS[5] = \EX_CON_NS[5]~output_o ;

assign EX_CON_NS[6] = \EX_CON_NS[6]~output_o ;

assign EX_CON_NS[7] = \EX_CON_NS[7]~output_o ;

assign EX_CON_NS[8] = \EX_CON_NS[8]~output_o ;

assign EX_CON_NS[9] = \EX_CON_NS[9]~output_o ;

assign EX_CON_NS[10] = \EX_CON_NS[10]~output_o ;

assign EX_CON_NS[11] = \EX_CON_NS[11]~output_o ;

assign EX_CON_NS[12] = \EX_CON_NS[12]~output_o ;

assign EX_CON_NS[13] = \EX_CON_NS[13]~output_o ;

assign EX_CON_NS[14] = \EX_CON_NS[14]~output_o ;

assign EX_CON_NS[15] = \EX_CON_NS[15]~output_o ;

assign EX_CON_NS[16] = \EX_CON_NS[16]~output_o ;

assign EX_CON_NS[17] = \EX_CON_NS[17]~output_o ;

assign EX_CON_NS[18] = \EX_CON_NS[18]~output_o ;

assign EX_CON_NS[19] = \EX_CON_NS[19]~output_o ;

assign EX_CON_NS[20] = \EX_CON_NS[20]~output_o ;

assign EX_CON_NS[21] = \EX_CON_NS[21]~output_o ;

assign EX_CON_NS[22] = \EX_CON_NS[22]~output_o ;

assign EX_CON_NS[23] = \EX_CON_NS[23]~output_o ;

assign EX_CON_NS[24] = \EX_CON_NS[24]~output_o ;

assign EX_CON_NS[25] = \EX_CON_NS[25]~output_o ;

assign EX_CON_NS[26] = \EX_CON_NS[26]~output_o ;

assign EX_CON_NS[27] = \EX_CON_NS[27]~output_o ;

assign EX_CON_NS[28] = \EX_CON_NS[28]~output_o ;

assign EX_CON_NS[29] = \EX_CON_NS[29]~output_o ;

assign EX_CON_NS[30] = \EX_CON_NS[30]~output_o ;

assign EX_CON_NS[31] = \EX_CON_NS[31]~output_o ;

assign EX_TO_NS[0] = \EX_TO_NS[0]~output_o ;

assign EX_TO_NS[1] = \EX_TO_NS[1]~output_o ;

assign EX_TO_NS[2] = \EX_TO_NS[2]~output_o ;

assign EX_TO_NS[3] = \EX_TO_NS[3]~output_o ;

assign EX_TO_NS[4] = \EX_TO_NS[4]~output_o ;

assign EX_TO_NS[5] = \EX_TO_NS[5]~output_o ;

assign EX_TO_NS[6] = \EX_TO_NS[6]~output_o ;

assign EX_TO_NS[7] = \EX_TO_NS[7]~output_o ;

assign EX_TO_NS[8] = \EX_TO_NS[8]~output_o ;

assign EX_TO_NS[9] = \EX_TO_NS[9]~output_o ;

assign EX_TO_NS[10] = \EX_TO_NS[10]~output_o ;

assign EX_TO_NS[11] = \EX_TO_NS[11]~output_o ;

assign EX_TO_NS[12] = \EX_TO_NS[12]~output_o ;

assign EX_TO_NS[13] = \EX_TO_NS[13]~output_o ;

assign EX_TO_NS[14] = \EX_TO_NS[14]~output_o ;

assign EX_TO_NS[15] = \EX_TO_NS[15]~output_o ;

assign EX_TO_NS[16] = \EX_TO_NS[16]~output_o ;

assign EX_TO_NS[17] = \EX_TO_NS[17]~output_o ;

assign EX_TO_NS[18] = \EX_TO_NS[18]~output_o ;

assign EX_TO_NS[19] = \EX_TO_NS[19]~output_o ;

assign EX_TO_NS[20] = \EX_TO_NS[20]~output_o ;

assign EX_TO_NS[21] = \EX_TO_NS[21]~output_o ;

assign EX_TO_NS[22] = \EX_TO_NS[22]~output_o ;

assign EX_TO_NS[23] = \EX_TO_NS[23]~output_o ;

assign EX_TO_NS[24] = \EX_TO_NS[24]~output_o ;

assign EX_TO_NS[25] = \EX_TO_NS[25]~output_o ;

assign EX_TO_NS[26] = \EX_TO_NS[26]~output_o ;

assign EX_TO_NS[27] = \EX_TO_NS[27]~output_o ;

assign EX_TO_NS[28] = \EX_TO_NS[28]~output_o ;

assign EX_TO_NS[29] = \EX_TO_NS[29]~output_o ;

assign EX_TO_NS[30] = \EX_TO_NS[30]~output_o ;

assign EX_TO_NS[31] = \EX_TO_NS[31]~output_o ;

assign COUNT_NS[0] = \COUNT_NS[0]~output_o ;

assign COUNT_NS[1] = \COUNT_NS[1]~output_o ;

assign COUNT_NS[2] = \COUNT_NS[2]~output_o ;

assign COUNT_NS[3] = \COUNT_NS[3]~output_o ;

assign COUNT_NS[4] = \COUNT_NS[4]~output_o ;

assign COUNT_NS[5] = \COUNT_NS[5]~output_o ;

assign COUNT_NS[6] = \COUNT_NS[6]~output_o ;

assign COUNT_NS[7] = \COUNT_NS[7]~output_o ;

assign COUNT_NS[8] = \COUNT_NS[8]~output_o ;

assign COUNT_NS[9] = \COUNT_NS[9]~output_o ;

assign COUNT_NS[10] = \COUNT_NS[10]~output_o ;

assign COUNT_NS[11] = \COUNT_NS[11]~output_o ;

assign COUNT_NS[12] = \COUNT_NS[12]~output_o ;

assign COUNT_NS[13] = \COUNT_NS[13]~output_o ;

assign COUNT_NS[14] = \COUNT_NS[14]~output_o ;

assign COUNT_NS[15] = \COUNT_NS[15]~output_o ;

assign COUNT_NS[16] = \COUNT_NS[16]~output_o ;

assign COUNT_NS[17] = \COUNT_NS[17]~output_o ;

assign COUNT_NS[18] = \COUNT_NS[18]~output_o ;

assign COUNT_NS[19] = \COUNT_NS[19]~output_o ;

assign COUNT_NS[20] = \COUNT_NS[20]~output_o ;

assign COUNT_NS[21] = \COUNT_NS[21]~output_o ;

assign COUNT_NS[22] = \COUNT_NS[22]~output_o ;

assign COUNT_NS[23] = \COUNT_NS[23]~output_o ;

assign COUNT_NS[24] = \COUNT_NS[24]~output_o ;

assign COUNT_NS[25] = \COUNT_NS[25]~output_o ;

assign COUNT_NS[26] = \COUNT_NS[26]~output_o ;

assign COUNT_NS[27] = \COUNT_NS[27]~output_o ;

assign COUNT_NS[28] = \COUNT_NS[28]~output_o ;

assign COUNT_NS[29] = \COUNT_NS[29]~output_o ;

assign COUNT_NS[30] = \COUNT_NS[30]~output_o ;

assign COUNT_NS[31] = \COUNT_NS[31]~output_o ;

assign fsm_cs[0] = \fsm_cs[0]~output_o ;

assign fsm_cs[1] = \fsm_cs[1]~output_o ;

assign fsm_cs[2] = \fsm_cs[2]~output_o ;

assign fsm_ns[0] = \fsm_ns[0]~output_o ;

assign fsm_ns[1] = \fsm_ns[1]~output_o ;

assign fsm_ns[2] = \fsm_ns[2]~output_o ;

endmodule
