INFO-FLOW: Workspace /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3 opened at Mon Oct 17 16:54:41 PDT 2022
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vivado/2020.2/data:/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.06 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.14 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.22 sec.
Execute     create_clock -period 3.3 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 
Execute       ap_set_clock -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.59 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.68 seconds. CPU system time: 0.4 seconds. Elapsed time: 0.59 seconds; current allocated memory: 195.849 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 196.069 MB.
INFO: [HLS 200-10] Analyzing design file 'mm.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling mm.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang mm.cpp -foptimization-record-file=/local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/clang.mm.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/mm.pp.0.cpp > /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/clang.mm.cpp.out.log 2> /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/clang.mm.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top mm -name=mm 
INFO-FLOW: Setting directive 'TOP' name=mm 
INFO-FLOW: Setting directive 'TOP' name=mm 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=mm 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/mm.pp.0.cpp std=gnu++14 -target fpga  -directive=/local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/.systemc_flag -fix-errors /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/mm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/mm.pp.0.cpp std=gnu++14 -target fpga  -directive=/local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/all.directive.json 
INFO-FLOW: exec /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/all.directive.json -fix-errors /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/mm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/mm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/mm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/mm.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/clang-tidy.mm.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/mm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/clang-tidy.mm.pp.0.cpp.out.log 2> /local-scratch/localhome/msa325/ensc894/lab3/Optimized_4096/mm.prj/solution3/.autopilot/db/clang-tidy.mm.pp.0.cpp.err.log 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
ERROR: [HLS 214-124] use of undeclared identifier 'N': mm.cpp:59
ERROR: [HLS 214-124] use of undeclared identifier 'N': mm.cpp:60
ERROR: [HLS 214-124] use of undeclared identifier 'N': mm.cpp:61
ERROR: [HLS 214-124] use of undeclared identifier 'N': mm.cpp:66
Command         clang_tidy done; error code: 2; 
Command       elaborate done; error code: 2; 0.41 sec.
Command     csynth_design done; error code: 2; 0.42 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.15 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.42 seconds; current allocated memory: 197.670 MB.
Command   ap_source done; error code: 1; 2.27 sec.
Execute   cleanup_all 
