#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep 28 11:22:05 2018
# Process ID: 14088
# Current directory: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.runs/synth_1
# Command line: vivado -log calc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calc.tcl
# Log file: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.runs/synth_1/calc.vds
# Journal file: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source calc.tcl -notrace
Command: synth_design -top calc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14094 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1275.277 ; gain = 86.844 ; free physical = 2306 ; free virtual = 12456
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calc' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:48]
INFO: [Synth 8-3491] module 'add4' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/add4.vhd:35' bound to instance 'inst_add4' of component 'add4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:146]
INFO: [Synth 8-638] synthesizing module 'add4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/add4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'add4' (1#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/add4.vhd:41]
INFO: [Synth 8-3491] module 'and4' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/new/and4.vhd:34' bound to instance 'Inst_and4' of component 'and4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:147]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_and4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/new/and4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_and4' (2#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/new/and4.vhd:40]
INFO: [Synth 8-3491] module 'or4' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/new/or4.vhd:34' bound to instance 'Inst_or4' of component 'or4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:148]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_or4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/new/or4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_or4' (3#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/new/or4.vhd:40]
INFO: [Synth 8-3491] module 'xor4' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/new/xor4.vhd:34' bound to instance 'Inst_xor4' of component 'xor4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:149]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_xor4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/new/xor4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_xor4' (4#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/new/xor4.vhd:40]
INFO: [Synth 8-3491] module 'comp4' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/new/comp4.vhd:34' bound to instance 'Inst_comp4' of component 'comp4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:150]
INFO: [Synth 8-638] synthesizing module 'comp4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/new/comp4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'comp4' (5#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/new/comp4.vhd:40]
INFO: [Synth 8-3491] module 'par4' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/new/par4.vhd:34' bound to instance 'Inst_par4' of component 'par4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:151]
INFO: [Synth 8-638] synthesizing module 'par4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/new/par4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'par4' (6#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/new/par4.vhd:40]
INFO: [Synth 8-3491] module 'count4' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/new/count4.vhd:36' bound to instance 'Inst_count4' of component 'count4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:152]
INFO: [Synth 8-638] synthesizing module 'count4' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/new/count4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'count4' (7#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/new/count4.vhd:42]
INFO: [Synth 8-3491] module 'x7seg' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/x7seg.vhd:34' bound to instance 'inst_x7seg' of component 'x7seg' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:153]
INFO: [Synth 8-638] synthesizing module 'x7seg' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/x7seg.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/x7seg.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'x7seg' (8#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/x7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'calc' (9#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/sources_1/imports/sources_1/imports/sources_1/new/calc.vhd:48]
WARNING: [Synth 8-3331] design calc has unconnected port led[15]
WARNING: [Synth 8-3331] design calc has unconnected port led[14]
WARNING: [Synth 8-3331] design calc has unconnected port led[13]
WARNING: [Synth 8-3331] design calc has unconnected port led[12]
WARNING: [Synth 8-3331] design calc has unconnected port led[11]
WARNING: [Synth 8-3331] design calc has unconnected port led[10]
WARNING: [Synth 8-3331] design calc has unconnected port led[9]
WARNING: [Synth 8-3331] design calc has unconnected port led[8]
WARNING: [Synth 8-3331] design calc has unconnected port led[7]
WARNING: [Synth 8-3331] design calc has unconnected port led[6]
WARNING: [Synth 8-3331] design calc has unconnected port led[5]
WARNING: [Synth 8-3331] design calc has unconnected port sw[11]
WARNING: [Synth 8-3331] design calc has unconnected port sw[10]
WARNING: [Synth 8-3331] design calc has unconnected port sw[9]
WARNING: [Synth 8-3331] design calc has unconnected port sw[8]
WARNING: [Synth 8-3331] design calc has unconnected port sw[7]
WARNING: [Synth 8-3331] design calc has unconnected port sw[6]
WARNING: [Synth 8-3331] design calc has unconnected port sw[5]
WARNING: [Synth 8-3331] design calc has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.902 ; gain = 131.469 ; free physical = 2318 ; free virtual = 12469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.902 ; gain = 131.469 ; free physical = 2317 ; free virtual = 12468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.902 ; gain = 131.469 ; free physical = 2317 ; free virtual = 12468
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/constrs_1/imports/constrs_1/imports/new/Basys3_Master.xdc]
Finished Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/constrs_1/imports/constrs_1/imports/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.srcs/constrs_1/imports/constrs_1/imports/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1596.238 ; gain = 0.000 ; free physical = 2079 ; free virtual = 12230
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.238 ; gain = 407.805 ; free physical = 2146 ; free virtual = 12297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.238 ; gain = 407.805 ; free physical = 2146 ; free virtual = 12297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.238 ; gain = 407.805 ; free physical = 2147 ; free virtual = 12298
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "x2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.238 ; gain = 407.805 ; free physical = 2139 ; free virtual = 12290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
Module add4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module xil_defaultlib_xor4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module comp4 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      1 Bit        Muxes := 1     
Module par4 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
Module count4 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
Module x7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design calc has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design calc has unconnected port led[15]
WARNING: [Synth 8-3331] design calc has unconnected port led[14]
WARNING: [Synth 8-3331] design calc has unconnected port led[13]
WARNING: [Synth 8-3331] design calc has unconnected port led[12]
WARNING: [Synth 8-3331] design calc has unconnected port led[11]
WARNING: [Synth 8-3331] design calc has unconnected port led[10]
WARNING: [Synth 8-3331] design calc has unconnected port led[9]
WARNING: [Synth 8-3331] design calc has unconnected port led[8]
WARNING: [Synth 8-3331] design calc has unconnected port led[7]
WARNING: [Synth 8-3331] design calc has unconnected port led[6]
WARNING: [Synth 8-3331] design calc has unconnected port led[5]
WARNING: [Synth 8-3331] design calc has unconnected port sw[11]
WARNING: [Synth 8-3331] design calc has unconnected port sw[10]
WARNING: [Synth 8-3331] design calc has unconnected port sw[9]
WARNING: [Synth 8-3331] design calc has unconnected port sw[8]
WARNING: [Synth 8-3331] design calc has unconnected port sw[7]
WARNING: [Synth 8-3331] design calc has unconnected port sw[6]
WARNING: [Synth 8-3331] design calc has unconnected port sw[5]
WARNING: [Synth 8-3331] design calc has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1596.238 ; gain = 407.805 ; free physical = 2126 ; free virtual = 12278
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1613.238 ; gain = 424.805 ; free physical = 2002 ; free virtual = 12154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1613.238 ; gain = 424.805 ; free physical = 2002 ; free virtual = 12154
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1616.238 ; gain = 427.805 ; free physical = 1999 ; free virtual = 12152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1616.238 ; gain = 427.805 ; free physical = 1999 ; free virtual = 12152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1616.238 ; gain = 427.805 ; free physical = 1999 ; free virtual = 12152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1616.238 ; gain = 427.805 ; free physical = 1999 ; free virtual = 12152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1616.238 ; gain = 427.805 ; free physical = 1999 ; free virtual = 12152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1616.238 ; gain = 427.805 ; free physical = 1999 ; free virtual = 12152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1616.238 ; gain = 427.805 ; free physical = 1999 ; free virtual = 12152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     8|
|2     |LUT3  |     7|
|3     |LUT4  |     6|
|4     |LUT5  |    12|
|5     |LUT6  |    33|
|6     |IBUF  |    13|
|7     |OBUF  |    16|
|8     |OBUFT |    11|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   106|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1616.238 ; gain = 427.805 ; free physical = 1999 ; free virtual = 12152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1616.238 ; gain = 151.469 ; free physical = 2054 ; free virtual = 12206
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1616.246 ; gain = 427.805 ; free physical = 2054 ; free virtual = 12207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1630.238 ; gain = 447.688 ; free physical = 2052 ; free virtual = 12205
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_3_q2/TP_3_q2.runs/synth_1/calc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calc_utilization_synth.rpt -pb calc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1654.250 ; gain = 0.000 ; free physical = 2053 ; free virtual = 12205
INFO: [Common 17-206] Exiting Vivado at Fri Sep 28 11:22:52 2018...
