LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY uROM IS
	PORT(
			ADD : IN STD_LOGIC_VECTOR(3 downto 0);
			ROW : OUT STD_LOGIC_VECTOR(43 downto 0)
		  );
END uROM;

ARCHITECTURE BEHAVIOUR OF uROM IS

BEGIN

PROCESS_OUT : PROCESS(ADD)

BEGIN

CASE ADD IS
	WHEN "0000" => ROW <= "10100001000000000111001011100100000000000100";
	WHEN "0001" => ROW <= "11011011001000000001101101101010000000001000";
	WHEN "0010" => ROW <= "00010010001000000010100101011000100000100001";
	WHEN "0011" => ROW <= "01010110011110000011100101011001110100010000";
	WHEN "0100" => ROW <= "01010110011100100100100101011001110001011100";
	WHEN "0101" => ROW <= "10110010011110000110101101101100110100011000";
	WHEN "0110" => ROW <= "11011010100100100110100001001000110001001010";
	WHEN "0111" => ROW <= "10100001000000000111011011100100000000000010";
	WHEN "1000" => ROW <= "01010110010100000011001011101001010000010100";
	WHEN OTHERS => ROW <= "10100001000000000111001011100100000000000100";
END CASE;

END PROCESS;

END BEHAVIOUR;